
Capstone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3d0  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  0800b490  0800b490  0000c490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b780  0800b780  0000d138  2**0
                  CONTENTS
  4 .ARM          00000000  0800b780  0800b780  0000d138  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b780  0800b780  0000d138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b780  0800b780  0000c780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b784  0800b784  0000c784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  20000000  0800b788  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c80  20000138  0800b8c0  0000d138  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001db8  0800b8c0  0000ddb8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d138  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025923  00000000  00000000  0000d160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005853  00000000  00000000  00032a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002090  00000000  00000000  000382d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001954  00000000  00000000  0003a368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df51  00000000  00000000  0003bcbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c376  00000000  00000000  00059c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa17e  00000000  00000000  00085f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130101  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a54  00000000  00000000  00130144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  00137b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000138 	.word	0x20000138
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b478 	.word	0x0800b478

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000013c 	.word	0x2000013c
 8000104:	0800b478 	.word	0x0800b478

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	0018      	movs	r0, r3
 8000412:	230c      	movs	r3, #12
 8000414:	001a      	movs	r2, r3
 8000416:	2100      	movs	r1, #0
 8000418:	f00a fbb0 	bl	800ab7c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800041c:	4b2d      	ldr	r3, [pc, #180]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800041e:	4a2e      	ldr	r2, [pc, #184]	@ (80004d8 <MX_ADC1_Init+0xd0>)
 8000420:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000422:	4b2c      	ldr	r3, [pc, #176]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000424:	2280      	movs	r2, #128	@ 0x80
 8000426:	05d2      	lsls	r2, r2, #23
 8000428:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800042a:	4b2a      	ldr	r3, [pc, #168]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000430:	4b28      	ldr	r3, [pc, #160]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000436:	4b27      	ldr	r3, [pc, #156]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800043c:	4b25      	ldr	r3, [pc, #148]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800043e:	2204      	movs	r2, #4
 8000440:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000442:	4b24      	ldr	r3, [pc, #144]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000444:	2200      	movs	r2, #0
 8000446:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000448:	4b22      	ldr	r3, [pc, #136]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800044a:	2200      	movs	r2, #0
 800044c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800044e:	4b21      	ldr	r3, [pc, #132]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000450:	2200      	movs	r2, #0
 8000452:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000454:	4b1f      	ldr	r3, [pc, #124]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000456:	2201      	movs	r2, #1
 8000458:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800045a:	4b1e      	ldr	r3, [pc, #120]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800045c:	2220      	movs	r2, #32
 800045e:	2100      	movs	r1, #0
 8000460:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000462:	4b1c      	ldr	r3, [pc, #112]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000464:	2200      	movs	r2, #0
 8000466:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000468:	4b1a      	ldr	r3, [pc, #104]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800046a:	2200      	movs	r2, #0
 800046c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800046e:	4b19      	ldr	r3, [pc, #100]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000470:	222c      	movs	r2, #44	@ 0x2c
 8000472:	2100      	movs	r1, #0
 8000474:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000476:	4b17      	ldr	r3, [pc, #92]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000478:	2200      	movs	r2, #0
 800047a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800047c:	4b15      	ldr	r3, [pc, #84]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800047e:	2200      	movs	r2, #0
 8000480:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000482:	4b14      	ldr	r3, [pc, #80]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000484:	2200      	movs	r2, #0
 8000486:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000488:	4b12      	ldr	r3, [pc, #72]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 800048a:	223c      	movs	r2, #60	@ 0x3c
 800048c:	2100      	movs	r1, #0
 800048e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000490:	4b10      	ldr	r3, [pc, #64]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000492:	2200      	movs	r2, #0
 8000494:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000496:	4b0f      	ldr	r3, [pc, #60]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 8000498:	0018      	movs	r0, r3
 800049a:	f001 faf7 	bl	8001a8c <HAL_ADC_Init>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80004a2:	f000 fdd7 	bl	8001054 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2201      	movs	r2, #1
 80004aa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2200      	movs	r2, #0
 80004b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004b8:	1d3a      	adds	r2, r7, #4
 80004ba:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <MX_ADC1_Init+0xcc>)
 80004bc:	0011      	movs	r1, r2
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 fc8c 	bl	8001ddc <HAL_ADC_ConfigChannel>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80004c8:	f000 fdc4 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004cc:	46c0      	nop			@ (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b004      	add	sp, #16
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000154 	.word	0x20000154
 80004d8:	40012400 	.word	0x40012400

080004dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08b      	sub	sp, #44	@ 0x2c
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e4:	2414      	movs	r4, #20
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	0018      	movs	r0, r3
 80004ea:	2314      	movs	r3, #20
 80004ec:	001a      	movs	r2, r3
 80004ee:	2100      	movs	r1, #0
 80004f0:	f00a fb44 	bl	800ab7c <memset>
  if(adcHandle->Instance==ADC1)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a18      	ldr	r2, [pc, #96]	@ (800055c <HAL_ADC_MspInit+0x80>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d129      	bne.n	8000552 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80004fe:	4b18      	ldr	r3, [pc, #96]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 8000500:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000502:	4b17      	ldr	r3, [pc, #92]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 8000504:	2180      	movs	r1, #128	@ 0x80
 8000506:	0349      	lsls	r1, r1, #13
 8000508:	430a      	orrs	r2, r1
 800050a:	641a      	str	r2, [r3, #64]	@ 0x40
 800050c:	4b14      	ldr	r3, [pc, #80]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 800050e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000510:	2380      	movs	r3, #128	@ 0x80
 8000512:	035b      	lsls	r3, r3, #13
 8000514:	4013      	ands	r3, r2
 8000516:	613b      	str	r3, [r7, #16]
 8000518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051a:	4b11      	ldr	r3, [pc, #68]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 800051c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800051e:	4b10      	ldr	r3, [pc, #64]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 8000520:	2101      	movs	r1, #1
 8000522:	430a      	orrs	r2, r1
 8000524:	635a      	str	r2, [r3, #52]	@ 0x34
 8000526:	4b0e      	ldr	r3, [pc, #56]	@ (8000560 <HAL_ADC_MspInit+0x84>)
 8000528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800052a:	2201      	movs	r2, #1
 800052c:	4013      	ands	r3, r2
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000532:	193b      	adds	r3, r7, r4
 8000534:	2201      	movs	r2, #1
 8000536:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000538:	193b      	adds	r3, r7, r4
 800053a:	2203      	movs	r2, #3
 800053c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	193b      	adds	r3, r7, r4
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	193a      	adds	r2, r7, r4
 8000546:	23a0      	movs	r3, #160	@ 0xa0
 8000548:	05db      	lsls	r3, r3, #23
 800054a:	0011      	movs	r1, r2
 800054c:	0018      	movs	r0, r3
 800054e:	f001 fecb 	bl	80022e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	46bd      	mov	sp, r7
 8000556:	b00b      	add	sp, #44	@ 0x2c
 8000558:	bd90      	pop	{r4, r7, pc}
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	40012400 	.word	0x40012400
 8000560:	40021000 	.word	0x40021000

08000564 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b08b      	sub	sp, #44	@ 0x2c
 8000568:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	2414      	movs	r4, #20
 800056c:	193b      	adds	r3, r7, r4
 800056e:	0018      	movs	r0, r3
 8000570:	2314      	movs	r3, #20
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f00a fb01 	bl	800ab7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057a:	4b5f      	ldr	r3, [pc, #380]	@ (80006f8 <MX_GPIO_Init+0x194>)
 800057c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800057e:	4b5e      	ldr	r3, [pc, #376]	@ (80006f8 <MX_GPIO_Init+0x194>)
 8000580:	2104      	movs	r1, #4
 8000582:	430a      	orrs	r2, r1
 8000584:	635a      	str	r2, [r3, #52]	@ 0x34
 8000586:	4b5c      	ldr	r3, [pc, #368]	@ (80006f8 <MX_GPIO_Init+0x194>)
 8000588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800058a:	2204      	movs	r2, #4
 800058c:	4013      	ands	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
 8000590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000592:	4b59      	ldr	r3, [pc, #356]	@ (80006f8 <MX_GPIO_Init+0x194>)
 8000594:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000596:	4b58      	ldr	r3, [pc, #352]	@ (80006f8 <MX_GPIO_Init+0x194>)
 8000598:	2120      	movs	r1, #32
 800059a:	430a      	orrs	r2, r1
 800059c:	635a      	str	r2, [r3, #52]	@ 0x34
 800059e:	4b56      	ldr	r3, [pc, #344]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005a2:	2220      	movs	r2, #32
 80005a4:	4013      	ands	r3, r2
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b53      	ldr	r3, [pc, #332]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ae:	4b52      	ldr	r3, [pc, #328]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005b0:	2101      	movs	r1, #1
 80005b2:	430a      	orrs	r2, r1
 80005b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80005b6:	4b50      	ldr	r3, [pc, #320]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005ba:	2201      	movs	r2, #1
 80005bc:	4013      	ands	r3, r2
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c2:	4b4d      	ldr	r3, [pc, #308]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005c6:	4b4c      	ldr	r3, [pc, #304]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005c8:	2102      	movs	r1, #2
 80005ca:	430a      	orrs	r2, r1
 80005cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ce:	4b4a      	ldr	r3, [pc, #296]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005d2:	2202      	movs	r2, #2
 80005d4:	4013      	ands	r3, r2
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005da:	4b47      	ldr	r3, [pc, #284]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005de:	4b46      	ldr	r3, [pc, #280]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005e0:	2108      	movs	r1, #8
 80005e2:	430a      	orrs	r2, r1
 80005e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80005e6:	4b44      	ldr	r3, [pc, #272]	@ (80006f8 <MX_GPIO_Init+0x194>)
 80005e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005ea:	2208      	movs	r2, #8
 80005ec:	4013      	ands	r3, r2
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_NS_Pin|LED_Row4_Pin|LED_Row2_Pin|LED_Row5_Pin
 80005f2:	238f      	movs	r3, #143	@ 0x8f
 80005f4:	019b      	lsls	r3, r3, #6
 80005f6:	4841      	ldr	r0, [pc, #260]	@ (80006fc <MX_GPIO_Init+0x198>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	0019      	movs	r1, r3
 80005fc:	f001 ffd8 	bl	80025b0 <HAL_GPIO_WritePin>
                          |LED_Row3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Column8_Pin|LED_Column6_Pin|LED_Column4_Pin|LED_Column7_Pin
 8000600:	493f      	ldr	r1, [pc, #252]	@ (8000700 <MX_GPIO_Init+0x19c>)
 8000602:	23a0      	movs	r3, #160	@ 0xa0
 8000604:	05db      	lsls	r3, r3, #23
 8000606:	2200      	movs	r2, #0
 8000608:	0018      	movs	r0, r3
 800060a:	f001 ffd1 	bl	80025b0 <HAL_GPIO_WritePin>
                          |LED_Row8_Pin|LED_Row6_Pin|LED_Row11_Pin|LED_Row9_Pin
                          |LED_Row7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Column5_Pin|LED_Column3_Pin|LED_Column2_Pin|LED_Column1_Pin
 800060e:	493d      	ldr	r1, [pc, #244]	@ (8000704 <MX_GPIO_Init+0x1a0>)
 8000610:	4b3d      	ldr	r3, [pc, #244]	@ (8000708 <MX_GPIO_Init+0x1a4>)
 8000612:	2200      	movs	r2, #0
 8000614:	0018      	movs	r0, r3
 8000616:	f001 ffcb 	bl	80025b0 <HAL_GPIO_WritePin>
                          |LED_Row16_Pin|LED_Row14_Pin|LED_Row12_Pin|LED_Row10_Pin
                          |LED_Column11_Pin|LED_Column9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Row15_Pin|LED_Row13_Pin|LED_Row1_Pin|LED_Column16_Pin
 800061a:	493c      	ldr	r1, [pc, #240]	@ (800070c <MX_GPIO_Init+0x1a8>)
 800061c:	4b3c      	ldr	r3, [pc, #240]	@ (8000710 <MX_GPIO_Init+0x1ac>)
 800061e:	2200      	movs	r2, #0
 8000620:	0018      	movs	r0, r3
 8000622:	f001 ffc5 	bl	80025b0 <HAL_GPIO_WritePin>
                          |LED_Column15_Pin|LED_Column14_Pin|LED_Column12_Pin|LED_Column10_Pin
                          |LED_Column13_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = MOTOR_NS_Pin|LED_Row4_Pin|LED_Row2_Pin|LED_Row5_Pin
 8000626:	193b      	adds	r3, r7, r4
 8000628:	228f      	movs	r2, #143	@ 0x8f
 800062a:	0192      	lsls	r2, r2, #6
 800062c:	601a      	str	r2, [r3, #0]
                          |LED_Row3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062e:	193b      	adds	r3, r7, r4
 8000630:	2201      	movs	r2, #1
 8000632:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	193b      	adds	r3, r7, r4
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063a:	193b      	adds	r3, r7, r4
 800063c:	2200      	movs	r2, #0
 800063e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000640:	193b      	adds	r3, r7, r4
 8000642:	4a2e      	ldr	r2, [pc, #184]	@ (80006fc <MX_GPIO_Init+0x198>)
 8000644:	0019      	movs	r1, r3
 8000646:	0010      	movs	r0, r2
 8000648:	f001 fe4e 	bl	80022e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LED_Column8_Pin|LED_Column6_Pin|LED_Column4_Pin|LED_Column7_Pin
 800064c:	193b      	adds	r3, r7, r4
 800064e:	4a2c      	ldr	r2, [pc, #176]	@ (8000700 <MX_GPIO_Init+0x19c>)
 8000650:	601a      	str	r2, [r3, #0]
                          |LED_Row8_Pin|LED_Row6_Pin|LED_Row11_Pin|LED_Row9_Pin
                          |LED_Row7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	193b      	adds	r3, r7, r4
 8000654:	2201      	movs	r2, #1
 8000656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065e:	193b      	adds	r3, r7, r4
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000664:	193a      	adds	r2, r7, r4
 8000666:	23a0      	movs	r3, #160	@ 0xa0
 8000668:	05db      	lsls	r3, r3, #23
 800066a:	0011      	movs	r1, r2
 800066c:	0018      	movs	r0, r3
 800066e:	f001 fe3b 	bl	80022e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Column5_Pin|LED_Column3_Pin|LED_Column2_Pin|LED_Column1_Pin
 8000672:	193b      	adds	r3, r7, r4
 8000674:	4a23      	ldr	r2, [pc, #140]	@ (8000704 <MX_GPIO_Init+0x1a0>)
 8000676:	601a      	str	r2, [r3, #0]
                          |LED_Row16_Pin|LED_Row14_Pin|LED_Row12_Pin|LED_Row10_Pin
                          |LED_Column11_Pin|LED_Column9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	193b      	adds	r3, r7, r4
 800067a:	2201      	movs	r2, #1
 800067c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	193b      	adds	r3, r7, r4
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000684:	193b      	adds	r3, r7, r4
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068a:	193b      	adds	r3, r7, r4
 800068c:	4a1e      	ldr	r2, [pc, #120]	@ (8000708 <MX_GPIO_Init+0x1a4>)
 800068e:	0019      	movs	r1, r3
 8000690:	0010      	movs	r0, r2
 8000692:	f001 fe29 	bl	80022e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LED_Row15_Pin|LED_Row13_Pin|LED_Row1_Pin|LED_Column16_Pin
 8000696:	193b      	adds	r3, r7, r4
 8000698:	4a1c      	ldr	r2, [pc, #112]	@ (800070c <MX_GPIO_Init+0x1a8>)
 800069a:	601a      	str	r2, [r3, #0]
                          |LED_Column15_Pin|LED_Column14_Pin|LED_Column12_Pin|LED_Column10_Pin
                          |LED_Column13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	193b      	adds	r3, r7, r4
 800069e:	2201      	movs	r2, #1
 80006a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	4a17      	ldr	r2, [pc, #92]	@ (8000710 <MX_GPIO_Init+0x1ac>)
 80006b2:	0019      	movs	r1, r3
 80006b4:	0010      	movs	r0, r2
 80006b6:	f001 fe17 	bl	80022e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 80006ba:	0021      	movs	r1, r4
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2280      	movs	r2, #128	@ 0x80
 80006c0:	0052      	lsls	r2, r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2284      	movs	r2, #132	@ 0x84
 80006c8:	0392      	lsls	r2, r2, #14
 80006ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2201      	movs	r2, #1
 80006d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000708 <MX_GPIO_Init+0x1a4>)
 80006d6:	0019      	movs	r1, r3
 80006d8:	0010      	movs	r0, r2
 80006da:	f001 fe05 	bl	80022e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	2103      	movs	r1, #3
 80006e2:	2007      	movs	r0, #7
 80006e4:	f001 fdda 	bl	800229c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80006e8:	2007      	movs	r0, #7
 80006ea:	f001 fdec 	bl	80022c6 <HAL_NVIC_EnableIRQ>

}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b00b      	add	sp, #44	@ 0x2c
 80006f4:	bd90      	pop	{r4, r7, pc}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	40021000 	.word	0x40021000
 80006fc:	50000800 	.word	0x50000800
 8000700:	00008ff0 	.word	0x00008ff0
 8000704:	0000dc37 	.word	0x0000dc37
 8000708:	50000400 	.word	0x50000400
 800070c:	0000037f 	.word	0x0000037f
 8000710:	50000c00 	.word	0x50000c00

08000714 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000718:	4b1b      	ldr	r3, [pc, #108]	@ (8000788 <MX_I2C1_Init+0x74>)
 800071a:	4a1c      	ldr	r2, [pc, #112]	@ (800078c <MX_I2C1_Init+0x78>)
 800071c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 800071e:	4b1a      	ldr	r3, [pc, #104]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000720:	4a1b      	ldr	r2, [pc, #108]	@ (8000790 <MX_I2C1_Init+0x7c>)
 8000722:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000724:	4b18      	ldr	r3, [pc, #96]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800072a:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_I2C1_Init+0x74>)
 800072c:	2201      	movs	r2, #1
 800072e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000730:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000736:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <MX_I2C1_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <MX_I2C1_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000750:	0018      	movs	r0, r3
 8000752:	f001 ff7f 	bl	8002654 <HAL_I2C_Init>
 8000756:	1e03      	subs	r3, r0, #0
 8000758:	d001      	beq.n	800075e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800075a:	f000 fc7b 	bl	8001054 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800075e:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000760:	2100      	movs	r1, #0
 8000762:	0018      	movs	r0, r3
 8000764:	f002 f81c 	bl	80027a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800076c:	f000 fc72 	bl	8001054 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <MX_I2C1_Init+0x74>)
 8000772:	2100      	movs	r1, #0
 8000774:	0018      	movs	r0, r3
 8000776:	f002 f85f 	bl	8002838 <HAL_I2CEx_ConfigDigitalFilter>
 800077a:	1e03      	subs	r3, r0, #0
 800077c:	d001      	beq.n	8000782 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800077e:	f000 fc69 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000898 	.word	0x20000898
 800078c:	40005400 	.word	0x40005400
 8000790:	00503d58 	.word	0x00503d58

08000794 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b091      	sub	sp, #68	@ 0x44
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079c:	232c      	movs	r3, #44	@ 0x2c
 800079e:	18fb      	adds	r3, r7, r3
 80007a0:	0018      	movs	r0, r3
 80007a2:	2314      	movs	r3, #20
 80007a4:	001a      	movs	r2, r3
 80007a6:	2100      	movs	r1, #0
 80007a8:	f00a f9e8 	bl	800ab7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ac:	2410      	movs	r4, #16
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	0018      	movs	r0, r3
 80007b2:	231c      	movs	r3, #28
 80007b4:	001a      	movs	r2, r3
 80007b6:	2100      	movs	r1, #0
 80007b8:	f00a f9e0 	bl	800ab7c <memset>
  if(i2cHandle->Instance==I2C1)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <HAL_I2C_MspInit+0xb8>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d13d      	bne.n	8000842 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	2220      	movs	r2, #32
 80007ca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	0018      	movs	r0, r3
 80007d6:	f002 fdab 	bl	8003330 <HAL_RCCEx_PeriphCLKConfig>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80007de:	f000 fc39 	bl	8001054 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 80007e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 80007e8:	2102      	movs	r1, #2
 80007ea:	430a      	orrs	r2, r1
 80007ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ee:	4b18      	ldr	r3, [pc, #96]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 80007f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007f2:	2202      	movs	r2, #2
 80007f4:	4013      	ands	r3, r2
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007fa:	212c      	movs	r1, #44	@ 0x2c
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	22c0      	movs	r2, #192	@ 0xc0
 8000800:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2212      	movs	r2, #18
 8000806:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2200      	movs	r2, #0
 8000812:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2206      	movs	r2, #6
 8000818:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	187b      	adds	r3, r7, r1
 800081c:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <HAL_I2C_MspInit+0xc0>)
 800081e:	0019      	movs	r1, r3
 8000820:	0010      	movs	r0, r2
 8000822:	f001 fd61 	bl	80022e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000826:	4b0a      	ldr	r3, [pc, #40]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 8000828:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800082a:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 800082c:	2180      	movs	r1, #128	@ 0x80
 800082e:	0389      	lsls	r1, r1, #14
 8000830:	430a      	orrs	r2, r1
 8000832:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <HAL_I2C_MspInit+0xbc>)
 8000836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000838:	2380      	movs	r3, #128	@ 0x80
 800083a:	039b      	lsls	r3, r3, #14
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	b011      	add	sp, #68	@ 0x44
 8000848:	bd90      	pop	{r4, r7, pc}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	40005400 	.word	0x40005400
 8000850:	40021000 	.word	0x40021000
 8000854:	50000400 	.word	0x50000400

08000858 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000858:	b5b0      	push	{r4, r5, r7, lr}
 800085a:	4cdd      	ldr	r4, [pc, #884]	@ (8000bd0 <main+0x378>)
 800085c:	44a5      	add	sp, r4
 800085e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000860:	f000 ffb6 	bl	80017d0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000864:	f000 f9ee 	bl	8000c44 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000868:	f7ff fe7c 	bl	8000564 <MX_GPIO_Init>
	if (MX_FATFS_Init() != APP_OK) {
 800086c:	f005 f886 	bl	800597c <MX_FATFS_Init>
 8000870:	1e03      	subs	r3, r0, #0
 8000872:	d001      	beq.n	8000878 <main+0x20>
		Error_Handler();
 8000874:	f000 fbee 	bl	8001054 <Error_Handler>
	}
	MX_TIM16_Init();
 8000878:	f000 fe04 	bl	8001484 <MX_TIM16_Init>
	MX_I2C1_Init();
 800087c:	f7ff ff4a 	bl	8000714 <MX_I2C1_Init>
	MX_ADC1_Init();
 8000880:	f7ff fdc2 	bl	8000408 <MX_ADC1_Init>
	MX_SPI2_Init();
 8000884:	f000 fbec 	bl	8001060 <MX_SPI2_Init>
	MX_TIM14_Init();
 8000888:	f000 fdac 	bl	80013e4 <MX_TIM14_Init>
	MX_USART1_UART_Init();
 800088c:	f000 fe9e 	bl	80015cc <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	sprintf((char *) OutputBuffer, "\r\n~ Starting SD mount ~\r\n\r\n");
 8000890:	4ad0      	ldr	r2, [pc, #832]	@ (8000bd4 <main+0x37c>)
 8000892:	4bd1      	ldr	r3, [pc, #836]	@ (8000bd8 <main+0x380>)
 8000894:	0011      	movs	r1, r2
 8000896:	0018      	movs	r0, r3
 8000898:	f00a f950 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 800089c:	4bce      	ldr	r3, [pc, #824]	@ (8000bd8 <main+0x380>)
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 ff44 	bl	800172c <PrintOutputBuffer>

	HAL_Delay(1000); // short delay to let the SD card settle
 80008a4:	23fa      	movs	r3, #250	@ 0xfa
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 ffcd 	bl	8001848 <HAL_Delay>
	FATFS FatFs; 	// Fatfs handle
	FIL fil; 		// File handle
	FRESULT fres; 	// Result after operations

	// open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 80008ae:	4dcb      	ldr	r5, [pc, #812]	@ (8000bdc <main+0x384>)
 80008b0:	197c      	adds	r4, r7, r5
 80008b2:	49cb      	ldr	r1, [pc, #812]	@ (8000be0 <main+0x388>)
 80008b4:	23b3      	movs	r3, #179	@ 0xb3
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	18fb      	adds	r3, r7, r3
 80008ba:	2201      	movs	r2, #1
 80008bc:	0018      	movs	r0, r3
 80008be:	f007 fcdd 	bl	800827c <f_mount>
 80008c2:	0003      	movs	r3, r0
 80008c4:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 80008c6:	197b      	adds	r3, r7, r5
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d00c      	beq.n	80008e8 <main+0x90>
		sprintf((char *) OutputBuffer, "f_mount error (%i)\r\n", fres);
 80008ce:	197b      	adds	r3, r7, r5
 80008d0:	781a      	ldrb	r2, [r3, #0]
 80008d2:	49c4      	ldr	r1, [pc, #784]	@ (8000be4 <main+0x38c>)
 80008d4:	4bc0      	ldr	r3, [pc, #768]	@ (8000bd8 <main+0x380>)
 80008d6:	0018      	movs	r0, r3
 80008d8:	f00a f930 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 80008dc:	4bbe      	ldr	r3, [pc, #760]	@ (8000bd8 <main+0x380>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 ff24 	bl	800172c <PrintOutputBuffer>
		while(1);
 80008e4:	46c0      	nop			@ (mov r8, r8)
 80008e6:	e7fd      	b.n	80008e4 <main+0x8c>
	// gather statistics from the SD card
	DWORD free_clusters, free_sectors, total_sectors;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 80008e8:	4dbc      	ldr	r5, [pc, #752]	@ (8000bdc <main+0x384>)
 80008ea:	197c      	adds	r4, r7, r5
 80008ec:	2394      	movs	r3, #148	@ 0x94
 80008ee:	18fa      	adds	r2, r7, r3
 80008f0:	2398      	movs	r3, #152	@ 0x98
 80008f2:	18f9      	adds	r1, r7, r3
 80008f4:	4bba      	ldr	r3, [pc, #744]	@ (8000be0 <main+0x388>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f008 f961 	bl	8008bbe <f_getfree>
 80008fc:	0003      	movs	r3, r0
 80008fe:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 8000900:	197b      	adds	r3, r7, r5
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d00c      	beq.n	8000922 <main+0xca>
		sprintf((char *) OutputBuffer, "f_getfree error (%i)\r\n", fres);
 8000908:	197b      	adds	r3, r7, r5
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	49b6      	ldr	r1, [pc, #728]	@ (8000be8 <main+0x390>)
 800090e:	4bb2      	ldr	r3, [pc, #712]	@ (8000bd8 <main+0x380>)
 8000910:	0018      	movs	r0, r3
 8000912:	f00a f913 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000916:	4bb0      	ldr	r3, [pc, #704]	@ (8000bd8 <main+0x380>)
 8000918:	0018      	movs	r0, r3
 800091a:	f000 ff07 	bl	800172c <PrintOutputBuffer>
		while(1);
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	e7fd      	b.n	800091e <main+0xc6>
	}

	// formula comes from ChaN's documentation
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8000922:	2194      	movs	r1, #148	@ 0x94
 8000924:	187b      	adds	r3, r7, r1
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	3b02      	subs	r3, #2
 800092c:	187a      	adds	r2, r7, r1
 800092e:	6812      	ldr	r2, [r2, #0]
 8000930:	8952      	ldrh	r2, [r2, #10]
 8000932:	4353      	muls	r3, r2
 8000934:	48ad      	ldr	r0, [pc, #692]	@ (8000bec <main+0x394>)
 8000936:	183a      	adds	r2, r7, r0
 8000938:	6013      	str	r3, [r2, #0]
	free_sectors = free_clusters * getFreeFs->csize;
 800093a:	187b      	adds	r3, r7, r1
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	895b      	ldrh	r3, [r3, #10]
 8000940:	001a      	movs	r2, r3
 8000942:	2398      	movs	r3, #152	@ 0x98
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4353      	muls	r3, r2
 800094a:	24a1      	movs	r4, #161	@ 0xa1
 800094c:	00e4      	lsls	r4, r4, #3
 800094e:	193a      	adds	r2, r7, r4
 8000950:	6013      	str	r3, [r2, #0]

	sprintf((char *) OutputBuffer, "SD card stats:\r\n%10lu KiB total drive space.\r\n", total_sectors/2);
 8000952:	183b      	adds	r3, r7, r0
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	085a      	lsrs	r2, r3, #1
 8000958:	49a5      	ldr	r1, [pc, #660]	@ (8000bf0 <main+0x398>)
 800095a:	4b9f      	ldr	r3, [pc, #636]	@ (8000bd8 <main+0x380>)
 800095c:	0018      	movs	r0, r3
 800095e:	f00a f8ed 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 8000962:	4b9d      	ldr	r3, [pc, #628]	@ (8000bd8 <main+0x380>)
 8000964:	0018      	movs	r0, r3
 8000966:	f000 fee1 	bl	800172c <PrintOutputBuffer>
	sprintf((char *) OutputBuffer, "%10lu KiB available.\r\n", free_sectors/2);
 800096a:	193b      	adds	r3, r7, r4
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	085a      	lsrs	r2, r3, #1
 8000970:	49a0      	ldr	r1, [pc, #640]	@ (8000bf4 <main+0x39c>)
 8000972:	4b99      	ldr	r3, [pc, #612]	@ (8000bd8 <main+0x380>)
 8000974:	0018      	movs	r0, r3
 8000976:	f00a f8e1 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 800097a:	4b97      	ldr	r3, [pc, #604]	@ (8000bd8 <main+0x380>)
 800097c:	0018      	movs	r0, r3
 800097e:	f000 fed5 	bl	800172c <PrintOutputBuffer>

	//Now let's try to open file "test.txt"
	fres = f_open(&fil, "test.txt", FA_READ);
 8000982:	4d96      	ldr	r5, [pc, #600]	@ (8000bdc <main+0x384>)
 8000984:	197c      	adds	r4, r7, r5
 8000986:	499c      	ldr	r1, [pc, #624]	@ (8000bf8 <main+0x3a0>)
 8000988:	239c      	movs	r3, #156	@ 0x9c
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	2201      	movs	r2, #1
 800098e:	0018      	movs	r0, r3
 8000990:	f007 fcdc 	bl	800834c <f_open>
 8000994:	0003      	movs	r3, r0
 8000996:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 8000998:	197b      	adds	r3, r7, r5
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d00c      	beq.n	80009ba <main+0x162>
		sprintf((char *) OutputBuffer, "f_open error (%i)\r\n", fres);
 80009a0:	197b      	adds	r3, r7, r5
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	4995      	ldr	r1, [pc, #596]	@ (8000bfc <main+0x3a4>)
 80009a6:	4b8c      	ldr	r3, [pc, #560]	@ (8000bd8 <main+0x380>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f00a f8c7 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 80009ae:	4b8a      	ldr	r3, [pc, #552]	@ (8000bd8 <main+0x380>)
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 febb 	bl	800172c <PrintOutputBuffer>
		while(1);
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	e7fd      	b.n	80009b6 <main+0x15e>
	}
	sprintf((char *) OutputBuffer, "I was able to open 'test.txt' for reading!\r\n");
 80009ba:	4a91      	ldr	r2, [pc, #580]	@ (8000c00 <main+0x3a8>)
 80009bc:	4b86      	ldr	r3, [pc, #536]	@ (8000bd8 <main+0x380>)
 80009be:	0011      	movs	r1, r2
 80009c0:	0018      	movs	r0, r3
 80009c2:	f00a f8bb 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 80009c6:	4b84      	ldr	r3, [pc, #528]	@ (8000bd8 <main+0x380>)
 80009c8:	0018      	movs	r0, r3
 80009ca:	f000 feaf 	bl	800172c <PrintOutputBuffer>

	BYTE readBuf[17];
	int x = -1;
 80009ce:	2301      	movs	r3, #1
 80009d0:	425b      	negs	r3, r3
 80009d2:	4a8c      	ldr	r2, [pc, #560]	@ (8000c04 <main+0x3ac>)
 80009d4:	18ba      	adds	r2, r7, r2
 80009d6:	6013      	str	r3, [r2, #0]
	int x3 = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	22a4      	movs	r2, #164	@ 0xa4
 80009dc:	00d2      	lsls	r2, r2, #3
 80009de:	18ba      	adds	r2, r7, r2
 80009e0:	6013      	str	r3, [r2, #0]
	int image = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	4a88      	ldr	r2, [pc, #544]	@ (8000c08 <main+0x3b0>)
 80009e6:	18ba      	adds	r2, r7, r2
 80009e8:	6013      	str	r3, [r2, #0]
	char fullText[128];
	unsigned int decimal_value = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	22a3      	movs	r2, #163	@ 0xa3
 80009ee:	00d2      	lsls	r2, r2, #3
 80009f0:	18ba      	adds	r2, r7, r2
 80009f2:	6013      	str	r3, [r2, #0]
	memset(fullText, 0, sizeof(fullText));
 80009f4:	003b      	movs	r3, r7
 80009f6:	2280      	movs	r2, #128	@ 0x80
 80009f8:	2100      	movs	r1, #0
 80009fa:	0018      	movs	r0, r3
 80009fc:	f00a f8be 	bl	800ab7c <memset>
	TCHAR* rres3 = "4";
 8000a00:	4b82      	ldr	r3, [pc, #520]	@ (8000c0c <main+0x3b4>)
 8000a02:	4a83      	ldr	r2, [pc, #524]	@ (8000c10 <main+0x3b8>)
 8000a04:	18b9      	adds	r1, r7, r2
 8000a06:	600b      	str	r3, [r1, #0]
	if(rres3 != 0) {
 8000a08:	18bb      	adds	r3, r7, r2
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d100      	bne.n	8000a12 <main+0x1ba>
 8000a10:	e080      	b.n	8000b14 <main+0x2bc>
		while (x < 1760) { //this states limit of how big the txt is
 8000a12:	e06d      	b.n	8000af0 <main+0x298>
			f_gets((TCHAR*)readBuf, 17, &fil);
 8000a14:	239c      	movs	r3, #156	@ 0x9c
 8000a16:	18fa      	adds	r2, r7, r3
 8000a18:	2380      	movs	r3, #128	@ 0x80
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	2111      	movs	r1, #17
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f008 f991 	bl	8008d46 <f_gets>
			x += 1;
 8000a24:	4a77      	ldr	r2, [pc, #476]	@ (8000c04 <main+0x3ac>)
 8000a26:	18bb      	adds	r3, r7, r2
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	18b9      	adds	r1, r7, r2
 8000a2e:	600b      	str	r3, [r1, #0]
			decimal_value = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	21a3      	movs	r1, #163	@ 0xa3
 8000a34:	00c9      	lsls	r1, r1, #3
 8000a36:	1879      	adds	r1, r7, r1
 8000a38:	600b      	str	r3, [r1, #0]
			if ((x+1) % 2 == 1) {
 8000a3a:	18bb      	adds	r3, r7, r2
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	4a74      	ldr	r2, [pc, #464]	@ (8000c14 <main+0x3bc>)
 8000a42:	4013      	ands	r3, r2
 8000a44:	d504      	bpl.n	8000a50 <main+0x1f8>
 8000a46:	3b01      	subs	r3, #1
 8000a48:	2202      	movs	r2, #2
 8000a4a:	4252      	negs	r2, r2
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	3301      	adds	r3, #1
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d13e      	bne.n	8000ad2 <main+0x27a>
				// Concatenate the read line to the full text buffer
				for (int i = 0; i < 16; i++) { // the 16 bits when running
 8000a54:	2300      	movs	r3, #0
 8000a56:	4a70      	ldr	r2, [pc, #448]	@ (8000c18 <main+0x3c0>)
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	6013      	str	r3, [r2, #0]
 8000a5c:	e01d      	b.n	8000a9a <main+0x242>
					// Convert '1' or '0' char to its integer value
					int bit_value = readBuf[i] - '0'; // '1' - '0' = 1, '0' - '0' = 0
 8000a5e:	4b6f      	ldr	r3, [pc, #444]	@ (8000c1c <main+0x3c4>)
 8000a60:	22a5      	movs	r2, #165	@ 0xa5
 8000a62:	00d2      	lsls	r2, r2, #3
 8000a64:	189b      	adds	r3, r3, r2
 8000a66:	19da      	adds	r2, r3, r7
 8000a68:	496b      	ldr	r1, [pc, #428]	@ (8000c18 <main+0x3c0>)
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	18d3      	adds	r3, r2, r3
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	3b30      	subs	r3, #48	@ 0x30
 8000a74:	20a0      	movs	r0, #160	@ 0xa0
 8000a76:	00c0      	lsls	r0, r0, #3
 8000a78:	183a      	adds	r2, r7, r0
 8000a7a:	6013      	str	r3, [r2, #0]

					// Update the decimal value
					decimal_value = (decimal_value << 1) | bit_value; // Left-shift and add the current bit
 8000a7c:	24a3      	movs	r4, #163	@ 0xa3
 8000a7e:	00e4      	lsls	r4, r4, #3
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	005a      	lsls	r2, r3, #1
 8000a86:	183b      	adds	r3, r7, r0
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	193a      	adds	r2, r7, r4
 8000a8e:	6013      	str	r3, [r2, #0]
				for (int i = 0; i < 16; i++) { // the 16 bits when running
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	187a      	adds	r2, r7, r1
 8000a98:	6013      	str	r3, [r2, #0]
 8000a9a:	4b5f      	ldr	r3, [pc, #380]	@ (8000c18 <main+0x3c0>)
 8000a9c:	18fb      	adds	r3, r7, r3
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b0f      	cmp	r3, #15
 8000aa2:	dddc      	ble.n	8000a5e <main+0x206>
				}
				image_leds[image][x3] = decimal_value;
 8000aa4:	23a3      	movs	r3, #163	@ 0xa3
 8000aa6:	00db      	lsls	r3, r3, #3
 8000aa8:	18fb      	adds	r3, r7, r3
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	b298      	uxth	r0, r3
 8000aae:	4b5c      	ldr	r3, [pc, #368]	@ (8000c20 <main+0x3c8>)
 8000ab0:	4a55      	ldr	r2, [pc, #340]	@ (8000c08 <main+0x3b0>)
 8000ab2:	18ba      	adds	r2, r7, r2
 8000ab4:	6812      	ldr	r2, [r2, #0]
 8000ab6:	0111      	lsls	r1, r2, #4
 8000ab8:	24a4      	movs	r4, #164	@ 0xa4
 8000aba:	00e4      	lsls	r4, r4, #3
 8000abc:	193a      	adds	r2, r7, r4
 8000abe:	6812      	ldr	r2, [r2, #0]
 8000ac0:	188a      	adds	r2, r1, r2
 8000ac2:	0052      	lsls	r2, r2, #1
 8000ac4:	1c01      	adds	r1, r0, #0
 8000ac6:	52d1      	strh	r1, [r2, r3]
				x3 += 1;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	3301      	adds	r3, #1
 8000ace:	193a      	adds	r2, r7, r4
 8000ad0:	6013      	str	r3, [r2, #0]
			}
			if (x3 > 15) {
 8000ad2:	22a4      	movs	r2, #164	@ 0xa4
 8000ad4:	00d2      	lsls	r2, r2, #3
 8000ad6:	18bb      	adds	r3, r7, r2
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b0f      	cmp	r3, #15
 8000adc:	dd08      	ble.n	8000af0 <main+0x298>
				image += 1;
 8000ade:	494a      	ldr	r1, [pc, #296]	@ (8000c08 <main+0x3b0>)
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	1879      	adds	r1, r7, r1
 8000ae8:	600b      	str	r3, [r1, #0]
				x3 = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	18ba      	adds	r2, r7, r2
 8000aee:	6013      	str	r3, [r2, #0]
		while (x < 1760) { //this states limit of how big the txt is
 8000af0:	4b44      	ldr	r3, [pc, #272]	@ (8000c04 <main+0x3ac>)
 8000af2:	18fb      	adds	r3, r7, r3
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	23dc      	movs	r3, #220	@ 0xdc
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	429a      	cmp	r2, r3
 8000afc:	db8a      	blt.n	8000a14 <main+0x1bc>
			}
		}

		sprintf((char *) OutputBuffer, "Read string from 'test.txt'");
 8000afe:	4a49      	ldr	r2, [pc, #292]	@ (8000c24 <main+0x3cc>)
 8000b00:	4b35      	ldr	r3, [pc, #212]	@ (8000bd8 <main+0x380>)
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f00a f819 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000b0a:	4b33      	ldr	r3, [pc, #204]	@ (8000bd8 <main+0x380>)
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f000 fe0d 	bl	800172c <PrintOutputBuffer>
 8000b12:	e00b      	b.n	8000b2c <main+0x2d4>
	} else {
		sprintf((char *) OutputBuffer, "f_gets error (%i)\r\n", fres);
 8000b14:	4b31      	ldr	r3, [pc, #196]	@ (8000bdc <main+0x384>)
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	4943      	ldr	r1, [pc, #268]	@ (8000c28 <main+0x3d0>)
 8000b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bd8 <main+0x380>)
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f00a f80c 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000b24:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <main+0x380>)
 8000b26:	0018      	movs	r0, r3
 8000b28:	f000 fe00 	bl	800172c <PrintOutputBuffer>
	}

	f_close(&fil);
 8000b2c:	239c      	movs	r3, #156	@ 0x9c
 8000b2e:	18fb      	adds	r3, r7, r3
 8000b30:	0018      	movs	r0, r3
 8000b32:	f008 f80b 	bl	8008b4c <f_close>

	//We're done, so de-mount the drive
	f_mount(NULL, "", 0);
 8000b36:	4b2a      	ldr	r3, [pc, #168]	@ (8000be0 <main+0x388>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f007 fb9d 	bl	800827c <f_mount>


	// LED testing code
#ifdef TESTING
	// nmos = columns | pmos = rows
	for (uint8_t j = 0; j < 16; j++) {
 8000b42:	4b3a      	ldr	r3, [pc, #232]	@ (8000c2c <main+0x3d4>)
 8000b44:	18fb      	adds	r3, r7, r3
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
 8000b4a:	e013      	b.n	8000b74 <main+0x31c>
		HAL_GPIO_WritePin(led_column_ports[j], led_column_pins[j], GPIO_PIN_SET);
 8000b4c:	4c37      	ldr	r4, [pc, #220]	@ (8000c2c <main+0x3d4>)
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	781a      	ldrb	r2, [r3, #0]
 8000b52:	4b37      	ldr	r3, [pc, #220]	@ (8000c30 <main+0x3d8>)
 8000b54:	0092      	lsls	r2, r2, #2
 8000b56:	58d0      	ldr	r0, [r2, r3]
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4b35      	ldr	r3, [pc, #212]	@ (8000c34 <main+0x3dc>)
 8000b5e:	0052      	lsls	r2, r2, #1
 8000b60:	5ad3      	ldrh	r3, [r2, r3]
 8000b62:	2201      	movs	r2, #1
 8000b64:	0019      	movs	r1, r3
 8000b66:	f001 fd23 	bl	80025b0 <HAL_GPIO_WritePin>
	for (uint8_t j = 0; j < 16; j++) {
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	781a      	ldrb	r2, [r3, #0]
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	3201      	adds	r2, #1
 8000b72:	701a      	strb	r2, [r3, #0]
 8000b74:	4b2d      	ldr	r3, [pc, #180]	@ (8000c2c <main+0x3d4>)
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b0f      	cmp	r3, #15
 8000b7c:	d9e6      	bls.n	8000b4c <main+0x2f4>
	}

	for (uint8_t i = 0; i < 16; i++) {
 8000b7e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c38 <main+0x3e0>)
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
 8000b86:	e013      	b.n	8000bb0 <main+0x358>
		HAL_GPIO_WritePin(led_row_ports[i], led_row_pins[i], GPIO_PIN_SET);
 8000b88:	4c2b      	ldr	r4, [pc, #172]	@ (8000c38 <main+0x3e0>)
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	781a      	ldrb	r2, [r3, #0]
 8000b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8000c3c <main+0x3e4>)
 8000b90:	0092      	lsls	r2, r2, #2
 8000b92:	58d0      	ldr	r0, [r2, r3]
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	781a      	ldrb	r2, [r3, #0]
 8000b98:	4b29      	ldr	r3, [pc, #164]	@ (8000c40 <main+0x3e8>)
 8000b9a:	0052      	lsls	r2, r2, #1
 8000b9c:	5ad3      	ldrh	r3, [r2, r3]
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	0019      	movs	r1, r3
 8000ba2:	f001 fd05 	bl	80025b0 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 16; i++) {
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	781a      	ldrb	r2, [r3, #0]
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	3201      	adds	r2, #1
 8000bae:	701a      	strb	r2, [r3, #0]
 8000bb0:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <main+0x3e0>)
 8000bb2:	18fb      	adds	r3, r7, r3
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b0f      	cmp	r3, #15
 8000bb8:	d9e6      	bls.n	8000b88 <main+0x330>
	}
	HAL_GPIO_WritePin(led_row_ports[0], led_row_pins[0], GPIO_PIN_RESET);
 8000bba:	4b20      	ldr	r3, [pc, #128]	@ (8000c3c <main+0x3e4>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <main+0x3e8>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	0019      	movs	r1, r3
 8000bc6:	f001 fcf3 	bl	80025b0 <HAL_GPIO_WritePin>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	e7fd      	b.n	8000bca <main+0x372>
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	fffffad8 	.word	0xfffffad8
 8000bd4:	0800b490 	.word	0x0800b490
 8000bd8:	200008f0 	.word	0x200008f0
 8000bdc:	00000511 	.word	0x00000511
 8000be0:	0800b4ac 	.word	0x0800b4ac
 8000be4:	0800b4b0 	.word	0x0800b4b0
 8000be8:	0800b4c8 	.word	0x0800b4c8
 8000bec:	0000050c 	.word	0x0000050c
 8000bf0:	0800b4e0 	.word	0x0800b4e0
 8000bf4:	0800b510 	.word	0x0800b510
 8000bf8:	0800b528 	.word	0x0800b528
 8000bfc:	0800b534 	.word	0x0800b534
 8000c00:	0800b548 	.word	0x0800b548
 8000c04:	00000524 	.word	0x00000524
 8000c08:	0000051c 	.word	0x0000051c
 8000c0c:	0800b578 	.word	0x0800b578
 8000c10:	00000504 	.word	0x00000504
 8000c14:	80000001 	.word	0x80000001
 8000c18:	00000514 	.word	0x00000514
 8000c1c:	fffffb58 	.word	0xfffffb58
 8000c20:	200001b8 	.word	0x200001b8
 8000c24:	0800b57c 	.word	0x0800b57c
 8000c28:	0800b598 	.word	0x0800b598
 8000c2c:	00000513 	.word	0x00000513
 8000c30:	20000000 	.word	0x20000000
 8000c34:	20000040 	.word	0x20000040
 8000c38:	00000512 	.word	0x00000512
 8000c3c:	20000060 	.word	0x20000060
 8000c40:	200000a0 	.word	0x200000a0

08000c44 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b093      	sub	sp, #76	@ 0x4c
 8000c48:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	2414      	movs	r4, #20
 8000c4c:	193b      	adds	r3, r7, r4
 8000c4e:	0018      	movs	r0, r3
 8000c50:	2334      	movs	r3, #52	@ 0x34
 8000c52:	001a      	movs	r2, r3
 8000c54:	2100      	movs	r1, #0
 8000c56:	f009 ff91 	bl	800ab7c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	2310      	movs	r3, #16
 8000c60:	001a      	movs	r2, r3
 8000c62:	2100      	movs	r1, #0
 8000c64:	f009 ff8a 	bl	800ab7c <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c68:	2380      	movs	r3, #128	@ 0x80
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f001 fe2f 	bl	80028d0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	2202      	movs	r2, #2
 8000c76:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	0052      	lsls	r2, r2, #1
 8000c7e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2240      	movs	r2, #64	@ 0x40
 8000c8a:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	2200      	movs	r2, #0
 8000c90:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	0018      	movs	r0, r3
 8000c96:	f001 fe67 	bl	8002968 <HAL_RCC_OscConfig>
 8000c9a:	1e03      	subs	r3, r0, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0x5e>
	{
		Error_Handler();
 8000c9e:	f000 f9d9 	bl	8001054 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2200      	movs	r2, #0
 8000cac:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f002 f962 	bl	8002f88 <HAL_RCC_ClockConfig>
 8000cc4:	1e03      	subs	r3, r0, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x88>
	{
		Error_Handler();
 8000cc8:	f000 f9c4 	bl	8001054 <Error_Handler>
	}
}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b013      	add	sp, #76	@ 0x4c
 8000cd2:	bd90      	pop	{r4, r7, pc}

08000cd4 <ReadSD>:

/* USER CODE BEGIN 4 */
void ReadSD() {
 8000cd4:	b5b0      	push	{r4, r5, r7, lr}
 8000cd6:	4cac      	ldr	r4, [pc, #688]	@ (8000f88 <ReadSD+0x2b4>)
 8000cd8:	44a5      	add	sp, r4
 8000cda:	af00      	add	r7, sp, #0
	HAL_Delay(1000); // short delay to let the SD card settle
 8000cdc:	23fa      	movs	r3, #250	@ 0xfa
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fdb1 	bl	8001848 <HAL_Delay>
	FATFS FatFs; 	// Fatfs handle
	FIL fil; 		// File handle
	FRESULT fres; 	// Result after operations

	// open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 8000ce6:	4da9      	ldr	r5, [pc, #676]	@ (8000f8c <ReadSD+0x2b8>)
 8000ce8:	197c      	adds	r4, r7, r5
 8000cea:	49a9      	ldr	r1, [pc, #676]	@ (8000f90 <ReadSD+0x2bc>)
 8000cec:	23b3      	movs	r3, #179	@ 0xb3
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f007 fac1 	bl	800827c <f_mount>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 8000cfe:	197b      	adds	r3, r7, r5
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d00c      	beq.n	8000d20 <ReadSD+0x4c>
		sprintf((char *) OutputBuffer, "f_mount error (%i)\r\n", fres);
 8000d06:	197b      	adds	r3, r7, r5
 8000d08:	781a      	ldrb	r2, [r3, #0]
 8000d0a:	49a2      	ldr	r1, [pc, #648]	@ (8000f94 <ReadSD+0x2c0>)
 8000d0c:	4ba2      	ldr	r3, [pc, #648]	@ (8000f98 <ReadSD+0x2c4>)
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f009 ff14 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000d14:	4ba0      	ldr	r3, [pc, #640]	@ (8000f98 <ReadSD+0x2c4>)
 8000d16:	0018      	movs	r0, r3
 8000d18:	f000 fd08 	bl	800172c <PrintOutputBuffer>
		while(1);
 8000d1c:	46c0      	nop			@ (mov r8, r8)
 8000d1e:	e7fd      	b.n	8000d1c <ReadSD+0x48>
	// gather statistics from the SD card
	DWORD free_clusters, free_sectors, total_sectors;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8000d20:	4d9a      	ldr	r5, [pc, #616]	@ (8000f8c <ReadSD+0x2b8>)
 8000d22:	197c      	adds	r4, r7, r5
 8000d24:	2394      	movs	r3, #148	@ 0x94
 8000d26:	18fa      	adds	r2, r7, r3
 8000d28:	2398      	movs	r3, #152	@ 0x98
 8000d2a:	18f9      	adds	r1, r7, r3
 8000d2c:	4b98      	ldr	r3, [pc, #608]	@ (8000f90 <ReadSD+0x2bc>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f007 ff45 	bl	8008bbe <f_getfree>
 8000d34:	0003      	movs	r3, r0
 8000d36:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 8000d38:	197b      	adds	r3, r7, r5
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d00c      	beq.n	8000d5a <ReadSD+0x86>
		sprintf((char *) OutputBuffer, "f_getfree error (%i)\r\n", fres);
 8000d40:	197b      	adds	r3, r7, r5
 8000d42:	781a      	ldrb	r2, [r3, #0]
 8000d44:	4995      	ldr	r1, [pc, #596]	@ (8000f9c <ReadSD+0x2c8>)
 8000d46:	4b94      	ldr	r3, [pc, #592]	@ (8000f98 <ReadSD+0x2c4>)
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f009 fef7 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000d4e:	4b92      	ldr	r3, [pc, #584]	@ (8000f98 <ReadSD+0x2c4>)
 8000d50:	0018      	movs	r0, r3
 8000d52:	f000 fceb 	bl	800172c <PrintOutputBuffer>
		while(1);
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	e7fd      	b.n	8000d56 <ReadSD+0x82>
	}

	// formula comes from ChaN's documentation
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8000d5a:	2194      	movs	r1, #148	@ 0x94
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	699b      	ldr	r3, [r3, #24]
 8000d62:	3b02      	subs	r3, #2
 8000d64:	187a      	adds	r2, r7, r1
 8000d66:	6812      	ldr	r2, [r2, #0]
 8000d68:	8952      	ldrh	r2, [r2, #10]
 8000d6a:	4353      	muls	r3, r2
 8000d6c:	488c      	ldr	r0, [pc, #560]	@ (8000fa0 <ReadSD+0x2cc>)
 8000d6e:	183a      	adds	r2, r7, r0
 8000d70:	6013      	str	r3, [r2, #0]
	free_sectors = free_clusters * getFreeFs->csize;
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	895b      	ldrh	r3, [r3, #10]
 8000d78:	001a      	movs	r2, r3
 8000d7a:	2398      	movs	r3, #152	@ 0x98
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4353      	muls	r3, r2
 8000d82:	24a1      	movs	r4, #161	@ 0xa1
 8000d84:	00e4      	lsls	r4, r4, #3
 8000d86:	193a      	adds	r2, r7, r4
 8000d88:	6013      	str	r3, [r2, #0]

	sprintf((char *) OutputBuffer, "SD card stats:\r\n%10lu KiB total drive space.\r\n", total_sectors/2);
 8000d8a:	183b      	adds	r3, r7, r0
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	085a      	lsrs	r2, r3, #1
 8000d90:	4984      	ldr	r1, [pc, #528]	@ (8000fa4 <ReadSD+0x2d0>)
 8000d92:	4b81      	ldr	r3, [pc, #516]	@ (8000f98 <ReadSD+0x2c4>)
 8000d94:	0018      	movs	r0, r3
 8000d96:	f009 fed1 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 8000d9a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f98 <ReadSD+0x2c4>)
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f000 fcc5 	bl	800172c <PrintOutputBuffer>
	sprintf((char *) OutputBuffer, "%10lu KiB available.\r\n", free_sectors/2);
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	085a      	lsrs	r2, r3, #1
 8000da8:	497f      	ldr	r1, [pc, #508]	@ (8000fa8 <ReadSD+0x2d4>)
 8000daa:	4b7b      	ldr	r3, [pc, #492]	@ (8000f98 <ReadSD+0x2c4>)
 8000dac:	0018      	movs	r0, r3
 8000dae:	f009 fec5 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 8000db2:	4b79      	ldr	r3, [pc, #484]	@ (8000f98 <ReadSD+0x2c4>)
 8000db4:	0018      	movs	r0, r3
 8000db6:	f000 fcb9 	bl	800172c <PrintOutputBuffer>

	//Now let's try to open file "test.txt"
	fres = f_open(&fil, "test.txt", FA_READ);
 8000dba:	4d74      	ldr	r5, [pc, #464]	@ (8000f8c <ReadSD+0x2b8>)
 8000dbc:	197c      	adds	r4, r7, r5
 8000dbe:	497b      	ldr	r1, [pc, #492]	@ (8000fac <ReadSD+0x2d8>)
 8000dc0:	239c      	movs	r3, #156	@ 0x9c
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f007 fac0 	bl	800834c <f_open>
 8000dcc:	0003      	movs	r3, r0
 8000dce:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 8000dd0:	197b      	adds	r3, r7, r5
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d00c      	beq.n	8000df2 <ReadSD+0x11e>
		sprintf((char *) OutputBuffer, "f_open error (%i)\r\n", fres);
 8000dd8:	197b      	adds	r3, r7, r5
 8000dda:	781a      	ldrb	r2, [r3, #0]
 8000ddc:	4974      	ldr	r1, [pc, #464]	@ (8000fb0 <ReadSD+0x2dc>)
 8000dde:	4b6e      	ldr	r3, [pc, #440]	@ (8000f98 <ReadSD+0x2c4>)
 8000de0:	0018      	movs	r0, r3
 8000de2:	f009 feab 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000de6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f98 <ReadSD+0x2c4>)
 8000de8:	0018      	movs	r0, r3
 8000dea:	f000 fc9f 	bl	800172c <PrintOutputBuffer>
		while(1);
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	e7fd      	b.n	8000dee <ReadSD+0x11a>
	}
	sprintf((char *) OutputBuffer, "I was able to open 'test.txt' for reading!\r\n");
 8000df2:	4a70      	ldr	r2, [pc, #448]	@ (8000fb4 <ReadSD+0x2e0>)
 8000df4:	4b68      	ldr	r3, [pc, #416]	@ (8000f98 <ReadSD+0x2c4>)
 8000df6:	0011      	movs	r1, r2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f009 fe9f 	bl	800ab3c <siprintf>
	PrintOutputBuffer(OutputBuffer);
 8000dfe:	4b66      	ldr	r3, [pc, #408]	@ (8000f98 <ReadSD+0x2c4>)
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 fc93 	bl	800172c <PrintOutputBuffer>

	BYTE readBuf[17];
	int x = -1;
 8000e06:	2301      	movs	r3, #1
 8000e08:	425b      	negs	r3, r3
 8000e0a:	4a6b      	ldr	r2, [pc, #428]	@ (8000fb8 <ReadSD+0x2e4>)
 8000e0c:	18ba      	adds	r2, r7, r2
 8000e0e:	6013      	str	r3, [r2, #0]
	int x3 = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	22a4      	movs	r2, #164	@ 0xa4
 8000e14:	00d2      	lsls	r2, r2, #3
 8000e16:	18ba      	adds	r2, r7, r2
 8000e18:	6013      	str	r3, [r2, #0]
	int image = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	4a67      	ldr	r2, [pc, #412]	@ (8000fbc <ReadSD+0x2e8>)
 8000e1e:	18ba      	adds	r2, r7, r2
 8000e20:	6013      	str	r3, [r2, #0]
	char fullText[128];
	unsigned int decimal_value = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	22a3      	movs	r2, #163	@ 0xa3
 8000e26:	00d2      	lsls	r2, r2, #3
 8000e28:	18ba      	adds	r2, r7, r2
 8000e2a:	6013      	str	r3, [r2, #0]
	memset(fullText, 0, sizeof(fullText));
 8000e2c:	003b      	movs	r3, r7
 8000e2e:	2280      	movs	r2, #128	@ 0x80
 8000e30:	2100      	movs	r1, #0
 8000e32:	0018      	movs	r0, r3
 8000e34:	f009 fea2 	bl	800ab7c <memset>
	TCHAR* rres3 = "4";
 8000e38:	4b61      	ldr	r3, [pc, #388]	@ (8000fc0 <ReadSD+0x2ec>)
 8000e3a:	4a62      	ldr	r2, [pc, #392]	@ (8000fc4 <ReadSD+0x2f0>)
 8000e3c:	18b9      	adds	r1, r7, r2
 8000e3e:	600b      	str	r3, [r1, #0]
	if(rres3 != 0) {
 8000e40:	18bb      	adds	r3, r7, r2
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d100      	bne.n	8000e4a <ReadSD+0x176>
 8000e48:	e080      	b.n	8000f4c <ReadSD+0x278>
		while (x < 1760) { //this states limit of how big the txt is
 8000e4a:	e06d      	b.n	8000f28 <ReadSD+0x254>
			f_gets((TCHAR*)readBuf, 17, &fil);
 8000e4c:	239c      	movs	r3, #156	@ 0x9c
 8000e4e:	18fa      	adds	r2, r7, r3
 8000e50:	2380      	movs	r3, #128	@ 0x80
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	2111      	movs	r1, #17
 8000e56:	0018      	movs	r0, r3
 8000e58:	f007 ff75 	bl	8008d46 <f_gets>
			x += 1;
 8000e5c:	4a56      	ldr	r2, [pc, #344]	@ (8000fb8 <ReadSD+0x2e4>)
 8000e5e:	18bb      	adds	r3, r7, r2
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	18b9      	adds	r1, r7, r2
 8000e66:	600b      	str	r3, [r1, #0]
			decimal_value = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	21a3      	movs	r1, #163	@ 0xa3
 8000e6c:	00c9      	lsls	r1, r1, #3
 8000e6e:	1879      	adds	r1, r7, r1
 8000e70:	600b      	str	r3, [r1, #0]
			if ((x+1) % 2 == 1) {
 8000e72:	18bb      	adds	r3, r7, r2
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	4a53      	ldr	r2, [pc, #332]	@ (8000fc8 <ReadSD+0x2f4>)
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	d504      	bpl.n	8000e88 <ReadSD+0x1b4>
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	2202      	movs	r2, #2
 8000e82:	4252      	negs	r2, r2
 8000e84:	4313      	orrs	r3, r2
 8000e86:	3301      	adds	r3, #1
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d13e      	bne.n	8000f0a <ReadSD+0x236>
				// Concatenate the read line to the full text buffer
				for (int i = 0; i < 16; i++) { // the 16 bits when running
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	4a4f      	ldr	r2, [pc, #316]	@ (8000fcc <ReadSD+0x2f8>)
 8000e90:	18ba      	adds	r2, r7, r2
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	e01d      	b.n	8000ed2 <ReadSD+0x1fe>
					// Convert '1' or '0' char to its integer value
					int bit_value = readBuf[i] - '0'; // '1' - '0' = 1, '0' - '0' = 0
 8000e96:	4b4e      	ldr	r3, [pc, #312]	@ (8000fd0 <ReadSD+0x2fc>)
 8000e98:	22a5      	movs	r2, #165	@ 0xa5
 8000e9a:	00d2      	lsls	r2, r2, #3
 8000e9c:	189b      	adds	r3, r3, r2
 8000e9e:	19da      	adds	r2, r3, r7
 8000ea0:	494a      	ldr	r1, [pc, #296]	@ (8000fcc <ReadSD+0x2f8>)
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	18d3      	adds	r3, r2, r3
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	3b30      	subs	r3, #48	@ 0x30
 8000eac:	20a0      	movs	r0, #160	@ 0xa0
 8000eae:	00c0      	lsls	r0, r0, #3
 8000eb0:	183a      	adds	r2, r7, r0
 8000eb2:	6013      	str	r3, [r2, #0]

					// Update the decimal value
					decimal_value = (decimal_value << 1) | bit_value; // Left-shift and add the current bit
 8000eb4:	24a3      	movs	r4, #163	@ 0xa3
 8000eb6:	00e4      	lsls	r4, r4, #3
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	005a      	lsls	r2, r3, #1
 8000ebe:	183b      	adds	r3, r7, r0
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	193a      	adds	r2, r7, r4
 8000ec6:	6013      	str	r3, [r2, #0]
				for (int i = 0; i < 16; i++) { // the 16 bits when running
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	187a      	adds	r2, r7, r1
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8000fcc <ReadSD+0x2f8>)
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b0f      	cmp	r3, #15
 8000eda:	dddc      	ble.n	8000e96 <ReadSD+0x1c2>
				}
				image_leds[image][x3] = decimal_value;
 8000edc:	23a3      	movs	r3, #163	@ 0xa3
 8000ede:	00db      	lsls	r3, r3, #3
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	b298      	uxth	r0, r3
 8000ee6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd4 <ReadSD+0x300>)
 8000ee8:	4a34      	ldr	r2, [pc, #208]	@ (8000fbc <ReadSD+0x2e8>)
 8000eea:	18ba      	adds	r2, r7, r2
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	0111      	lsls	r1, r2, #4
 8000ef0:	24a4      	movs	r4, #164	@ 0xa4
 8000ef2:	00e4      	lsls	r4, r4, #3
 8000ef4:	193a      	adds	r2, r7, r4
 8000ef6:	6812      	ldr	r2, [r2, #0]
 8000ef8:	188a      	adds	r2, r1, r2
 8000efa:	0052      	lsls	r2, r2, #1
 8000efc:	1c01      	adds	r1, r0, #0
 8000efe:	52d1      	strh	r1, [r2, r3]
				x3 += 1;
 8000f00:	193b      	adds	r3, r7, r4
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	3301      	adds	r3, #1
 8000f06:	193a      	adds	r2, r7, r4
 8000f08:	6013      	str	r3, [r2, #0]
			}
			if (x3 > 15) {
 8000f0a:	22a4      	movs	r2, #164	@ 0xa4
 8000f0c:	00d2      	lsls	r2, r2, #3
 8000f0e:	18bb      	adds	r3, r7, r2
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b0f      	cmp	r3, #15
 8000f14:	dd08      	ble.n	8000f28 <ReadSD+0x254>
				image += 1;
 8000f16:	4929      	ldr	r1, [pc, #164]	@ (8000fbc <ReadSD+0x2e8>)
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	1879      	adds	r1, r7, r1
 8000f20:	600b      	str	r3, [r1, #0]
				x3 = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	18ba      	adds	r2, r7, r2
 8000f26:	6013      	str	r3, [r2, #0]
		while (x < 1760) { //this states limit of how big the txt is
 8000f28:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <ReadSD+0x2e4>)
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	23dc      	movs	r3, #220	@ 0xdc
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	429a      	cmp	r2, r3
 8000f34:	db8a      	blt.n	8000e4c <ReadSD+0x178>
			}
		}

		sprintf((char *) OutputBuffer, "Read string from 'test.txt'");
 8000f36:	4a28      	ldr	r2, [pc, #160]	@ (8000fd8 <ReadSD+0x304>)
 8000f38:	4b17      	ldr	r3, [pc, #92]	@ (8000f98 <ReadSD+0x2c4>)
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f009 fdfd 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000f42:	4b15      	ldr	r3, [pc, #84]	@ (8000f98 <ReadSD+0x2c4>)
 8000f44:	0018      	movs	r0, r3
 8000f46:	f000 fbf1 	bl	800172c <PrintOutputBuffer>
 8000f4a:	e00b      	b.n	8000f64 <ReadSD+0x290>
	} else {
		sprintf((char *) OutputBuffer, "f_gets error (%i)\r\n", fres);
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <ReadSD+0x2b8>)
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	4922      	ldr	r1, [pc, #136]	@ (8000fdc <ReadSD+0x308>)
 8000f54:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <ReadSD+0x2c4>)
 8000f56:	0018      	movs	r0, r3
 8000f58:	f009 fdf0 	bl	800ab3c <siprintf>
		PrintOutputBuffer(OutputBuffer);
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <ReadSD+0x2c4>)
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f000 fbe4 	bl	800172c <PrintOutputBuffer>
	}

	f_close(&fil);
 8000f64:	239c      	movs	r3, #156	@ 0x9c
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f007 fdef 	bl	8008b4c <f_close>

	//We're done, so de-mount the drive
	f_mount(NULL, "", 0);
 8000f6e:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <ReadSD+0x2bc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	0019      	movs	r1, r3
 8000f74:	2000      	movs	r0, #0
 8000f76:	f007 f981 	bl	800827c <f_mount>
}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	23a5      	movs	r3, #165	@ 0xa5
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	449d      	add	sp, r3
 8000f84:	bdb0      	pop	{r4, r5, r7, pc}
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	fffffad8 	.word	0xfffffad8
 8000f8c:	00000513 	.word	0x00000513
 8000f90:	0800b4ac 	.word	0x0800b4ac
 8000f94:	0800b4b0 	.word	0x0800b4b0
 8000f98:	200008f0 	.word	0x200008f0
 8000f9c:	0800b4c8 	.word	0x0800b4c8
 8000fa0:	0000050c 	.word	0x0000050c
 8000fa4:	0800b4e0 	.word	0x0800b4e0
 8000fa8:	0800b510 	.word	0x0800b510
 8000fac:	0800b528 	.word	0x0800b528
 8000fb0:	0800b534 	.word	0x0800b534
 8000fb4:	0800b548 	.word	0x0800b548
 8000fb8:	00000524 	.word	0x00000524
 8000fbc:	0000051c 	.word	0x0000051c
 8000fc0:	0800b578 	.word	0x0800b578
 8000fc4:	00000504 	.word	0x00000504
 8000fc8:	80000001 	.word	0x80000001
 8000fcc:	00000514 	.word	0x00000514
 8000fd0:	fffffb58 	.word	0xfffffb58
 8000fd4:	200001b8 	.word	0x200001b8
 8000fd8:	0800b57c 	.word	0x0800b57c
 8000fdc:	0800b598 	.word	0x0800b598

08000fe0 <HAL_GPIO_EXTI_Falling_Callback>:

//
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	0002      	movs	r2, r0
 8000fe8:	1dbb      	adds	r3, r7, #6
 8000fea:	801a      	strh	r2, [r3, #0]
	// If chip select pin goes low, SD card was plugged in
	if (GPIO_Pin == SPI2_NSS_Pin) {
 8000fec:	1dbb      	adds	r3, r7, #6
 8000fee:	881a      	ldrh	r2, [r3, #0]
 8000ff0:	2380      	movs	r3, #128	@ 0x80
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d105      	bne.n	8001004 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		// critical section to stop scheduler from exiting SD mount
		taskENTER_CRITICAL();
 8000ff8:	f009 fb70 	bl	800a6dc <vPortEnterCritical>
		ReadSD();
 8000ffc:	f7ff fe6a 	bl	8000cd4 <ReadSD>
		taskEXIT_CRITICAL();
 8001000:	f009 fb7e 	bl	800a700 <vPortExitCritical>
	}
}
 8001004:	46c0      	nop			@ (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b002      	add	sp, #8
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */
	if (htim == &htim16 ) {
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	4b0c      	ldr	r3, [pc, #48]	@ (8001048 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001018:	429a      	cmp	r2, r3
 800101a:	d10a      	bne.n	8001032 <HAL_TIM_PeriodElapsedCallback+0x26>
		current_frame = (current_frame + 1) % 55;
 800101c:	4b0b      	ldr	r3, [pc, #44]	@ (800104c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	3301      	adds	r3, #1
 8001022:	2137      	movs	r1, #55	@ 0x37
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff f9e9 	bl	80003fc <__aeabi_idivmod>
 800102a:	000b      	movs	r3, r1
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4b07      	ldr	r3, [pc, #28]	@ (800104c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001030:	701a      	strb	r2, [r3, #0]
	}
	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a06      	ldr	r2, [pc, #24]	@ (8001050 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d101      	bne.n	8001040 <HAL_TIM_PeriodElapsedCallback+0x34>
		HAL_IncTick();
 800103c:	f000 fbe8 	bl	8001810 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000a30 	.word	0x20000a30
 800104c:	200008ec 	.word	0x200008ec
 8001050:	40001000 	.word	0x40001000

08001054 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001058:	b672      	cpsid	i
}
 800105a:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800105c:	46c0      	nop			@ (mov r8, r8)
 800105e:	e7fd      	b.n	800105c <Error_Handler+0x8>

08001060 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001064:	4b1b      	ldr	r3, [pc, #108]	@ (80010d4 <MX_SPI2_Init+0x74>)
 8001066:	4a1c      	ldr	r2, [pc, #112]	@ (80010d8 <MX_SPI2_Init+0x78>)
 8001068:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800106a:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <MX_SPI2_Init+0x74>)
 800106c:	2282      	movs	r2, #130	@ 0x82
 800106e:	0052      	lsls	r2, r2, #1
 8001070:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001072:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <MX_SPI2_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001078:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <MX_SPI2_Init+0x74>)
 800107a:	22e0      	movs	r2, #224	@ 0xe0
 800107c:	00d2      	lsls	r2, r2, #3
 800107e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001080:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <MX_SPI2_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <MX_SPI2_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <MX_SPI2_Init+0x74>)
 800108e:	2280      	movs	r2, #128	@ 0x80
 8001090:	0092      	lsls	r2, r2, #2
 8001092:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <MX_SPI2_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <MX_SPI2_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010a6:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80010ac:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010ae:	2207      	movs	r2, #7
 80010b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010ba:	2208      	movs	r2, #8
 80010bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010be:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <MX_SPI2_Init+0x74>)
 80010c0:	0018      	movs	r0, r3
 80010c2:	f002 fa69 	bl	8003598 <HAL_SPI_Init>
 80010c6:	1e03      	subs	r3, r0, #0
 80010c8:	d001      	beq.n	80010ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80010ca:	f7ff ffc3 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000930 	.word	0x20000930
 80010d8:	40003800 	.word	0x40003800

080010dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b08b      	sub	sp, #44	@ 0x2c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	2414      	movs	r4, #20
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	0018      	movs	r0, r3
 80010ea:	2314      	movs	r3, #20
 80010ec:	001a      	movs	r2, r3
 80010ee:	2100      	movs	r1, #0
 80010f0:	f009 fd44 	bl	800ab7c <memset>
  if(spiHandle->Instance==SPI2)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a2c      	ldr	r2, [pc, #176]	@ (80011ac <HAL_SPI_MspInit+0xd0>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d151      	bne.n	80011a2 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010fe:	4b2c      	ldr	r3, [pc, #176]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001102:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	01c9      	lsls	r1, r1, #7
 8001108:	430a      	orrs	r2, r1
 800110a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800110c:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 800110e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001110:	2380      	movs	r3, #128	@ 0x80
 8001112:	01db      	lsls	r3, r3, #7
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800111a:	4b25      	ldr	r3, [pc, #148]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 800111c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800111e:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001120:	2104      	movs	r1, #4
 8001122:	430a      	orrs	r2, r1
 8001124:	635a      	str	r2, [r3, #52]	@ 0x34
 8001126:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800112a:	2204      	movs	r2, #4
 800112c:	4013      	ands	r3, r2
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b1f      	ldr	r3, [pc, #124]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001136:	4b1e      	ldr	r3, [pc, #120]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001138:	2102      	movs	r1, #2
 800113a:	430a      	orrs	r2, r1
 800113c:	635a      	str	r2, [r3, #52]	@ 0x34
 800113e:	4b1c      	ldr	r3, [pc, #112]	@ (80011b0 <HAL_SPI_MspInit+0xd4>)
 8001140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001142:	2202      	movs	r2, #2
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800114a:	193b      	adds	r3, r7, r4
 800114c:	220c      	movs	r2, #12
 800114e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	193b      	adds	r3, r7, r4
 8001152:	2202      	movs	r2, #2
 8001154:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	193b      	adds	r3, r7, r4
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	193b      	adds	r3, r7, r4
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001162:	193b      	adds	r3, r7, r4
 8001164:	2201      	movs	r2, #1
 8001166:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001168:	193b      	adds	r3, r7, r4
 800116a:	4a12      	ldr	r2, [pc, #72]	@ (80011b4 <HAL_SPI_MspInit+0xd8>)
 800116c:	0019      	movs	r1, r3
 800116e:	0010      	movs	r0, r2
 8001170:	f001 f8ba 	bl	80022e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001174:	0021      	movs	r1, r4
 8001176:	187b      	adds	r3, r7, r1
 8001178:	2280      	movs	r2, #128	@ 0x80
 800117a:	0192      	lsls	r2, r2, #6
 800117c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	187b      	adds	r3, r7, r1
 8001180:	2202      	movs	r2, #2
 8001182:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	187b      	adds	r3, r7, r1
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	187b      	adds	r3, r7, r1
 800118c:	2200      	movs	r2, #0
 800118e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001190:	187b      	adds	r3, r7, r1
 8001192:	2200      	movs	r2, #0
 8001194:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	187b      	adds	r3, r7, r1
 8001198:	4a07      	ldr	r2, [pc, #28]	@ (80011b8 <HAL_SPI_MspInit+0xdc>)
 800119a:	0019      	movs	r1, r3
 800119c:	0010      	movs	r0, r2
 800119e:	f001 f8a3 	bl	80022e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b00b      	add	sp, #44	@ 0x2c
 80011a8:	bd90      	pop	{r4, r7, pc}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	40003800 	.word	0x40003800
 80011b0:	40021000 	.word	0x40021000
 80011b4:	50000800 	.word	0x50000800
 80011b8:	50000400 	.word	0x50000400

080011bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	4b12      	ldr	r3, [pc, #72]	@ (800120c <HAL_MspInit+0x50>)
 80011c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011c6:	4b11      	ldr	r3, [pc, #68]	@ (800120c <HAL_MspInit+0x50>)
 80011c8:	2101      	movs	r1, #1
 80011ca:	430a      	orrs	r2, r1
 80011cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80011ce:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <HAL_MspInit+0x50>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	2201      	movs	r2, #1
 80011d4:	4013      	ands	r3, r2
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <HAL_MspInit+0x50>)
 80011dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <HAL_MspInit+0x50>)
 80011e0:	2180      	movs	r1, #128	@ 0x80
 80011e2:	0549      	lsls	r1, r1, #21
 80011e4:	430a      	orrs	r2, r1
 80011e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HAL_MspInit+0x50>)
 80011ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011ec:	2380      	movs	r3, #128	@ 0x80
 80011ee:	055b      	lsls	r3, r3, #21
 80011f0:	4013      	ands	r3, r2
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80011f6:	2302      	movs	r3, #2
 80011f8:	425b      	negs	r3, r3
 80011fa:	2200      	movs	r2, #0
 80011fc:	2103      	movs	r1, #3
 80011fe:	0018      	movs	r0, r3
 8001200:	f001 f84c 	bl	800229c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001204:	46c0      	nop			@ (mov r8, r8)
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000

08001210 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b08c      	sub	sp, #48	@ 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001218:	232b      	movs	r3, #43	@ 0x2b
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001220:	4b37      	ldr	r3, [pc, #220]	@ (8001300 <HAL_InitTick+0xf0>)
 8001222:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001224:	4b36      	ldr	r3, [pc, #216]	@ (8001300 <HAL_InitTick+0xf0>)
 8001226:	2110      	movs	r1, #16
 8001228:	430a      	orrs	r2, r1
 800122a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800122c:	4b34      	ldr	r3, [pc, #208]	@ (8001300 <HAL_InitTick+0xf0>)
 800122e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001230:	2210      	movs	r2, #16
 8001232:	4013      	ands	r3, r2
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001238:	230c      	movs	r3, #12
 800123a:	18fa      	adds	r2, r7, r3
 800123c:	2410      	movs	r4, #16
 800123e:	193b      	adds	r3, r7, r4
 8001240:	0011      	movs	r1, r2
 8001242:	0018      	movs	r0, r3
 8001244:	f002 f84a 	bl	80032dc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001248:	193b      	adds	r3, r7, r4
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800124e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001250:	2b00      	cmp	r3, #0
 8001252:	d104      	bne.n	800125e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001254:	f002 f82c 	bl	80032b0 <HAL_RCC_GetPCLK1Freq>
 8001258:	0003      	movs	r3, r0
 800125a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800125c:	e004      	b.n	8001268 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800125e:	f002 f827 	bl	80032b0 <HAL_RCC_GetPCLK1Freq>
 8001262:	0003      	movs	r3, r0
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800126a:	4926      	ldr	r1, [pc, #152]	@ (8001304 <HAL_InitTick+0xf4>)
 800126c:	0018      	movs	r0, r3
 800126e:	f7fe ff55 	bl	800011c <__udivsi3>
 8001272:	0003      	movs	r3, r0
 8001274:	3b01      	subs	r3, #1
 8001276:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001278:	4b23      	ldr	r3, [pc, #140]	@ (8001308 <HAL_InitTick+0xf8>)
 800127a:	4a24      	ldr	r2, [pc, #144]	@ (800130c <HAL_InitTick+0xfc>)
 800127c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800127e:	4b22      	ldr	r3, [pc, #136]	@ (8001308 <HAL_InitTick+0xf8>)
 8001280:	4a23      	ldr	r2, [pc, #140]	@ (8001310 <HAL_InitTick+0x100>)
 8001282:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001284:	4b20      	ldr	r3, [pc, #128]	@ (8001308 <HAL_InitTick+0xf8>)
 8001286:	6a3a      	ldr	r2, [r7, #32]
 8001288:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800128a:	4b1f      	ldr	r3, [pc, #124]	@ (8001308 <HAL_InitTick+0xf8>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001290:	4b1d      	ldr	r3, [pc, #116]	@ (8001308 <HAL_InitTick+0xf8>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001296:	4b1c      	ldr	r3, [pc, #112]	@ (8001308 <HAL_InitTick+0xf8>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800129c:	252b      	movs	r5, #43	@ 0x2b
 800129e:	197c      	adds	r4, r7, r5
 80012a0:	4b19      	ldr	r3, [pc, #100]	@ (8001308 <HAL_InitTick+0xf8>)
 80012a2:	0018      	movs	r0, r3
 80012a4:	f002 fee8 	bl	8004078 <HAL_TIM_Base_Init>
 80012a8:	0003      	movs	r3, r0
 80012aa:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80012ac:	197b      	adds	r3, r7, r5
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d11e      	bne.n	80012f2 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80012b4:	197c      	adds	r4, r7, r5
 80012b6:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <HAL_InitTick+0xf8>)
 80012b8:	0018      	movs	r0, r3
 80012ba:	f002 ff35 	bl	8004128 <HAL_TIM_Base_Start_IT>
 80012be:	0003      	movs	r3, r0
 80012c0:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80012c2:	197b      	adds	r3, r7, r5
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d113      	bne.n	80012f2 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80012ca:	2011      	movs	r0, #17
 80012cc:	f000 fffb 	bl	80022c6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d809      	bhi.n	80012ea <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	0019      	movs	r1, r3
 80012dc:	2011      	movs	r0, #17
 80012de:	f000 ffdd 	bl	800229c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <HAL_InitTick+0x104>)
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	e003      	b.n	80012f2 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 80012ea:	232b      	movs	r3, #43	@ 0x2b
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80012f2:	232b      	movs	r3, #43	@ 0x2b
 80012f4:	18fb      	adds	r3, r7, r3
 80012f6:	781b      	ldrb	r3, [r3, #0]
}
 80012f8:	0018      	movs	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b00c      	add	sp, #48	@ 0x30
 80012fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001300:	40021000 	.word	0x40021000
 8001304:	000f4240 	.word	0x000f4240
 8001308:	20000994 	.word	0x20000994
 800130c:	40001000 	.word	0x40001000
 8001310:	000003e7 	.word	0x000003e7
 8001314:	200000c4 	.word	0x200000c4

08001318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800131c:	46c0      	nop			@ (mov r8, r8)
 800131e:	e7fd      	b.n	800131c <NMI_Handler+0x4>

08001320 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001324:	46c0      	nop			@ (mov r8, r8)
 8001326:	e7fd      	b.n	8001324 <HardFault_Handler+0x4>

08001328 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPI2_NSS_Pin);
 800132c:	2380      	movs	r3, #128	@ 0x80
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	0018      	movs	r0, r3
 8001332:	f001 f95b 	bl	80025ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001340:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <TIM6_IRQHandler+0x14>)
 8001342:	0018      	movs	r0, r3
 8001344:	f002 ffa6 	bl	8004294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001348:	46c0      	nop			@ (mov r8, r8)
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	46c0      	nop			@ (mov r8, r8)
 8001350:	20000994 	.word	0x20000994

08001354 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <TIM16_IRQHandler+0x14>)
 800135a:	0018      	movs	r0, r3
 800135c:	f002 ff9a 	bl	8004294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001360:	46c0      	nop			@ (mov r8, r8)
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	20000a30 	.word	0x20000a30

0800136c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001374:	4a14      	ldr	r2, [pc, #80]	@ (80013c8 <_sbrk+0x5c>)
 8001376:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <_sbrk+0x60>)
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <_sbrk+0x64>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d102      	bne.n	800138e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001388:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <_sbrk+0x64>)
 800138a:	4a12      	ldr	r2, [pc, #72]	@ (80013d4 <_sbrk+0x68>)
 800138c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	18d3      	adds	r3, r2, r3
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	429a      	cmp	r2, r3
 800139a:	d207      	bcs.n	80013ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800139c:	f009 fbf6 	bl	800ab8c <__errno>
 80013a0:	0003      	movs	r3, r0
 80013a2:	220c      	movs	r2, #12
 80013a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013a6:	2301      	movs	r3, #1
 80013a8:	425b      	negs	r3, r3
 80013aa:	e009      	b.n	80013c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	18d2      	adds	r2, r2, r3
 80013ba:	4b05      	ldr	r3, [pc, #20]	@ (80013d0 <_sbrk+0x64>)
 80013bc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	0018      	movs	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b006      	add	sp, #24
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20009000 	.word	0x20009000
 80013cc:	00000400 	.word	0x00000400
 80013d0:	200009e0 	.word	0x200009e0
 80013d4:	20001db8 	.word	0x20001db8

080013d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013dc:	46c0      	nop			@ (mov r8, r8)
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <MX_TIM14_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim16;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	0018      	movs	r0, r3
 80013ee:	231c      	movs	r3, #28
 80013f0:	001a      	movs	r2, r3
 80013f2:	2100      	movs	r1, #0
 80013f4:	f009 fbc2 	bl	800ab7c <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80013f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_TIM14_Init+0x94>)
 80013fa:	4a20      	ldr	r2, [pc, #128]	@ (800147c <MX_TIM14_Init+0x98>)
 80013fc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <MX_TIM14_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_TIM14_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800140a:	4b1b      	ldr	r3, [pc, #108]	@ (8001478 <MX_TIM14_Init+0x94>)
 800140c:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <MX_TIM14_Init+0x9c>)
 800140e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <MX_TIM14_Init+0x94>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_TIM14_Init+0x94>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800141c:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <MX_TIM14_Init+0x94>)
 800141e:	0018      	movs	r0, r3
 8001420:	f002 fe2a 	bl	8004078 <HAL_TIM_Base_Init>
 8001424:	1e03      	subs	r3, r0, #0
 8001426:	d001      	beq.n	800142c <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8001428:	f7ff fe14 	bl	8001054 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_TIM14_Init+0x94>)
 800142e:	0018      	movs	r0, r3
 8001430:	f002 fed0 	bl	80041d4 <HAL_TIM_PWM_Init>
 8001434:	1e03      	subs	r3, r0, #0
 8001436:	d001      	beq.n	800143c <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8001438:	f7ff fe0c 	bl	8001054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2260      	movs	r2, #96	@ 0x60
 8001440:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001454:	1d39      	adds	r1, r7, #4
 8001456:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <MX_TIM14_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	0018      	movs	r0, r3
 800145c:	f003 f822 	bl	80044a4 <HAL_TIM_PWM_ConfigChannel>
 8001460:	1e03      	subs	r3, r0, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8001464:	f7ff fdf6 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001468:	4b03      	ldr	r3, [pc, #12]	@ (8001478 <MX_TIM14_Init+0x94>)
 800146a:	0018      	movs	r0, r3
 800146c:	f000 f870 	bl	8001550 <HAL_TIM_MspPostInit>

}
 8001470:	46c0      	nop			@ (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b008      	add	sp, #32
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200009e4 	.word	0x200009e4
 800147c:	40002000 	.word	0x40002000
 8001480:	0000ffff 	.word	0x0000ffff

08001484 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <MX_TIM16_Init+0x44>)
 800148a:	4a10      	ldr	r2, [pc, #64]	@ (80014cc <MX_TIM16_Init+0x48>)
 800148c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <MX_TIM16_Init+0x44>)
 8001490:	2200      	movs	r2, #0
 8001492:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <MX_TIM16_Init+0x44>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 36360-1;
 800149a:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <MX_TIM16_Init+0x44>)
 800149c:	4a0c      	ldr	r2, [pc, #48]	@ (80014d0 <MX_TIM16_Init+0x4c>)
 800149e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <MX_TIM16_Init+0x44>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80014a6:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <MX_TIM16_Init+0x44>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <MX_TIM16_Init+0x44>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80014b2:	4b05      	ldr	r3, [pc, #20]	@ (80014c8 <MX_TIM16_Init+0x44>)
 80014b4:	0018      	movs	r0, r3
 80014b6:	f002 fddf 	bl	8004078 <HAL_TIM_Base_Init>
 80014ba:	1e03      	subs	r3, r0, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80014be:	f7ff fdc9 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000a30 	.word	0x20000a30
 80014cc:	40014400 	.word	0x40014400
 80014d0:	00008e07 	.word	0x00008e07

080014d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a18      	ldr	r2, [pc, #96]	@ (8001544 <HAL_TIM_Base_MspInit+0x70>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d10e      	bne.n	8001504 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 80014e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014ea:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 80014ec:	2180      	movs	r1, #128	@ 0x80
 80014ee:	0209      	lsls	r1, r1, #8
 80014f0:	430a      	orrs	r2, r1
 80014f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 80014f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	4013      	ands	r3, r2
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001502:	e01a      	b.n	800153a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM16)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_TIM_Base_MspInit+0x78>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d115      	bne.n	800153a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 8001510:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 8001514:	2180      	movs	r1, #128	@ 0x80
 8001516:	0289      	lsls	r1, r1, #10
 8001518:	430a      	orrs	r2, r1
 800151a:	641a      	str	r2, [r3, #64]	@ 0x40
 800151c:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <HAL_TIM_Base_MspInit+0x74>)
 800151e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001520:	2380      	movs	r3, #128	@ 0x80
 8001522:	029b      	lsls	r3, r3, #10
 8001524:	4013      	ands	r3, r2
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 3, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2103      	movs	r1, #3
 800152e:	2015      	movs	r0, #21
 8001530:	f000 feb4 	bl	800229c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001534:	2015      	movs	r0, #21
 8001536:	f000 fec6 	bl	80022c6 <HAL_NVIC_EnableIRQ>
}
 800153a:	46c0      	nop			@ (mov r8, r8)
 800153c:	46bd      	mov	sp, r7
 800153e:	b004      	add	sp, #16
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	40002000 	.word	0x40002000
 8001548:	40021000 	.word	0x40021000
 800154c:	40014400 	.word	0x40014400

08001550 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b089      	sub	sp, #36	@ 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	240c      	movs	r4, #12
 800155a:	193b      	adds	r3, r7, r4
 800155c:	0018      	movs	r0, r3
 800155e:	2314      	movs	r3, #20
 8001560:	001a      	movs	r2, r3
 8001562:	2100      	movs	r1, #0
 8001564:	f009 fb0a 	bl	800ab7c <memset>
  if(timHandle->Instance==TIM14)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <HAL_TIM_MspPostInit+0x70>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d122      	bne.n	80015b8 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001572:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <HAL_TIM_MspPostInit+0x74>)
 8001574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001576:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <HAL_TIM_MspPostInit+0x74>)
 8001578:	2104      	movs	r1, #4
 800157a:	430a      	orrs	r2, r1
 800157c:	635a      	str	r2, [r3, #52]	@ 0x34
 800157e:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <HAL_TIM_MspPostInit+0x74>)
 8001580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001582:	2204      	movs	r2, #4
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PC12     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800158a:	193b      	adds	r3, r7, r4
 800158c:	2280      	movs	r2, #128	@ 0x80
 800158e:	0152      	lsls	r2, r2, #5
 8001590:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	0021      	movs	r1, r4
 8001594:	187b      	adds	r3, r7, r1
 8001596:	2202      	movs	r2, #2
 8001598:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	187b      	adds	r3, r7, r1
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	187b      	adds	r3, r7, r1
 80015a2:	2200      	movs	r2, #0
 80015a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 80015a6:	187b      	adds	r3, r7, r1
 80015a8:	2202      	movs	r2, #2
 80015aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ac:	187b      	adds	r3, r7, r1
 80015ae:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <HAL_TIM_MspPostInit+0x78>)
 80015b0:	0019      	movs	r1, r3
 80015b2:	0010      	movs	r0, r2
 80015b4:	f000 fe98 	bl	80022e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80015b8:	46c0      	nop			@ (mov r8, r8)
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b009      	add	sp, #36	@ 0x24
 80015be:	bd90      	pop	{r4, r7, pc}
 80015c0:	40002000 	.word	0x40002000
 80015c4:	40021000 	.word	0x40021000
 80015c8:	50000800 	.word	0x50000800

080015cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015d0:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015d2:	4a24      	ldr	r2, [pc, #144]	@ (8001664 <MX_USART1_UART_Init+0x98>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015d8:	22e1      	movs	r2, #225	@ 0xe1
 80015da:	0252      	lsls	r2, r2, #9
 80015dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b18      	ldr	r3, [pc, #96]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800160e:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 8001610:	2200      	movs	r2, #0
 8001612:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 8001616:	0018      	movs	r0, r3
 8001618:	f003 fbc4 	bl	8004da4 <HAL_UART_Init>
 800161c:	1e03      	subs	r3, r0, #0
 800161e:	d001      	beq.n	8001624 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001620:	f7ff fd18 	bl	8001054 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001624:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 8001626:	2100      	movs	r1, #0
 8001628:	0018      	movs	r0, r3
 800162a:	f004 f8c7 	bl	80057bc <HAL_UARTEx_SetTxFifoThreshold>
 800162e:	1e03      	subs	r3, r0, #0
 8001630:	d001      	beq.n	8001636 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001632:	f7ff fd0f 	bl	8001054 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001636:	4b0a      	ldr	r3, [pc, #40]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 8001638:	2100      	movs	r1, #0
 800163a:	0018      	movs	r0, r3
 800163c:	f004 f8fe 	bl	800583c <HAL_UARTEx_SetRxFifoThreshold>
 8001640:	1e03      	subs	r3, r0, #0
 8001642:	d001      	beq.n	8001648 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001644:	f7ff fd06 	bl	8001054 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <MX_USART1_UART_Init+0x94>)
 800164a:	0018      	movs	r0, r3
 800164c:	f004 f87c 	bl	8005748 <HAL_UARTEx_DisableFifoMode>
 8001650:	1e03      	subs	r3, r0, #0
 8001652:	d001      	beq.n	8001658 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001654:	f7ff fcfe 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001658:	46c0      	nop			@ (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	20000a7c 	.word	0x20000a7c
 8001664:	40013800 	.word	0x40013800

08001668 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b091      	sub	sp, #68	@ 0x44
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	232c      	movs	r3, #44	@ 0x2c
 8001672:	18fb      	adds	r3, r7, r3
 8001674:	0018      	movs	r0, r3
 8001676:	2314      	movs	r3, #20
 8001678:	001a      	movs	r2, r3
 800167a:	2100      	movs	r1, #0
 800167c:	f009 fa7e 	bl	800ab7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001680:	2410      	movs	r4, #16
 8001682:	193b      	adds	r3, r7, r4
 8001684:	0018      	movs	r0, r3
 8001686:	231c      	movs	r3, #28
 8001688:	001a      	movs	r2, r3
 800168a:	2100      	movs	r1, #0
 800168c:	f009 fa76 	bl	800ab7c <memset>
  if(uartHandle->Instance==USART1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a22      	ldr	r2, [pc, #136]	@ (8001720 <HAL_UART_MspInit+0xb8>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d13d      	bne.n	8001716 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800169a:	193b      	adds	r3, r7, r4
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80016a0:	193b      	adds	r3, r7, r4
 80016a2:	2200      	movs	r2, #0
 80016a4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a6:	193b      	adds	r3, r7, r4
 80016a8:	0018      	movs	r0, r3
 80016aa:	f001 fe41 	bl	8003330 <HAL_RCCEx_PeriphCLKConfig>
 80016ae:	1e03      	subs	r3, r0, #0
 80016b0:	d001      	beq.n	80016b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016b2:	f7ff fccf 	bl	8001054 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016bc:	2180      	movs	r1, #128	@ 0x80
 80016be:	01c9      	lsls	r1, r1, #7
 80016c0:	430a      	orrs	r2, r1
 80016c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016c8:	2380      	movs	r3, #128	@ 0x80
 80016ca:	01db      	lsls	r3, r3, #7
 80016cc:	4013      	ands	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016d6:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016d8:	2104      	movs	r1, #4
 80016da:	430a      	orrs	r2, r1
 80016dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <HAL_UART_MspInit+0xbc>)
 80016e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016e2:	2204      	movs	r2, #4
 80016e4:	4013      	ands	r3, r2
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ea:	212c      	movs	r1, #44	@ 0x2c
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	2230      	movs	r2, #48	@ 0x30
 80016f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	187b      	adds	r3, r7, r1
 80016f4:	2202      	movs	r2, #2
 80016f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	187b      	adds	r3, r7, r1
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	187b      	adds	r3, r7, r1
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001704:	187b      	adds	r3, r7, r1
 8001706:	2201      	movs	r2, #1
 8001708:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170a:	187b      	adds	r3, r7, r1
 800170c:	4a06      	ldr	r2, [pc, #24]	@ (8001728 <HAL_UART_MspInit+0xc0>)
 800170e:	0019      	movs	r1, r3
 8001710:	0010      	movs	r0, r2
 8001712:	f000 fde9 	bl	80022e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	46bd      	mov	sp, r7
 800171a:	b011      	add	sp, #68	@ 0x44
 800171c:	bd90      	pop	{r4, r7, pc}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	40013800 	.word	0x40013800
 8001724:	40021000 	.word	0x40021000
 8001728:	50000800 	.word	0x50000800

0800172c <PrintOutputBuffer>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void PrintOutputBuffer(uint8_t *OutputBuffer){
 800172c:	b5b0      	push	{r4, r5, r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	uint32_t StringLength;
	HAL_StatusTypeDef HALStatus;

	for (StringLength = 0; *(OutputBuffer+StringLength); StringLength++);
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e002      	b.n	8001740 <PrintOutputBuffer+0x14>
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3301      	adds	r3, #1
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	18d3      	adds	r3, r2, r3
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1f6      	bne.n	800173a <PrintOutputBuffer+0xe>

	HALStatus = HAL_UART_Transmit(&huart1, OutputBuffer, StringLength, HAL_MAX_DELAY);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	b29a      	uxth	r2, r3
 8001750:	250b      	movs	r5, #11
 8001752:	197c      	adds	r4, r7, r5
 8001754:	2301      	movs	r3, #1
 8001756:	425b      	negs	r3, r3
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <PrintOutputBuffer+0x4c>)
 800175c:	f003 fb78 	bl	8004e50 <HAL_UART_Transmit>
 8001760:	0003      	movs	r3, r0
 8001762:	7023      	strb	r3, [r4, #0]

	if (HALStatus != HAL_OK){
 8001764:	197b      	adds	r3, r7, r5
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <PrintOutputBuffer+0x44>
		Error_Handler();
 800176c:	f7ff fc72 	bl	8001054 <Error_Handler>
	}
}
 8001770:	46c0      	nop			@ (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b004      	add	sp, #16
 8001776:	bdb0      	pop	{r4, r5, r7, pc}
 8001778:	20000a7c 	.word	0x20000a7c

0800177c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800177c:	480d      	ldr	r0, [pc, #52]	@ (80017b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800177e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001780:	f7ff fe2a 	bl	80013d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480c      	ldr	r0, [pc, #48]	@ (80017b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001786:	490d      	ldr	r1, [pc, #52]	@ (80017bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <LoopForever+0xe>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800179c:	4c0a      	ldr	r4, [pc, #40]	@ (80017c8 <LoopForever+0x16>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017aa:	f009 f9f5 	bl	800ab98 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80017ae:	f7ff f853 	bl	8000858 <main>

080017b2 <LoopForever>:

LoopForever:
  b LoopForever
 80017b2:	e7fe      	b.n	80017b2 <LoopForever>
  ldr   r0, =_estack
 80017b4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 80017c0:	0800b788 	.word	0x0800b788
  ldr r2, =_sbss
 80017c4:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 80017c8:	20001db8 	.word	0x20001db8

080017cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC1_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017d6:	1dfb      	adds	r3, r7, #7
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017dc:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <HAL_Init+0x3c>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <HAL_Init+0x3c>)
 80017e2:	2180      	movs	r1, #128	@ 0x80
 80017e4:	0049      	lsls	r1, r1, #1
 80017e6:	430a      	orrs	r2, r1
 80017e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017ea:	2003      	movs	r0, #3
 80017ec:	f7ff fd10 	bl	8001210 <HAL_InitTick>
 80017f0:	1e03      	subs	r3, r0, #0
 80017f2:	d003      	beq.n	80017fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80017f4:	1dfb      	adds	r3, r7, #7
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	e001      	b.n	8001800 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80017fc:	f7ff fcde 	bl	80011bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001800:	1dfb      	adds	r3, r7, #7
 8001802:	781b      	ldrb	r3, [r3, #0]
}
 8001804:	0018      	movs	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40022000 	.word	0x40022000

08001810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001814:	4b05      	ldr	r3, [pc, #20]	@ (800182c <HAL_IncTick+0x1c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	001a      	movs	r2, r3
 800181a:	4b05      	ldr	r3, [pc, #20]	@ (8001830 <HAL_IncTick+0x20>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	18d2      	adds	r2, r2, r3
 8001820:	4b03      	ldr	r3, [pc, #12]	@ (8001830 <HAL_IncTick+0x20>)
 8001822:	601a      	str	r2, [r3, #0]
}
 8001824:	46c0      	nop			@ (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	46c0      	nop			@ (mov r8, r8)
 800182c:	200000c8 	.word	0x200000c8
 8001830:	20000b10 	.word	0x20000b10

08001834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  return uwTick;
 8001838:	4b02      	ldr	r3, [pc, #8]	@ (8001844 <HAL_GetTick+0x10>)
 800183a:	681b      	ldr	r3, [r3, #0]
}
 800183c:	0018      	movs	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	20000b10 	.word	0x20000b10

08001848 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001850:	f7ff fff0 	bl	8001834 <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3301      	adds	r3, #1
 8001860:	d005      	beq.n	800186e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001862:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <HAL_Delay+0x44>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	001a      	movs	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	189b      	adds	r3, r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	f7ff ffe0 	bl	8001834 <HAL_GetTick>
 8001874:	0002      	movs	r2, r0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	429a      	cmp	r2, r3
 800187e:	d8f7      	bhi.n	8001870 <HAL_Delay+0x28>
  {
  }
}
 8001880:	46c0      	nop			@ (mov r8, r8)
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	46bd      	mov	sp, r7
 8001886:	b004      	add	sp, #16
 8001888:	bd80      	pop	{r7, pc}
 800188a:	46c0      	nop			@ (mov r8, r8)
 800188c:	200000c8 	.word	0x200000c8

08001890 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80018a0:	401a      	ands	r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	601a      	str	r2, [r3, #0]
}
 80018aa:	46c0      	nop			@ (mov r8, r8)
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b002      	add	sp, #8
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	fe3fffff 	.word	0xfe3fffff

080018b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	23e0      	movs	r3, #224	@ 0xe0
 80018c6:	045b      	lsls	r3, r3, #17
 80018c8:	4013      	ands	r3, r2
}
 80018ca:	0018      	movs	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b002      	add	sp, #8
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	2104      	movs	r1, #4
 80018e6:	400a      	ands	r2, r1
 80018e8:	2107      	movs	r1, #7
 80018ea:	4091      	lsls	r1, r2
 80018ec:	000a      	movs	r2, r1
 80018ee:	43d2      	mvns	r2, r2
 80018f0:	401a      	ands	r2, r3
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2104      	movs	r1, #4
 80018f6:	400b      	ands	r3, r1
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	4099      	lsls	r1, r3
 80018fc:	000b      	movs	r3, r1
 80018fe:	431a      	orrs	r2, r3
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001904:	46c0      	nop			@ (mov r8, r8)
 8001906:	46bd      	mov	sp, r7
 8001908:	b004      	add	sp, #16
 800190a:	bd80      	pop	{r7, pc}

0800190c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	2104      	movs	r1, #4
 800191e:	400a      	ands	r2, r1
 8001920:	2107      	movs	r1, #7
 8001922:	4091      	lsls	r1, r2
 8001924:	000a      	movs	r2, r1
 8001926:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	2104      	movs	r1, #4
 800192c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800192e:	40da      	lsrs	r2, r3
 8001930:	0013      	movs	r3, r2
}
 8001932:	0018      	movs	r0, r3
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}

0800193a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b084      	sub	sp, #16
 800193e:	af00      	add	r7, sp, #0
 8001940:	60f8      	str	r0, [r7, #12]
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	211f      	movs	r1, #31
 800194e:	400a      	ands	r2, r1
 8001950:	210f      	movs	r1, #15
 8001952:	4091      	lsls	r1, r2
 8001954:	000a      	movs	r2, r1
 8001956:	43d2      	mvns	r2, r2
 8001958:	401a      	ands	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	0e9b      	lsrs	r3, r3, #26
 800195e:	210f      	movs	r1, #15
 8001960:	4019      	ands	r1, r3
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	201f      	movs	r0, #31
 8001966:	4003      	ands	r3, r0
 8001968:	4099      	lsls	r1, r3
 800196a:	000b      	movs	r3, r1
 800196c:	431a      	orrs	r2, r3
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b004      	add	sp, #16
 8001978:	bd80      	pop	{r7, pc}

0800197a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	035b      	lsls	r3, r3, #13
 800198c:	0b5b      	lsrs	r3, r3, #13
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001994:	46c0      	nop			@ (mov r8, r8)
 8001996:	46bd      	mov	sp, r7
 8001998:	b002      	add	sp, #8
 800199a:	bd80      	pop	{r7, pc}

0800199c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	0352      	lsls	r2, r2, #13
 80019ae:	0b52      	lsrs	r2, r2, #13
 80019b0:	43d2      	mvns	r2, r2
 80019b2:	401a      	ands	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019b8:	46c0      	nop			@ (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b002      	add	sp, #8
 80019be:	bd80      	pop	{r7, pc}

080019c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	0212      	lsls	r2, r2, #8
 80019d4:	43d2      	mvns	r2, r2
 80019d6:	401a      	ands	r2, r3
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	021b      	lsls	r3, r3, #8
 80019dc:	6879      	ldr	r1, [r7, #4]
 80019de:	400b      	ands	r3, r1
 80019e0:	4904      	ldr	r1, [pc, #16]	@ (80019f4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80019e2:	400b      	ands	r3, r1
 80019e4:	431a      	orrs	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	46bd      	mov	sp, r7
 80019ee:	b004      	add	sp, #16
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	07ffff00 	.word	0x07ffff00

080019f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4a05      	ldr	r2, [pc, #20]	@ (8001a1c <LL_ADC_EnableInternalRegulator+0x24>)
 8001a06:	4013      	ands	r3, r2
 8001a08:	2280      	movs	r2, #128	@ 0x80
 8001a0a:	0552      	lsls	r2, r2, #21
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b002      	add	sp, #8
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	46c0      	nop			@ (mov r8, r8)
 8001a1c:	6fffffe8 	.word	0x6fffffe8

08001a20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	055b      	lsls	r3, r3, #21
 8001a30:	401a      	ands	r2, r3
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	055b      	lsls	r3, r3, #21
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d101      	bne.n	8001a3e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	0018      	movs	r0, r3
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b002      	add	sp, #8
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	2201      	movs	r2, #1
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <LL_ADC_IsEnabled+0x18>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <LL_ADC_IsEnabled+0x1a>
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	0018      	movs	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b002      	add	sp, #8
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2204      	movs	r2, #4
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d101      	bne.n	8001a82 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	0018      	movs	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	b002      	add	sp, #8
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b088      	sub	sp, #32
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a94:	231f      	movs	r3, #31
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e17f      	b.n	8001db2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10a      	bne.n	8001ad0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f7fe fd0d 	bl	80004dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2254      	movs	r2, #84	@ 0x54
 8001acc:	2100      	movs	r1, #0
 8001ace:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7ff ffa3 	bl	8001a20 <LL_ADC_IsInternalRegulatorEnabled>
 8001ada:	1e03      	subs	r3, r0, #0
 8001adc:	d115      	bne.n	8001b0a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f7ff ff88 	bl	80019f8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ae8:	4bb4      	ldr	r3, [pc, #720]	@ (8001dbc <HAL_ADC_Init+0x330>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	49b4      	ldr	r1, [pc, #720]	@ (8001dc0 <HAL_ADC_Init+0x334>)
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7fe fb14 	bl	800011c <__udivsi3>
 8001af4:	0003      	movs	r3, r0
 8001af6:	3301      	adds	r3, #1
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001afc:	e002      	b.n	8001b04 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f9      	bne.n	8001afe <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f7ff ff86 	bl	8001a20 <LL_ADC_IsInternalRegulatorEnabled>
 8001b14:	1e03      	subs	r3, r0, #0
 8001b16:	d10f      	bne.n	8001b38 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	2210      	movs	r2, #16
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b28:	2201      	movs	r2, #1
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b30:	231f      	movs	r3, #31
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	2201      	movs	r2, #1
 8001b36:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f7ff ff94 	bl	8001a6a <LL_ADC_REG_IsConversionOngoing>
 8001b42:	0003      	movs	r3, r0
 8001b44:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	2210      	movs	r2, #16
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d000      	beq.n	8001b52 <HAL_ADC_Init+0xc6>
 8001b50:	e122      	b.n	8001d98 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d000      	beq.n	8001b5a <HAL_ADC_Init+0xce>
 8001b58:	e11e      	b.n	8001d98 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5e:	4a99      	ldr	r2, [pc, #612]	@ (8001dc4 <HAL_ADC_Init+0x338>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	2202      	movs	r2, #2
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	0018      	movs	r0, r3
 8001b70:	f7ff ff6a 	bl	8001a48 <LL_ADC_IsEnabled>
 8001b74:	1e03      	subs	r3, r0, #0
 8001b76:	d000      	beq.n	8001b7a <HAL_ADC_Init+0xee>
 8001b78:	e0ad      	b.n	8001cd6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	7e1b      	ldrb	r3, [r3, #24]
 8001b82:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001b84:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	7e5b      	ldrb	r3, [r3, #25]
 8001b8a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001b8c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	7e9b      	ldrb	r3, [r3, #26]
 8001b92:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001b94:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d002      	beq.n	8001ba4 <HAL_ADC_Init+0x118>
 8001b9e:	2380      	movs	r3, #128	@ 0x80
 8001ba0:	015b      	lsls	r3, r3, #5
 8001ba2:	e000      	b.n	8001ba6 <HAL_ADC_Init+0x11a>
 8001ba4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ba6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001bac:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	da04      	bge.n	8001bc0 <HAL_ADC_Init+0x134>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	085b      	lsrs	r3, r3, #1
 8001bbe:	e001      	b.n	8001bc4 <HAL_ADC_Init+0x138>
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001bc4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	212c      	movs	r1, #44	@ 0x2c
 8001bca:	5c5b      	ldrb	r3, [r3, r1]
 8001bcc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001bce:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2220      	movs	r2, #32
 8001bda:	5c9b      	ldrb	r3, [r3, r2]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d115      	bne.n	8001c0c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7e9b      	ldrb	r3, [r3, #26]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d105      	bne.n	8001bf4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	2280      	movs	r2, #128	@ 0x80
 8001bec:	0252      	lsls	r2, r2, #9
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
 8001bf2:	e00b      	b.n	8001c0c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c04:	2201      	movs	r2, #1
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d00a      	beq.n	8001c2a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c18:	23e0      	movs	r3, #224	@ 0xe0
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001c22:	4313      	orrs	r3, r2
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4a65      	ldr	r2, [pc, #404]	@ (8001dc8 <HAL_ADC_Init+0x33c>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	0f9b      	lsrs	r3, r3, #30
 8001c46:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	223c      	movs	r2, #60	@ 0x3c
 8001c58:	5c9b      	ldrb	r3, [r3, r2]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d111      	bne.n	8001c82 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	0f9b      	lsrs	r3, r3, #30
 8001c64:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c6a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001c70:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001c76:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	4a50      	ldr	r2, [pc, #320]	@ (8001dcc <HAL_ADC_Init+0x340>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	0019      	movs	r1, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	23c0      	movs	r3, #192	@ 0xc0
 8001c9e:	061b      	lsls	r3, r3, #24
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d018      	beq.n	8001cd6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001ca8:	2380      	movs	r3, #128	@ 0x80
 8001caa:	05db      	lsls	r3, r3, #23
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d012      	beq.n	8001cd6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001cb4:	2380      	movs	r3, #128	@ 0x80
 8001cb6:	061b      	lsls	r3, r3, #24
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d00c      	beq.n	8001cd6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001cbc:	4b44      	ldr	r3, [pc, #272]	@ (8001dd0 <HAL_ADC_Init+0x344>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a44      	ldr	r2, [pc, #272]	@ (8001dd4 <HAL_ADC_Init+0x348>)
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	23f0      	movs	r3, #240	@ 0xf0
 8001ccc:	039b      	lsls	r3, r3, #14
 8001cce:	401a      	ands	r2, r3
 8001cd0:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd0 <HAL_ADC_Init+0x344>)
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6818      	ldr	r0, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cde:	001a      	movs	r2, r3
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	f7ff fdf6 	bl	80018d2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6818      	ldr	r0, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cee:	493a      	ldr	r1, [pc, #232]	@ (8001dd8 <HAL_ADC_Init+0x34c>)
 8001cf0:	001a      	movs	r2, r3
 8001cf2:	f7ff fdee 	bl	80018d2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d109      	bne.n	8001d12 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2110      	movs	r1, #16
 8001d0a:	4249      	negs	r1, r1
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d10:	e018      	b.n	8001d44 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	2380      	movs	r3, #128	@ 0x80
 8001d18:	039b      	lsls	r3, r3, #14
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d112      	bne.n	8001d44 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69db      	ldr	r3, [r3, #28]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	221c      	movs	r2, #28
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2210      	movs	r2, #16
 8001d32:	4252      	negs	r2, r2
 8001d34:	409a      	lsls	r2, r3
 8001d36:	0011      	movs	r1, r2
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2100      	movs	r1, #0
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7ff fdde 	bl	800190c <LL_ADC_GetSamplingTimeCommonChannels>
 8001d50:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d10b      	bne.n	8001d72 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	2203      	movs	r2, #3
 8001d66:	4393      	bics	r3, r2
 8001d68:	2201      	movs	r2, #1
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d70:	e01c      	b.n	8001dac <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	2212      	movs	r2, #18
 8001d78:	4393      	bics	r3, r2
 8001d7a:	2210      	movs	r2, #16
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d86:	2201      	movs	r2, #1
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001d8e:	231f      	movs	r3, #31
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d96:	e009      	b.n	8001dac <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	2210      	movs	r2, #16
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001da4:	231f      	movs	r3, #31
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001dac:	231f      	movs	r3, #31
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	781b      	ldrb	r3, [r3, #0]
}
 8001db2:	0018      	movs	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b008      	add	sp, #32
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	46c0      	nop			@ (mov r8, r8)
 8001dbc:	200000c0 	.word	0x200000c0
 8001dc0:	00030d40 	.word	0x00030d40
 8001dc4:	fffffefd 	.word	0xfffffefd
 8001dc8:	ffde0201 	.word	0xffde0201
 8001dcc:	1ffffc02 	.word	0x1ffffc02
 8001dd0:	40012708 	.word	0x40012708
 8001dd4:	ffc3ffff 	.word	0xffc3ffff
 8001dd8:	07ffff04 	.word	0x07ffff04

08001ddc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001de6:	2317      	movs	r3, #23
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2254      	movs	r2, #84	@ 0x54
 8001df6:	5c9b      	ldrb	r3, [r3, r2]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x24>
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	e1c0      	b.n	8002182 <HAL_ADC_ConfigChannel+0x3a6>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2254      	movs	r2, #84	@ 0x54
 8001e04:	2101      	movs	r1, #1
 8001e06:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f7ff fe2c 	bl	8001a6a <LL_ADC_REG_IsConversionOngoing>
 8001e12:	1e03      	subs	r3, r0, #0
 8001e14:	d000      	beq.n	8001e18 <HAL_ADC_ConfigChannel+0x3c>
 8001e16:	e1a3      	b.n	8002160 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d100      	bne.n	8001e22 <HAL_ADC_ConfigChannel+0x46>
 8001e20:	e143      	b.n	80020aa <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	2380      	movs	r3, #128	@ 0x80
 8001e28:	061b      	lsls	r3, r3, #24
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d004      	beq.n	8001e38 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001e32:	4ac1      	ldr	r2, [pc, #772]	@ (8002138 <HAL_ADC_ConfigChannel+0x35c>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d108      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	0019      	movs	r1, r3
 8001e42:	0010      	movs	r0, r2
 8001e44:	f7ff fd99 	bl	800197a <LL_ADC_REG_SetSequencerChAdd>
 8001e48:	e0c9      	b.n	8001fde <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	211f      	movs	r1, #31
 8001e54:	400b      	ands	r3, r1
 8001e56:	210f      	movs	r1, #15
 8001e58:	4099      	lsls	r1, r3
 8001e5a:	000b      	movs	r3, r1
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	4013      	ands	r3, r2
 8001e60:	0019      	movs	r1, r3
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	035b      	lsls	r3, r3, #13
 8001e68:	0b5b      	lsrs	r3, r3, #13
 8001e6a:	d105      	bne.n	8001e78 <HAL_ADC_ConfigChannel+0x9c>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	0e9b      	lsrs	r3, r3, #26
 8001e72:	221f      	movs	r2, #31
 8001e74:	4013      	ands	r3, r2
 8001e76:	e098      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d000      	beq.n	8001e84 <HAL_ADC_ConfigChannel+0xa8>
 8001e82:	e091      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x1cc>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2202      	movs	r2, #2
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d000      	beq.n	8001e90 <HAL_ADC_ConfigChannel+0xb4>
 8001e8e:	e089      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x1c8>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2204      	movs	r2, #4
 8001e96:	4013      	ands	r3, r2
 8001e98:	d000      	beq.n	8001e9c <HAL_ADC_ConfigChannel+0xc0>
 8001e9a:	e081      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x1c4>
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d000      	beq.n	8001ea8 <HAL_ADC_ConfigChannel+0xcc>
 8001ea6:	e079      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x1c0>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2210      	movs	r2, #16
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d000      	beq.n	8001eb4 <HAL_ADC_ConfigChannel+0xd8>
 8001eb2:	e071      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x1bc>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2220      	movs	r2, #32
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d000      	beq.n	8001ec0 <HAL_ADC_ConfigChannel+0xe4>
 8001ebe:	e069      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x1b8>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2240      	movs	r2, #64	@ 0x40
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d000      	beq.n	8001ecc <HAL_ADC_ConfigChannel+0xf0>
 8001eca:	e061      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x1b4>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2280      	movs	r2, #128	@ 0x80
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d000      	beq.n	8001ed8 <HAL_ADC_ConfigChannel+0xfc>
 8001ed6:	e059      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x1b0>
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d151      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x1ac>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	2380      	movs	r3, #128	@ 0x80
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4013      	ands	r3, r2
 8001eee:	d149      	bne.n	8001f84 <HAL_ADC_ConfigChannel+0x1a8>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d141      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x1a4>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	4013      	ands	r3, r2
 8001f06:	d139      	bne.n	8001f7c <HAL_ADC_ConfigChannel+0x1a0>
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2380      	movs	r3, #128	@ 0x80
 8001f0e:	015b      	lsls	r3, r3, #5
 8001f10:	4013      	ands	r3, r2
 8001f12:	d131      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x19c>
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	2380      	movs	r3, #128	@ 0x80
 8001f1a:	019b      	lsls	r3, r3, #6
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d129      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x198>
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	01db      	lsls	r3, r3, #7
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d121      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x194>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	2380      	movs	r3, #128	@ 0x80
 8001f32:	021b      	lsls	r3, r3, #8
 8001f34:	4013      	ands	r3, r2
 8001f36:	d119      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x190>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	@ 0x80
 8001f3e:	025b      	lsls	r3, r3, #9
 8001f40:	4013      	ands	r3, r2
 8001f42:	d111      	bne.n	8001f68 <HAL_ADC_ConfigChannel+0x18c>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	2380      	movs	r3, #128	@ 0x80
 8001f4a:	029b      	lsls	r3, r3, #10
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d109      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x188>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	02db      	lsls	r3, r3, #11
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d001      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0x184>
 8001f5c:	2312      	movs	r3, #18
 8001f5e:	e024      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f60:	2300      	movs	r3, #0
 8001f62:	e022      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f64:	2311      	movs	r3, #17
 8001f66:	e020      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f68:	2310      	movs	r3, #16
 8001f6a:	e01e      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f6c:	230f      	movs	r3, #15
 8001f6e:	e01c      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f70:	230e      	movs	r3, #14
 8001f72:	e01a      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f74:	230d      	movs	r3, #13
 8001f76:	e018      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f78:	230c      	movs	r3, #12
 8001f7a:	e016      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f7c:	230b      	movs	r3, #11
 8001f7e:	e014      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f80:	230a      	movs	r3, #10
 8001f82:	e012      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f84:	2309      	movs	r3, #9
 8001f86:	e010      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f88:	2308      	movs	r3, #8
 8001f8a:	e00e      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f8c:	2307      	movs	r3, #7
 8001f8e:	e00c      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f90:	2306      	movs	r3, #6
 8001f92:	e00a      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f94:	2305      	movs	r3, #5
 8001f96:	e008      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f98:	2304      	movs	r3, #4
 8001f9a:	e006      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e004      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e002      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e000      	b.n	8001faa <HAL_ADC_ConfigChannel+0x1ce>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	6852      	ldr	r2, [r2, #4]
 8001fae:	201f      	movs	r0, #31
 8001fb0:	4002      	ands	r2, r0
 8001fb2:	4093      	lsls	r3, r2
 8001fb4:	000a      	movs	r2, r1
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	089b      	lsrs	r3, r3, #2
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d808      	bhi.n	8001fde <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6859      	ldr	r1, [r3, #4]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	001a      	movs	r2, r3
 8001fda:	f7ff fcae 	bl	800193a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6818      	ldr	r0, [r3, #0]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6819      	ldr	r1, [r3, #0]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	001a      	movs	r2, r3
 8001fec:	f7ff fce8 	bl	80019c0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db00      	blt.n	8001ffa <HAL_ADC_ConfigChannel+0x21e>
 8001ff8:	e0bc      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ffa:	4b50      	ldr	r3, [pc, #320]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f7ff fc5b 	bl	80018b8 <LL_ADC_GetCommonPathInternalCh>
 8002002:	0003      	movs	r3, r0
 8002004:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a4d      	ldr	r2, [pc, #308]	@ (8002140 <HAL_ADC_ConfigChannel+0x364>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d122      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	2380      	movs	r3, #128	@ 0x80
 8002014:	041b      	lsls	r3, r3, #16
 8002016:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002018:	d11d      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2280      	movs	r2, #128	@ 0x80
 800201e:	0412      	lsls	r2, r2, #16
 8002020:	4313      	orrs	r3, r2
 8002022:	4a46      	ldr	r2, [pc, #280]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 8002024:	0019      	movs	r1, r3
 8002026:	0010      	movs	r0, r2
 8002028:	f7ff fc32 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800202c:	4b45      	ldr	r3, [pc, #276]	@ (8002144 <HAL_ADC_ConfigChannel+0x368>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4945      	ldr	r1, [pc, #276]	@ (8002148 <HAL_ADC_ConfigChannel+0x36c>)
 8002032:	0018      	movs	r0, r3
 8002034:	f7fe f872 	bl	800011c <__udivsi3>
 8002038:	0003      	movs	r3, r0
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	0013      	movs	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	189b      	adds	r3, r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002046:	e002      	b.n	800204e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	3b01      	subs	r3, #1
 800204c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f9      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002054:	e08e      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a3c      	ldr	r2, [pc, #240]	@ (800214c <HAL_ADC_ConfigChannel+0x370>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d10e      	bne.n	800207e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	2380      	movs	r3, #128	@ 0x80
 8002064:	045b      	lsls	r3, r3, #17
 8002066:	4013      	ands	r3, r2
 8002068:	d109      	bne.n	800207e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2280      	movs	r2, #128	@ 0x80
 800206e:	0452      	lsls	r2, r2, #17
 8002070:	4313      	orrs	r3, r2
 8002072:	4a32      	ldr	r2, [pc, #200]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 8002074:	0019      	movs	r1, r3
 8002076:	0010      	movs	r0, r2
 8002078:	f7ff fc0a 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
 800207c:	e07a      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a33      	ldr	r2, [pc, #204]	@ (8002150 <HAL_ADC_ConfigChannel+0x374>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d000      	beq.n	800208a <HAL_ADC_ConfigChannel+0x2ae>
 8002088:	e074      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	03db      	lsls	r3, r3, #15
 8002090:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002092:	d000      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x2ba>
 8002094:	e06e      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	2280      	movs	r2, #128	@ 0x80
 800209a:	03d2      	lsls	r2, r2, #15
 800209c:	4313      	orrs	r3, r2
 800209e:	4a27      	ldr	r2, [pc, #156]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 80020a0:	0019      	movs	r1, r3
 80020a2:	0010      	movs	r0, r2
 80020a4:	f7ff fbf4 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
 80020a8:	e064      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	691a      	ldr	r2, [r3, #16]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	061b      	lsls	r3, r3, #24
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d004      	beq.n	80020c0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002138 <HAL_ADC_ConfigChannel+0x35c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d107      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	0019      	movs	r1, r3
 80020ca:	0010      	movs	r0, r2
 80020cc:	f7ff fc66 	bl	800199c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	da4d      	bge.n	8002174 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020d8:	4b18      	ldr	r3, [pc, #96]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 80020da:	0018      	movs	r0, r3
 80020dc:	f7ff fbec 	bl	80018b8 <LL_ADC_GetCommonPathInternalCh>
 80020e0:	0003      	movs	r3, r0
 80020e2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a15      	ldr	r2, [pc, #84]	@ (8002140 <HAL_ADC_ConfigChannel+0x364>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d108      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	4a18      	ldr	r2, [pc, #96]	@ (8002154 <HAL_ADC_ConfigChannel+0x378>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	4a11      	ldr	r2, [pc, #68]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 80020f6:	0019      	movs	r1, r3
 80020f8:	0010      	movs	r0, r2
 80020fa:	f7ff fbc9 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
 80020fe:	e039      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a11      	ldr	r2, [pc, #68]	@ (800214c <HAL_ADC_ConfigChannel+0x370>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d108      	bne.n	800211c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	4a12      	ldr	r2, [pc, #72]	@ (8002158 <HAL_ADC_ConfigChannel+0x37c>)
 800210e:	4013      	ands	r3, r2
 8002110:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 8002112:	0019      	movs	r1, r3
 8002114:	0010      	movs	r0, r2
 8002116:	f7ff fbbb 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
 800211a:	e02b      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a0b      	ldr	r2, [pc, #44]	@ (8002150 <HAL_ADC_ConfigChannel+0x374>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d126      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4a0c      	ldr	r2, [pc, #48]	@ (800215c <HAL_ADC_ConfigChannel+0x380>)
 800212a:	4013      	ands	r3, r2
 800212c:	4a03      	ldr	r2, [pc, #12]	@ (800213c <HAL_ADC_ConfigChannel+0x360>)
 800212e:	0019      	movs	r1, r3
 8002130:	0010      	movs	r0, r2
 8002132:	f7ff fbad 	bl	8001890 <LL_ADC_SetCommonPathInternalCh>
 8002136:	e01d      	b.n	8002174 <HAL_ADC_ConfigChannel+0x398>
 8002138:	80000004 	.word	0x80000004
 800213c:	40012708 	.word	0x40012708
 8002140:	b0001000 	.word	0xb0001000
 8002144:	200000c0 	.word	0x200000c0
 8002148:	00030d40 	.word	0x00030d40
 800214c:	b8004000 	.word	0xb8004000
 8002150:	b4002000 	.word	0xb4002000
 8002154:	ff7fffff 	.word	0xff7fffff
 8002158:	feffffff 	.word	0xfeffffff
 800215c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002164:	2220      	movs	r2, #32
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800216c:	2317      	movs	r3, #23
 800216e:	18fb      	adds	r3, r7, r3
 8002170:	2201      	movs	r2, #1
 8002172:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2254      	movs	r2, #84	@ 0x54
 8002178:	2100      	movs	r1, #0
 800217a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800217c:	2317      	movs	r3, #23
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	781b      	ldrb	r3, [r3, #0]
}
 8002182:	0018      	movs	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	b006      	add	sp, #24
 8002188:	bd80      	pop	{r7, pc}
 800218a:	46c0      	nop			@ (mov r8, r8)

0800218c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	0002      	movs	r2, r0
 8002194:	1dfb      	adds	r3, r7, #7
 8002196:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002198:	1dfb      	adds	r3, r7, #7
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b7f      	cmp	r3, #127	@ 0x7f
 800219e:	d809      	bhi.n	80021b4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a0:	1dfb      	adds	r3, r7, #7
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	001a      	movs	r2, r3
 80021a6:	231f      	movs	r3, #31
 80021a8:	401a      	ands	r2, r3
 80021aa:	4b04      	ldr	r3, [pc, #16]	@ (80021bc <__NVIC_EnableIRQ+0x30>)
 80021ac:	2101      	movs	r1, #1
 80021ae:	4091      	lsls	r1, r2
 80021b0:	000a      	movs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80021b4:	46c0      	nop			@ (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b002      	add	sp, #8
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	e000e100 	.word	0xe000e100

080021c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c0:	b590      	push	{r4, r7, lr}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	0002      	movs	r2, r0
 80021c8:	6039      	str	r1, [r7, #0]
 80021ca:	1dfb      	adds	r3, r7, #7
 80021cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021ce:	1dfb      	adds	r3, r7, #7
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80021d4:	d828      	bhi.n	8002228 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002294 <__NVIC_SetPriority+0xd4>)
 80021d8:	1dfb      	adds	r3, r7, #7
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	b25b      	sxtb	r3, r3
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	33c0      	adds	r3, #192	@ 0xc0
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	589b      	ldr	r3, [r3, r2]
 80021e6:	1dfa      	adds	r2, r7, #7
 80021e8:	7812      	ldrb	r2, [r2, #0]
 80021ea:	0011      	movs	r1, r2
 80021ec:	2203      	movs	r2, #3
 80021ee:	400a      	ands	r2, r1
 80021f0:	00d2      	lsls	r2, r2, #3
 80021f2:	21ff      	movs	r1, #255	@ 0xff
 80021f4:	4091      	lsls	r1, r2
 80021f6:	000a      	movs	r2, r1
 80021f8:	43d2      	mvns	r2, r2
 80021fa:	401a      	ands	r2, r3
 80021fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	019b      	lsls	r3, r3, #6
 8002202:	22ff      	movs	r2, #255	@ 0xff
 8002204:	401a      	ands	r2, r3
 8002206:	1dfb      	adds	r3, r7, #7
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	0018      	movs	r0, r3
 800220c:	2303      	movs	r3, #3
 800220e:	4003      	ands	r3, r0
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002214:	481f      	ldr	r0, [pc, #124]	@ (8002294 <__NVIC_SetPriority+0xd4>)
 8002216:	1dfb      	adds	r3, r7, #7
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b25b      	sxtb	r3, r3
 800221c:	089b      	lsrs	r3, r3, #2
 800221e:	430a      	orrs	r2, r1
 8002220:	33c0      	adds	r3, #192	@ 0xc0
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002226:	e031      	b.n	800228c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002228:	4a1b      	ldr	r2, [pc, #108]	@ (8002298 <__NVIC_SetPriority+0xd8>)
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	0019      	movs	r1, r3
 8002230:	230f      	movs	r3, #15
 8002232:	400b      	ands	r3, r1
 8002234:	3b08      	subs	r3, #8
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3306      	adds	r3, #6
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	18d3      	adds	r3, r2, r3
 800223e:	3304      	adds	r3, #4
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	1dfa      	adds	r2, r7, #7
 8002244:	7812      	ldrb	r2, [r2, #0]
 8002246:	0011      	movs	r1, r2
 8002248:	2203      	movs	r2, #3
 800224a:	400a      	ands	r2, r1
 800224c:	00d2      	lsls	r2, r2, #3
 800224e:	21ff      	movs	r1, #255	@ 0xff
 8002250:	4091      	lsls	r1, r2
 8002252:	000a      	movs	r2, r1
 8002254:	43d2      	mvns	r2, r2
 8002256:	401a      	ands	r2, r3
 8002258:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	019b      	lsls	r3, r3, #6
 800225e:	22ff      	movs	r2, #255	@ 0xff
 8002260:	401a      	ands	r2, r3
 8002262:	1dfb      	adds	r3, r7, #7
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	0018      	movs	r0, r3
 8002268:	2303      	movs	r3, #3
 800226a:	4003      	ands	r3, r0
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002270:	4809      	ldr	r0, [pc, #36]	@ (8002298 <__NVIC_SetPriority+0xd8>)
 8002272:	1dfb      	adds	r3, r7, #7
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	001c      	movs	r4, r3
 8002278:	230f      	movs	r3, #15
 800227a:	4023      	ands	r3, r4
 800227c:	3b08      	subs	r3, #8
 800227e:	089b      	lsrs	r3, r3, #2
 8002280:	430a      	orrs	r2, r1
 8002282:	3306      	adds	r3, #6
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	18c3      	adds	r3, r0, r3
 8002288:	3304      	adds	r3, #4
 800228a:	601a      	str	r2, [r3, #0]
}
 800228c:	46c0      	nop			@ (mov r8, r8)
 800228e:	46bd      	mov	sp, r7
 8002290:	b003      	add	sp, #12
 8002292:	bd90      	pop	{r4, r7, pc}
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
 80022a6:	210f      	movs	r1, #15
 80022a8:	187b      	adds	r3, r7, r1
 80022aa:	1c02      	adds	r2, r0, #0
 80022ac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	187b      	adds	r3, r7, r1
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	b25b      	sxtb	r3, r3
 80022b6:	0011      	movs	r1, r2
 80022b8:	0018      	movs	r0, r3
 80022ba:	f7ff ff81 	bl	80021c0 <__NVIC_SetPriority>
}
 80022be:	46c0      	nop			@ (mov r8, r8)
 80022c0:	46bd      	mov	sp, r7
 80022c2:	b004      	add	sp, #16
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	0002      	movs	r2, r0
 80022ce:	1dfb      	adds	r3, r7, #7
 80022d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d2:	1dfb      	adds	r3, r7, #7
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	b25b      	sxtb	r3, r3
 80022d8:	0018      	movs	r0, r3
 80022da:	f7ff ff57 	bl	800218c <__NVIC_EnableIRQ>
}
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	46bd      	mov	sp, r7
 80022e2:	b002      	add	sp, #8
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f6:	e147      	b.n	8002588 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2101      	movs	r1, #1
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	4091      	lsls	r1, r2
 8002302:	000a      	movs	r2, r1
 8002304:	4013      	ands	r3, r2
 8002306:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d100      	bne.n	8002310 <HAL_GPIO_Init+0x28>
 800230e:	e138      	b.n	8002582 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2203      	movs	r2, #3
 8002316:	4013      	ands	r3, r2
 8002318:	2b01      	cmp	r3, #1
 800231a:	d005      	beq.n	8002328 <HAL_GPIO_Init+0x40>
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2203      	movs	r2, #3
 8002322:	4013      	ands	r3, r2
 8002324:	2b02      	cmp	r3, #2
 8002326:	d130      	bne.n	800238a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	2203      	movs	r2, #3
 8002334:	409a      	lsls	r2, r3
 8002336:	0013      	movs	r3, r2
 8002338:	43da      	mvns	r2, r3
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	409a      	lsls	r2, r3
 800234a:	0013      	movs	r3, r2
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	4313      	orrs	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800235e:	2201      	movs	r2, #1
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	409a      	lsls	r2, r3
 8002364:	0013      	movs	r3, r2
 8002366:	43da      	mvns	r2, r3
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	091b      	lsrs	r3, r3, #4
 8002374:	2201      	movs	r2, #1
 8002376:	401a      	ands	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	409a      	lsls	r2, r3
 800237c:	0013      	movs	r3, r2
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2203      	movs	r2, #3
 8002390:	4013      	ands	r3, r2
 8002392:	2b03      	cmp	r3, #3
 8002394:	d017      	beq.n	80023c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	2203      	movs	r2, #3
 80023a2:	409a      	lsls	r2, r3
 80023a4:	0013      	movs	r3, r2
 80023a6:	43da      	mvns	r2, r3
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4013      	ands	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	409a      	lsls	r2, r3
 80023b8:	0013      	movs	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2203      	movs	r2, #3
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d123      	bne.n	800241a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	0092      	lsls	r2, r2, #2
 80023dc:	58d3      	ldr	r3, [r2, r3]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	2207      	movs	r2, #7
 80023e4:	4013      	ands	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	220f      	movs	r2, #15
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	43da      	mvns	r2, r3
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	691a      	ldr	r2, [r3, #16]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2107      	movs	r1, #7
 80023fe:	400b      	ands	r3, r1
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	409a      	lsls	r2, r3
 8002404:	0013      	movs	r3, r2
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	08da      	lsrs	r2, r3, #3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3208      	adds	r2, #8
 8002414:	0092      	lsls	r2, r2, #2
 8002416:	6939      	ldr	r1, [r7, #16]
 8002418:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	2203      	movs	r2, #3
 8002426:	409a      	lsls	r2, r3
 8002428:	0013      	movs	r3, r2
 800242a:	43da      	mvns	r2, r3
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	4013      	ands	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2203      	movs	r2, #3
 8002438:	401a      	ands	r2, r3
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	409a      	lsls	r2, r3
 8002440:	0013      	movs	r3, r2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4313      	orrs	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	23c0      	movs	r3, #192	@ 0xc0
 8002454:	029b      	lsls	r3, r3, #10
 8002456:	4013      	ands	r3, r2
 8002458:	d100      	bne.n	800245c <HAL_GPIO_Init+0x174>
 800245a:	e092      	b.n	8002582 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800245c:	4a50      	ldr	r2, [pc, #320]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	089b      	lsrs	r3, r3, #2
 8002462:	3318      	adds	r3, #24
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	589b      	ldr	r3, [r3, r2]
 8002468:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2203      	movs	r2, #3
 800246e:	4013      	ands	r3, r2
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	220f      	movs	r2, #15
 8002474:	409a      	lsls	r2, r3
 8002476:	0013      	movs	r3, r2
 8002478:	43da      	mvns	r2, r3
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4013      	ands	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	23a0      	movs	r3, #160	@ 0xa0
 8002484:	05db      	lsls	r3, r3, #23
 8002486:	429a      	cmp	r2, r3
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x1ca>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a45      	ldr	r2, [pc, #276]	@ (80025a4 <HAL_GPIO_Init+0x2bc>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x1c6>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a44      	ldr	r2, [pc, #272]	@ (80025a8 <HAL_GPIO_Init+0x2c0>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x1c2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a43      	ldr	r2, [pc, #268]	@ (80025ac <HAL_GPIO_Init+0x2c4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x1be>
 80024a2:	2303      	movs	r3, #3
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x1cc>
 80024a6:	2305      	movs	r3, #5
 80024a8:	e004      	b.n	80024b4 <HAL_GPIO_Init+0x1cc>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e002      	b.n	80024b4 <HAL_GPIO_Init+0x1cc>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <HAL_GPIO_Init+0x1cc>
 80024b2:	2300      	movs	r3, #0
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	2103      	movs	r1, #3
 80024b8:	400a      	ands	r2, r1
 80024ba:	00d2      	lsls	r2, r2, #3
 80024bc:	4093      	lsls	r3, r2
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80024c4:	4936      	ldr	r1, [pc, #216]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3318      	adds	r3, #24
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024d2:	4b33      	ldr	r3, [pc, #204]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	43da      	mvns	r2, r3
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4013      	ands	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	2380      	movs	r3, #128	@ 0x80
 80024e8:	035b      	lsls	r3, r3, #13
 80024ea:	4013      	ands	r3, r2
 80024ec:	d003      	beq.n	80024f6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024f6:	4b2a      	ldr	r3, [pc, #168]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80024fc:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	43da      	mvns	r2, r3
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	2380      	movs	r3, #128	@ 0x80
 8002512:	039b      	lsls	r3, r3, #14
 8002514:	4013      	ands	r3, r2
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002520:	4b1f      	ldr	r3, [pc, #124]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002526:	4a1e      	ldr	r2, [pc, #120]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 8002528:	2384      	movs	r3, #132	@ 0x84
 800252a:	58d3      	ldr	r3, [r2, r3]
 800252c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	43da      	mvns	r2, r3
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	2380      	movs	r3, #128	@ 0x80
 800253e:	029b      	lsls	r3, r3, #10
 8002540:	4013      	ands	r3, r2
 8002542:	d003      	beq.n	800254c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800254c:	4914      	ldr	r1, [pc, #80]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 800254e:	2284      	movs	r2, #132	@ 0x84
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002554:	4a12      	ldr	r2, [pc, #72]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 8002556:	2380      	movs	r3, #128	@ 0x80
 8002558:	58d3      	ldr	r3, [r2, r3]
 800255a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	43da      	mvns	r2, r3
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	2380      	movs	r3, #128	@ 0x80
 800256c:	025b      	lsls	r3, r3, #9
 800256e:	4013      	ands	r3, r2
 8002570:	d003      	beq.n	800257a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800257a:	4909      	ldr	r1, [pc, #36]	@ (80025a0 <HAL_GPIO_Init+0x2b8>)
 800257c:	2280      	movs	r2, #128	@ 0x80
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3301      	adds	r3, #1
 8002586:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	40da      	lsrs	r2, r3
 8002590:	1e13      	subs	r3, r2, #0
 8002592:	d000      	beq.n	8002596 <HAL_GPIO_Init+0x2ae>
 8002594:	e6b0      	b.n	80022f8 <HAL_GPIO_Init+0x10>
  }
}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	46c0      	nop			@ (mov r8, r8)
 800259a:	46bd      	mov	sp, r7
 800259c:	b006      	add	sp, #24
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40021800 	.word	0x40021800
 80025a4:	50000400 	.word	0x50000400
 80025a8:	50000800 	.word	0x50000800
 80025ac:	50000c00 	.word	0x50000c00

080025b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	0008      	movs	r0, r1
 80025ba:	0011      	movs	r1, r2
 80025bc:	1cbb      	adds	r3, r7, #2
 80025be:	1c02      	adds	r2, r0, #0
 80025c0:	801a      	strh	r2, [r3, #0]
 80025c2:	1c7b      	adds	r3, r7, #1
 80025c4:	1c0a      	adds	r2, r1, #0
 80025c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025c8:	1c7b      	adds	r3, r7, #1
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d004      	beq.n	80025da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025d0:	1cbb      	adds	r3, r7, #2
 80025d2:	881a      	ldrh	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025d8:	e003      	b.n	80025e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025da:	1cbb      	adds	r3, r7, #2
 80025dc:	881a      	ldrh	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b002      	add	sp, #8
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	0002      	movs	r2, r0
 80025f4:	1dbb      	adds	r3, r7, #6
 80025f6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80025f8:	4b10      	ldr	r3, [pc, #64]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	1dba      	adds	r2, r7, #6
 80025fe:	8812      	ldrh	r2, [r2, #0]
 8002600:	4013      	ands	r3, r2
 8002602:	d008      	beq.n	8002616 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002604:	4b0d      	ldr	r3, [pc, #52]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002606:	1dba      	adds	r2, r7, #6
 8002608:	8812      	ldrh	r2, [r2, #0]
 800260a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800260c:	1dbb      	adds	r3, r7, #6
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	0018      	movs	r0, r3
 8002612:	f000 f815 	bl	8002640 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002616:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	1dba      	adds	r2, r7, #6
 800261c:	8812      	ldrh	r2, [r2, #0]
 800261e:	4013      	ands	r3, r2
 8002620:	d008      	beq.n	8002634 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002622:	4b06      	ldr	r3, [pc, #24]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002624:	1dba      	adds	r2, r7, #6
 8002626:	8812      	ldrh	r2, [r2, #0]
 8002628:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800262a:	1dbb      	adds	r3, r7, #6
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	0018      	movs	r0, r3
 8002630:	f7fe fcd6 	bl	8000fe0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002634:	46c0      	nop			@ (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b002      	add	sp, #8
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40021800 	.word	0x40021800

08002640 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	0002      	movs	r2, r0
 8002648:	1dbb      	adds	r3, r7, #6
 800264a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800264c:	46c0      	nop			@ (mov r8, r8)
 800264e:	46bd      	mov	sp, r7
 8002650:	b002      	add	sp, #8
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e08f      	b.n	8002786 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2241      	movs	r2, #65	@ 0x41
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d107      	bne.n	8002682 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2240      	movs	r2, #64	@ 0x40
 8002676:	2100      	movs	r1, #0
 8002678:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	0018      	movs	r0, r3
 800267e:	f7fe f889 	bl	8000794 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2241      	movs	r2, #65	@ 0x41
 8002686:	2124      	movs	r1, #36	@ 0x24
 8002688:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2101      	movs	r1, #1
 8002696:	438a      	bics	r2, r1
 8002698:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	493b      	ldr	r1, [pc, #236]	@ (8002790 <HAL_I2C_Init+0x13c>)
 80026a4:	400a      	ands	r2, r1
 80026a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4938      	ldr	r1, [pc, #224]	@ (8002794 <HAL_I2C_Init+0x140>)
 80026b4:	400a      	ands	r2, r1
 80026b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d108      	bne.n	80026d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2180      	movs	r1, #128	@ 0x80
 80026ca:	0209      	lsls	r1, r1, #8
 80026cc:	430a      	orrs	r2, r1
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	e007      	b.n	80026e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2184      	movs	r1, #132	@ 0x84
 80026dc:	0209      	lsls	r1, r1, #8
 80026de:	430a      	orrs	r2, r1
 80026e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d109      	bne.n	80026fe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2180      	movs	r1, #128	@ 0x80
 80026f6:	0109      	lsls	r1, r1, #4
 80026f8:	430a      	orrs	r2, r1
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	e007      	b.n	800270e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4923      	ldr	r1, [pc, #140]	@ (8002798 <HAL_I2C_Init+0x144>)
 800270a:	400a      	ands	r2, r1
 800270c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4920      	ldr	r1, [pc, #128]	@ (800279c <HAL_I2C_Init+0x148>)
 800271a:	430a      	orrs	r2, r1
 800271c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	491a      	ldr	r1, [pc, #104]	@ (8002794 <HAL_I2C_Init+0x140>)
 800272a:	400a      	ands	r2, r1
 800272c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691a      	ldr	r2, [r3, #16]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	431a      	orrs	r2, r3
 8002738:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	69d9      	ldr	r1, [r3, #28]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1a      	ldr	r2, [r3, #32]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2101      	movs	r1, #1
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2241      	movs	r2, #65	@ 0x41
 8002772:	2120      	movs	r1, #32
 8002774:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2242      	movs	r2, #66	@ 0x42
 8002780:	2100      	movs	r1, #0
 8002782:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	0018      	movs	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	b002      	add	sp, #8
 800278c:	bd80      	pop	{r7, pc}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	f0ffffff 	.word	0xf0ffffff
 8002794:	ffff7fff 	.word	0xffff7fff
 8002798:	fffff7ff 	.word	0xfffff7ff
 800279c:	02008000 	.word	0x02008000

080027a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2241      	movs	r2, #65	@ 0x41
 80027ae:	5c9b      	ldrb	r3, [r3, r2]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b20      	cmp	r3, #32
 80027b4:	d138      	bne.n	8002828 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2240      	movs	r2, #64	@ 0x40
 80027ba:	5c9b      	ldrb	r3, [r3, r2]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e032      	b.n	800282a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2240      	movs	r2, #64	@ 0x40
 80027c8:	2101      	movs	r1, #1
 80027ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2241      	movs	r2, #65	@ 0x41
 80027d0:	2124      	movs	r1, #36	@ 0x24
 80027d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2101      	movs	r1, #1
 80027e0:	438a      	bics	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4911      	ldr	r1, [pc, #68]	@ (8002834 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6819      	ldr	r1, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2101      	movs	r1, #1
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2241      	movs	r2, #65	@ 0x41
 8002818:	2120      	movs	r1, #32
 800281a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2240      	movs	r2, #64	@ 0x40
 8002820:	2100      	movs	r1, #0
 8002822:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	e000      	b.n	800282a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002828:	2302      	movs	r3, #2
  }
}
 800282a:	0018      	movs	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	b002      	add	sp, #8
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	ffffefff 	.word	0xffffefff

08002838 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2241      	movs	r2, #65	@ 0x41
 8002846:	5c9b      	ldrb	r3, [r3, r2]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b20      	cmp	r3, #32
 800284c:	d139      	bne.n	80028c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2240      	movs	r2, #64	@ 0x40
 8002852:	5c9b      	ldrb	r3, [r3, r2]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002858:	2302      	movs	r3, #2
 800285a:	e033      	b.n	80028c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2240      	movs	r2, #64	@ 0x40
 8002860:	2101      	movs	r1, #1
 8002862:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2241      	movs	r2, #65	@ 0x41
 8002868:	2124      	movs	r1, #36	@ 0x24
 800286a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2101      	movs	r1, #1
 8002878:	438a      	bics	r2, r1
 800287a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	4a11      	ldr	r2, [pc, #68]	@ (80028cc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002888:	4013      	ands	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	021b      	lsls	r3, r3, #8
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	4313      	orrs	r3, r2
 8002894:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2101      	movs	r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2241      	movs	r2, #65	@ 0x41
 80028b2:	2120      	movs	r1, #32
 80028b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2240      	movs	r2, #64	@ 0x40
 80028ba:	2100      	movs	r1, #0
 80028bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	e000      	b.n	80028c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80028c2:	2302      	movs	r3, #2
  }
}
 80028c4:	0018      	movs	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	fffff0ff 	.word	0xfffff0ff

080028d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80028d8:	4b19      	ldr	r3, [pc, #100]	@ (8002940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a19      	ldr	r2, [pc, #100]	@ (8002944 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80028de:	4013      	ands	r3, r2
 80028e0:	0019      	movs	r1, r3
 80028e2:	4b17      	ldr	r3, [pc, #92]	@ (8002940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	2380      	movs	r3, #128	@ 0x80
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d11f      	bne.n	8002934 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80028f4:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	0013      	movs	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	189b      	adds	r3, r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	4912      	ldr	r1, [pc, #72]	@ (800294c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002902:	0018      	movs	r0, r3
 8002904:	f7fd fc0a 	bl	800011c <__udivsi3>
 8002908:	0003      	movs	r3, r0
 800290a:	3301      	adds	r3, #1
 800290c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800290e:	e008      	b.n	8002922 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	3b01      	subs	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	e001      	b.n	8002922 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e009      	b.n	8002936 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002922:	4b07      	ldr	r3, [pc, #28]	@ (8002940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	2380      	movs	r3, #128	@ 0x80
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	401a      	ands	r2, r3
 800292c:	2380      	movs	r3, #128	@ 0x80
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	429a      	cmp	r2, r3
 8002932:	d0ed      	beq.n	8002910 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	0018      	movs	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	b004      	add	sp, #16
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	40007000 	.word	0x40007000
 8002944:	fffff9ff 	.word	0xfffff9ff
 8002948:	200000c0 	.word	0x200000c0
 800294c:	000f4240 	.word	0x000f4240

08002950 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002954:	4b03      	ldr	r3, [pc, #12]	@ (8002964 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	23e0      	movs	r3, #224	@ 0xe0
 800295a:	01db      	lsls	r3, r3, #7
 800295c:	4013      	ands	r3, r2
}
 800295e:	0018      	movs	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000

08002968 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e2f3      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2201      	movs	r2, #1
 8002980:	4013      	ands	r3, r2
 8002982:	d100      	bne.n	8002986 <HAL_RCC_OscConfig+0x1e>
 8002984:	e07c      	b.n	8002a80 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002986:	4bc3      	ldr	r3, [pc, #780]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2238      	movs	r2, #56	@ 0x38
 800298c:	4013      	ands	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002990:	4bc0      	ldr	r3, [pc, #768]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	2203      	movs	r2, #3
 8002996:	4013      	ands	r3, r2
 8002998:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b10      	cmp	r3, #16
 800299e:	d102      	bne.n	80029a6 <HAL_RCC_OscConfig+0x3e>
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d002      	beq.n	80029ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d10b      	bne.n	80029c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ac:	4bb9      	ldr	r3, [pc, #740]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	2380      	movs	r3, #128	@ 0x80
 80029b2:	029b      	lsls	r3, r3, #10
 80029b4:	4013      	ands	r3, r2
 80029b6:	d062      	beq.n	8002a7e <HAL_RCC_OscConfig+0x116>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d15e      	bne.n	8002a7e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e2ce      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	2380      	movs	r3, #128	@ 0x80
 80029ca:	025b      	lsls	r3, r3, #9
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d107      	bne.n	80029e0 <HAL_RCC_OscConfig+0x78>
 80029d0:	4bb0      	ldr	r3, [pc, #704]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	4baf      	ldr	r3, [pc, #700]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029d6:	2180      	movs	r1, #128	@ 0x80
 80029d8:	0249      	lsls	r1, r1, #9
 80029da:	430a      	orrs	r2, r1
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	e020      	b.n	8002a22 <HAL_RCC_OscConfig+0xba>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	23a0      	movs	r3, #160	@ 0xa0
 80029e6:	02db      	lsls	r3, r3, #11
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d10e      	bne.n	8002a0a <HAL_RCC_OscConfig+0xa2>
 80029ec:	4ba9      	ldr	r3, [pc, #676]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4ba8      	ldr	r3, [pc, #672]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029f2:	2180      	movs	r1, #128	@ 0x80
 80029f4:	02c9      	lsls	r1, r1, #11
 80029f6:	430a      	orrs	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	4ba6      	ldr	r3, [pc, #664]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	4ba5      	ldr	r3, [pc, #660]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a00:	2180      	movs	r1, #128	@ 0x80
 8002a02:	0249      	lsls	r1, r1, #9
 8002a04:	430a      	orrs	r2, r1
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e00b      	b.n	8002a22 <HAL_RCC_OscConfig+0xba>
 8002a0a:	4ba2      	ldr	r3, [pc, #648]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4ba1      	ldr	r3, [pc, #644]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a10:	49a1      	ldr	r1, [pc, #644]	@ (8002c98 <HAL_RCC_OscConfig+0x330>)
 8002a12:	400a      	ands	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	4b9f      	ldr	r3, [pc, #636]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4b9e      	ldr	r3, [pc, #632]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a1c:	499f      	ldr	r1, [pc, #636]	@ (8002c9c <HAL_RCC_OscConfig+0x334>)
 8002a1e:	400a      	ands	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d014      	beq.n	8002a54 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe ff03 	bl	8001834 <HAL_GetTick>
 8002a2e:	0003      	movs	r3, r0
 8002a30:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a34:	f7fe fefe 	bl	8001834 <HAL_GetTick>
 8002a38:	0002      	movs	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	@ 0x64
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e28d      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a46:	4b93      	ldr	r3, [pc, #588]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	2380      	movs	r3, #128	@ 0x80
 8002a4c:	029b      	lsls	r3, r3, #10
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0xcc>
 8002a52:	e015      	b.n	8002a80 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7fe feee 	bl	8001834 <HAL_GetTick>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a5e:	f7fe fee9 	bl	8001834 <HAL_GetTick>
 8002a62:	0002      	movs	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b64      	cmp	r3, #100	@ 0x64
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e278      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a70:	4b88      	ldr	r3, [pc, #544]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	2380      	movs	r3, #128	@ 0x80
 8002a76:	029b      	lsls	r3, r3, #10
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d1f0      	bne.n	8002a5e <HAL_RCC_OscConfig+0xf6>
 8002a7c:	e000      	b.n	8002a80 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2202      	movs	r2, #2
 8002a86:	4013      	ands	r3, r2
 8002a88:	d100      	bne.n	8002a8c <HAL_RCC_OscConfig+0x124>
 8002a8a:	e099      	b.n	8002bc0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a8c:	4b81      	ldr	r3, [pc, #516]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2238      	movs	r2, #56	@ 0x38
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a96:	4b7f      	ldr	r3, [pc, #508]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	2b10      	cmp	r3, #16
 8002aa4:	d102      	bne.n	8002aac <HAL_RCC_OscConfig+0x144>
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d002      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d135      	bne.n	8002b1e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ab2:	4b78      	ldr	r3, [pc, #480]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4013      	ands	r3, r2
 8002abc:	d005      	beq.n	8002aca <HAL_RCC_OscConfig+0x162>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e24b      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aca:	4b72      	ldr	r3, [pc, #456]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	4a74      	ldr	r2, [pc, #464]	@ (8002ca0 <HAL_RCC_OscConfig+0x338>)
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	021a      	lsls	r2, r3, #8
 8002ada:	4b6e      	ldr	r3, [pc, #440]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002adc:	430a      	orrs	r2, r1
 8002ade:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d112      	bne.n	8002b0c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ae6:	4b6b      	ldr	r3, [pc, #428]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a6e      	ldr	r2, [pc, #440]	@ (8002ca4 <HAL_RCC_OscConfig+0x33c>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	4b67      	ldr	r3, [pc, #412]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002afa:	4b66      	ldr	r3, [pc, #408]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	0adb      	lsrs	r3, r3, #11
 8002b00:	2207      	movs	r2, #7
 8002b02:	4013      	ands	r3, r2
 8002b04:	4a68      	ldr	r2, [pc, #416]	@ (8002ca8 <HAL_RCC_OscConfig+0x340>)
 8002b06:	40da      	lsrs	r2, r3
 8002b08:	4b68      	ldr	r3, [pc, #416]	@ (8002cac <HAL_RCC_OscConfig+0x344>)
 8002b0a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b0c:	4b68      	ldr	r3, [pc, #416]	@ (8002cb0 <HAL_RCC_OscConfig+0x348>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	0018      	movs	r0, r3
 8002b12:	f7fe fb7d 	bl	8001210 <HAL_InitTick>
 8002b16:	1e03      	subs	r3, r0, #0
 8002b18:	d051      	beq.n	8002bbe <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e221      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d030      	beq.n	8002b88 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002b26:	4b5b      	ldr	r3, [pc, #364]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca4 <HAL_RCC_OscConfig+0x33c>)
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	0019      	movs	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691a      	ldr	r2, [r3, #16]
 8002b34:	4b57      	ldr	r3, [pc, #348]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002b3a:	4b56      	ldr	r3, [pc, #344]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b55      	ldr	r3, [pc, #340]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b40:	2180      	movs	r1, #128	@ 0x80
 8002b42:	0049      	lsls	r1, r1, #1
 8002b44:	430a      	orrs	r2, r1
 8002b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b48:	f7fe fe74 	bl	8001834 <HAL_GetTick>
 8002b4c:	0003      	movs	r3, r0
 8002b4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b52:	f7fe fe6f 	bl	8001834 <HAL_GetTick>
 8002b56:	0002      	movs	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e1fe      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b64:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	2380      	movs	r3, #128	@ 0x80
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b70:	4b48      	ldr	r3, [pc, #288]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4a4a      	ldr	r2, [pc, #296]	@ (8002ca0 <HAL_RCC_OscConfig+0x338>)
 8002b76:	4013      	ands	r3, r2
 8002b78:	0019      	movs	r1, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	021a      	lsls	r2, r3, #8
 8002b80:	4b44      	ldr	r3, [pc, #272]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b82:	430a      	orrs	r2, r1
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	e01b      	b.n	8002bc0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002b88:	4b42      	ldr	r3, [pc, #264]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	4b41      	ldr	r3, [pc, #260]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002b8e:	4949      	ldr	r1, [pc, #292]	@ (8002cb4 <HAL_RCC_OscConfig+0x34c>)
 8002b90:	400a      	ands	r2, r1
 8002b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b94:	f7fe fe4e 	bl	8001834 <HAL_GetTick>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b9e:	f7fe fe49 	bl	8001834 <HAL_GetTick>
 8002ba2:	0002      	movs	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e1d8      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bb0:	4b38      	ldr	r3, [pc, #224]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	2380      	movs	r3, #128	@ 0x80
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d1f0      	bne.n	8002b9e <HAL_RCC_OscConfig+0x236>
 8002bbc:	e000      	b.n	8002bc0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bbe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2208      	movs	r2, #8
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d047      	beq.n	8002c5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002bca:	4b32      	ldr	r3, [pc, #200]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2238      	movs	r2, #56	@ 0x38
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	2b18      	cmp	r3, #24
 8002bd4:	d10a      	bne.n	8002bec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bda:	2202      	movs	r2, #2
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d03c      	beq.n	8002c5a <HAL_RCC_OscConfig+0x2f2>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d138      	bne.n	8002c5a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e1ba      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d019      	beq.n	8002c28 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002bf4:	4b27      	ldr	r3, [pc, #156]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002bf6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bf8:	4b26      	ldr	r3, [pc, #152]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fe fe18 	bl	8001834 <HAL_GetTick>
 8002c04:	0003      	movs	r3, r0
 8002c06:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0a:	f7fe fe13 	bl	8001834 <HAL_GetTick>
 8002c0e:	0002      	movs	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e1a2      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c20:	2202      	movs	r2, #2
 8002c22:	4013      	ands	r3, r2
 8002c24:	d0f1      	beq.n	8002c0a <HAL_RCC_OscConfig+0x2a2>
 8002c26:	e018      	b.n	8002c5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002c28:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c2c:	4b19      	ldr	r3, [pc, #100]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c2e:	2101      	movs	r1, #1
 8002c30:	438a      	bics	r2, r1
 8002c32:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c34:	f7fe fdfe 	bl	8001834 <HAL_GetTick>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3e:	f7fe fdf9 	bl	8001834 <HAL_GetTick>
 8002c42:	0002      	movs	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e188      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c50:	4b10      	ldr	r3, [pc, #64]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c54:	2202      	movs	r2, #2
 8002c56:	4013      	ands	r3, r2
 8002c58:	d1f1      	bne.n	8002c3e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2204      	movs	r2, #4
 8002c60:	4013      	ands	r3, r2
 8002c62:	d100      	bne.n	8002c66 <HAL_RCC_OscConfig+0x2fe>
 8002c64:	e0c6      	b.n	8002df4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c66:	231f      	movs	r3, #31
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c6e:	4b09      	ldr	r3, [pc, #36]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2238      	movs	r2, #56	@ 0x38
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	d11e      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002c7a:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_RCC_OscConfig+0x32c>)
 8002c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7e:	2202      	movs	r2, #2
 8002c80:	4013      	ands	r3, r2
 8002c82:	d100      	bne.n	8002c86 <HAL_RCC_OscConfig+0x31e>
 8002c84:	e0b6      	b.n	8002df4 <HAL_RCC_OscConfig+0x48c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d000      	beq.n	8002c90 <HAL_RCC_OscConfig+0x328>
 8002c8e:	e0b1      	b.n	8002df4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e166      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
 8002c94:	40021000 	.word	0x40021000
 8002c98:	fffeffff 	.word	0xfffeffff
 8002c9c:	fffbffff 	.word	0xfffbffff
 8002ca0:	ffff80ff 	.word	0xffff80ff
 8002ca4:	ffffc7ff 	.word	0xffffc7ff
 8002ca8:	00f42400 	.word	0x00f42400
 8002cac:	200000c0 	.word	0x200000c0
 8002cb0:	200000c4 	.word	0x200000c4
 8002cb4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cb8:	4bac      	ldr	r3, [pc, #688]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	055b      	lsls	r3, r3, #21
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x360>
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x362>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d011      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002cce:	4ba7      	ldr	r3, [pc, #668]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002cd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cd2:	4ba6      	ldr	r3, [pc, #664]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002cd4:	2180      	movs	r1, #128	@ 0x80
 8002cd6:	0549      	lsls	r1, r1, #21
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002cdc:	4ba3      	ldr	r3, [pc, #652]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002cde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ce0:	2380      	movs	r3, #128	@ 0x80
 8002ce2:	055b      	lsls	r3, r3, #21
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002cea:	231f      	movs	r3, #31
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8002f70 <HAL_RCC_OscConfig+0x608>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	2380      	movs	r3, #128	@ 0x80
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d11a      	bne.n	8002d34 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8002f70 <HAL_RCC_OscConfig+0x608>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4b9b      	ldr	r3, [pc, #620]	@ (8002f70 <HAL_RCC_OscConfig+0x608>)
 8002d04:	2180      	movs	r1, #128	@ 0x80
 8002d06:	0049      	lsls	r1, r1, #1
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002d0c:	f7fe fd92 	bl	8001834 <HAL_GetTick>
 8002d10:	0003      	movs	r3, r0
 8002d12:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d16:	f7fe fd8d 	bl	8001834 <HAL_GetTick>
 8002d1a:	0002      	movs	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e11c      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d28:	4b91      	ldr	r3, [pc, #580]	@ (8002f70 <HAL_RCC_OscConfig+0x608>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	2380      	movs	r3, #128	@ 0x80
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4013      	ands	r3, r2
 8002d32:	d0f0      	beq.n	8002d16 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d106      	bne.n	8002d4a <HAL_RCC_OscConfig+0x3e2>
 8002d3c:	4b8b      	ldr	r3, [pc, #556]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d40:	4b8a      	ldr	r3, [pc, #552]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d42:	2101      	movs	r1, #1
 8002d44:	430a      	orrs	r2, r1
 8002d46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d48:	e01c      	b.n	8002d84 <HAL_RCC_OscConfig+0x41c>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b05      	cmp	r3, #5
 8002d50:	d10c      	bne.n	8002d6c <HAL_RCC_OscConfig+0x404>
 8002d52:	4b86      	ldr	r3, [pc, #536]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d56:	4b85      	ldr	r3, [pc, #532]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d58:	2104      	movs	r1, #4
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d5e:	4b83      	ldr	r3, [pc, #524]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d62:	4b82      	ldr	r3, [pc, #520]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d64:	2101      	movs	r1, #1
 8002d66:	430a      	orrs	r2, r1
 8002d68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d6a:	e00b      	b.n	8002d84 <HAL_RCC_OscConfig+0x41c>
 8002d6c:	4b7f      	ldr	r3, [pc, #508]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d70:	4b7e      	ldr	r3, [pc, #504]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d72:	2101      	movs	r1, #1
 8002d74:	438a      	bics	r2, r1
 8002d76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d78:	4b7c      	ldr	r3, [pc, #496]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002d7e:	2104      	movs	r1, #4
 8002d80:	438a      	bics	r2, r1
 8002d82:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d014      	beq.n	8002db6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7fe fd52 	bl	8001834 <HAL_GetTick>
 8002d90:	0003      	movs	r3, r0
 8002d92:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d94:	e009      	b.n	8002daa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d96:	f7fe fd4d 	bl	8001834 <HAL_GetTick>
 8002d9a:	0002      	movs	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	4a74      	ldr	r2, [pc, #464]	@ (8002f74 <HAL_RCC_OscConfig+0x60c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e0db      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002daa:	4b70      	ldr	r3, [pc, #448]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dae:	2202      	movs	r2, #2
 8002db0:	4013      	ands	r3, r2
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x42e>
 8002db4:	e013      	b.n	8002dde <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db6:	f7fe fd3d 	bl	8001834 <HAL_GetTick>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dbe:	e009      	b.n	8002dd4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc0:	f7fe fd38 	bl	8001834 <HAL_GetTick>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	4a6a      	ldr	r2, [pc, #424]	@ (8002f74 <HAL_RCC_OscConfig+0x60c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e0c6      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dd4:	4b65      	ldr	r3, [pc, #404]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd8:	2202      	movs	r2, #2
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002dde:	231f      	movs	r3, #31
 8002de0:	18fb      	adds	r3, r7, r3
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d105      	bne.n	8002df4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002de8:	4b60      	ldr	r3, [pc, #384]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002dea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dec:	4b5f      	ldr	r3, [pc, #380]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002dee:	4962      	ldr	r1, [pc, #392]	@ (8002f78 <HAL_RCC_OscConfig+0x610>)
 8002df0:	400a      	ands	r2, r1
 8002df2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d100      	bne.n	8002dfe <HAL_RCC_OscConfig+0x496>
 8002dfc:	e0b0      	b.n	8002f60 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dfe:	4b5b      	ldr	r3, [pc, #364]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2238      	movs	r2, #56	@ 0x38
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b10      	cmp	r3, #16
 8002e08:	d100      	bne.n	8002e0c <HAL_RCC_OscConfig+0x4a4>
 8002e0a:	e078      	b.n	8002efe <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d153      	bne.n	8002ebc <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e14:	4b55      	ldr	r3, [pc, #340]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b54      	ldr	r3, [pc, #336]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e1a:	4958      	ldr	r1, [pc, #352]	@ (8002f7c <HAL_RCC_OscConfig+0x614>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe fd08 	bl	8001834 <HAL_GetTick>
 8002e24:	0003      	movs	r3, r0
 8002e26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2a:	f7fe fd03 	bl	8001834 <HAL_GetTick>
 8002e2e:	0002      	movs	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e092      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	049b      	lsls	r3, r3, #18
 8002e44:	4013      	ands	r3, r2
 8002e46:	d1f0      	bne.n	8002e2a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e48:	4b48      	ldr	r3, [pc, #288]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4a4c      	ldr	r2, [pc, #304]	@ (8002f80 <HAL_RCC_OscConfig+0x618>)
 8002e4e:	4013      	ands	r3, r2
 8002e50:	0019      	movs	r1, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a1a      	ldr	r2, [r3, #32]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	4b3e      	ldr	r3, [pc, #248]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e72:	430a      	orrs	r2, r1
 8002e74:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e76:	4b3d      	ldr	r3, [pc, #244]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	4b3c      	ldr	r3, [pc, #240]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e7c:	2180      	movs	r1, #128	@ 0x80
 8002e7e:	0449      	lsls	r1, r1, #17
 8002e80:	430a      	orrs	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002e84:	4b39      	ldr	r3, [pc, #228]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	4b38      	ldr	r3, [pc, #224]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002e8a:	2180      	movs	r1, #128	@ 0x80
 8002e8c:	0549      	lsls	r1, r1, #21
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e92:	f7fe fccf 	bl	8001834 <HAL_GetTick>
 8002e96:	0003      	movs	r3, r0
 8002e98:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e9a:	e008      	b.n	8002eae <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9c:	f7fe fcca 	bl	8001834 <HAL_GetTick>
 8002ea0:	0002      	movs	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e059      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eae:	4b2f      	ldr	r3, [pc, #188]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	2380      	movs	r3, #128	@ 0x80
 8002eb4:	049b      	lsls	r3, r3, #18
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d0f0      	beq.n	8002e9c <HAL_RCC_OscConfig+0x534>
 8002eba:	e051      	b.n	8002f60 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002ec2:	492e      	ldr	r1, [pc, #184]	@ (8002f7c <HAL_RCC_OscConfig+0x614>)
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec8:	f7fe fcb4 	bl	8001834 <HAL_GetTick>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7fe fcaf 	bl	8001834 <HAL_GetTick>
 8002ed6:	0002      	movs	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e03e      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	4b21      	ldr	r3, [pc, #132]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	@ 0x80
 8002eea:	049b      	lsls	r3, r3, #18
 8002eec:	4013      	ands	r3, r2
 8002eee:	d1f0      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002ef6:	4923      	ldr	r1, [pc, #140]	@ (8002f84 <HAL_RCC_OscConfig+0x61c>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	60da      	str	r2, [r3, #12]
 8002efc:	e030      	b.n	8002f60 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e02b      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002f0a:	4b18      	ldr	r3, [pc, #96]	@ (8002f6c <HAL_RCC_OscConfig+0x604>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	2203      	movs	r2, #3
 8002f14:	401a      	ands	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d11e      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2270      	movs	r2, #112	@ 0x70
 8002f22:	401a      	ands	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d117      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	23fe      	movs	r3, #254	@ 0xfe
 8002f30:	01db      	lsls	r3, r3, #7
 8002f32:	401a      	ands	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f38:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d10e      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	23f8      	movs	r3, #248	@ 0xf8
 8002f42:	039b      	lsls	r3, r3, #14
 8002f44:	401a      	ands	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d106      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	0f5b      	lsrs	r3, r3, #29
 8002f52:	075a      	lsls	r2, r3, #29
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d001      	beq.n	8002f60 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e000      	b.n	8002f62 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	0018      	movs	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b008      	add	sp, #32
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40007000 	.word	0x40007000
 8002f74:	00001388 	.word	0x00001388
 8002f78:	efffffff 	.word	0xefffffff
 8002f7c:	feffffff 	.word	0xfeffffff
 8002f80:	1fc1808c 	.word	0x1fc1808c
 8002f84:	effefffc 	.word	0xeffefffc

08002f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0e9      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f9c:	4b76      	ldr	r3, [pc, #472]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2207      	movs	r2, #7
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d91e      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002faa:	4b73      	ldr	r3, [pc, #460]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2207      	movs	r2, #7
 8002fb0:	4393      	bics	r3, r2
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	4b70      	ldr	r3, [pc, #448]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fbc:	f7fe fc3a 	bl	8001834 <HAL_GetTick>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fc4:	e009      	b.n	8002fda <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc6:	f7fe fc35 	bl	8001834 <HAL_GetTick>
 8002fca:	0002      	movs	r2, r0
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800317c <HAL_RCC_ClockConfig+0x1f4>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e0ca      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fda:	4b67      	ldr	r3, [pc, #412]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2207      	movs	r2, #7
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d1ee      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2202      	movs	r2, #2
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d015      	beq.n	800301e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2204      	movs	r2, #4
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d006      	beq.n	800300a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002ffc:	4b60      	ldr	r3, [pc, #384]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	4b5f      	ldr	r3, [pc, #380]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003002:	21e0      	movs	r1, #224	@ 0xe0
 8003004:	01c9      	lsls	r1, r1, #7
 8003006:	430a      	orrs	r2, r1
 8003008:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800300a:	4b5d      	ldr	r3, [pc, #372]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	4a5d      	ldr	r2, [pc, #372]	@ (8003184 <HAL_RCC_ClockConfig+0x1fc>)
 8003010:	4013      	ands	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	4b59      	ldr	r3, [pc, #356]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2201      	movs	r2, #1
 8003024:	4013      	ands	r3, r2
 8003026:	d057      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d107      	bne.n	8003040 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003030:	4b53      	ldr	r3, [pc, #332]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	2380      	movs	r3, #128	@ 0x80
 8003036:	029b      	lsls	r3, r3, #10
 8003038:	4013      	ands	r3, r2
 800303a:	d12b      	bne.n	8003094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e097      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d107      	bne.n	8003058 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003048:	4b4d      	ldr	r3, [pc, #308]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	2380      	movs	r3, #128	@ 0x80
 800304e:	049b      	lsls	r3, r3, #18
 8003050:	4013      	ands	r3, r2
 8003052:	d11f      	bne.n	8003094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e08b      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d107      	bne.n	8003070 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003060:	4b47      	ldr	r3, [pc, #284]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4013      	ands	r3, r2
 800306a:	d113      	bne.n	8003094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e07f      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b03      	cmp	r3, #3
 8003076:	d106      	bne.n	8003086 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003078:	4b41      	ldr	r3, [pc, #260]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800307a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800307c:	2202      	movs	r2, #2
 800307e:	4013      	ands	r3, r2
 8003080:	d108      	bne.n	8003094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e074      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003086:	4b3e      	ldr	r3, [pc, #248]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308a:	2202      	movs	r2, #2
 800308c:	4013      	ands	r3, r2
 800308e:	d101      	bne.n	8003094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e06d      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003094:	4b3a      	ldr	r3, [pc, #232]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	2207      	movs	r2, #7
 800309a:	4393      	bics	r3, r2
 800309c:	0019      	movs	r1, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	4b37      	ldr	r3, [pc, #220]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 80030a4:	430a      	orrs	r2, r1
 80030a6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a8:	f7fe fbc4 	bl	8001834 <HAL_GetTick>
 80030ac:	0003      	movs	r3, r0
 80030ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b0:	e009      	b.n	80030c6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b2:	f7fe fbbf 	bl	8001834 <HAL_GetTick>
 80030b6:	0002      	movs	r2, r0
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	4a2f      	ldr	r2, [pc, #188]	@ (800317c <HAL_RCC_ClockConfig+0x1f4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e054      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2238      	movs	r2, #56	@ 0x38
 80030cc:	401a      	ands	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d1ec      	bne.n	80030b2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030d8:	4b27      	ldr	r3, [pc, #156]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2207      	movs	r2, #7
 80030de:	4013      	ands	r3, r2
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d21e      	bcs.n	8003124 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e6:	4b24      	ldr	r3, [pc, #144]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2207      	movs	r2, #7
 80030ec:	4393      	bics	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	4b21      	ldr	r3, [pc, #132]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030f8:	f7fe fb9c 	bl	8001834 <HAL_GetTick>
 80030fc:	0003      	movs	r3, r0
 80030fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003100:	e009      	b.n	8003116 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003102:	f7fe fb97 	bl	8001834 <HAL_GetTick>
 8003106:	0002      	movs	r2, r0
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	4a1b      	ldr	r2, [pc, #108]	@ (800317c <HAL_RCC_ClockConfig+0x1f4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e02c      	b.n	8003170 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003116:	4b18      	ldr	r3, [pc, #96]	@ (8003178 <HAL_RCC_ClockConfig+0x1f0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2207      	movs	r2, #7
 800311c:	4013      	ands	r3, r2
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d1ee      	bne.n	8003102 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2204      	movs	r2, #4
 800312a:	4013      	ands	r3, r2
 800312c:	d009      	beq.n	8003142 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800312e:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4a15      	ldr	r2, [pc, #84]	@ (8003188 <HAL_RCC_ClockConfig+0x200>)
 8003134:	4013      	ands	r3, r2
 8003136:	0019      	movs	r1, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	4b10      	ldr	r3, [pc, #64]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800313e:	430a      	orrs	r2, r1
 8003140:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003142:	f000 f829 	bl	8003198 <HAL_RCC_GetSysClockFreq>
 8003146:	0001      	movs	r1, r0
 8003148:	4b0d      	ldr	r3, [pc, #52]	@ (8003180 <HAL_RCC_ClockConfig+0x1f8>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	0a1b      	lsrs	r3, r3, #8
 800314e:	220f      	movs	r2, #15
 8003150:	401a      	ands	r2, r3
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <HAL_RCC_ClockConfig+0x204>)
 8003154:	0092      	lsls	r2, r2, #2
 8003156:	58d3      	ldr	r3, [r2, r3]
 8003158:	221f      	movs	r2, #31
 800315a:	4013      	ands	r3, r2
 800315c:	000a      	movs	r2, r1
 800315e:	40da      	lsrs	r2, r3
 8003160:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <HAL_RCC_ClockConfig+0x208>)
 8003162:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003164:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <HAL_RCC_ClockConfig+0x20c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	0018      	movs	r0, r3
 800316a:	f7fe f851 	bl	8001210 <HAL_InitTick>
 800316e:	0003      	movs	r3, r0
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b004      	add	sp, #16
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40022000 	.word	0x40022000
 800317c:	00001388 	.word	0x00001388
 8003180:	40021000 	.word	0x40021000
 8003184:	fffff0ff 	.word	0xfffff0ff
 8003188:	ffff8fff 	.word	0xffff8fff
 800318c:	0800b5f0 	.word	0x0800b5f0
 8003190:	200000c0 	.word	0x200000c0
 8003194:	200000c4 	.word	0x200000c4

08003198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800319e:	4b3c      	ldr	r3, [pc, #240]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2238      	movs	r2, #56	@ 0x38
 80031a4:	4013      	ands	r3, r2
 80031a6:	d10f      	bne.n	80031c8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80031a8:	4b39      	ldr	r3, [pc, #228]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	0adb      	lsrs	r3, r3, #11
 80031ae:	2207      	movs	r2, #7
 80031b0:	4013      	ands	r3, r2
 80031b2:	2201      	movs	r2, #1
 80031b4:	409a      	lsls	r2, r3
 80031b6:	0013      	movs	r3, r2
 80031b8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80031ba:	6839      	ldr	r1, [r7, #0]
 80031bc:	4835      	ldr	r0, [pc, #212]	@ (8003294 <HAL_RCC_GetSysClockFreq+0xfc>)
 80031be:	f7fc ffad 	bl	800011c <__udivsi3>
 80031c2:	0003      	movs	r3, r0
 80031c4:	613b      	str	r3, [r7, #16]
 80031c6:	e05d      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031c8:	4b31      	ldr	r3, [pc, #196]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	2238      	movs	r2, #56	@ 0x38
 80031ce:	4013      	ands	r3, r2
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d102      	bne.n	80031da <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031d4:	4b30      	ldr	r3, [pc, #192]	@ (8003298 <HAL_RCC_GetSysClockFreq+0x100>)
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	e054      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031da:	4b2d      	ldr	r3, [pc, #180]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2238      	movs	r2, #56	@ 0x38
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b10      	cmp	r3, #16
 80031e4:	d138      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80031e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	2203      	movs	r2, #3
 80031ec:	4013      	ands	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031f0:	4b27      	ldr	r3, [pc, #156]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	091b      	lsrs	r3, r3, #4
 80031f6:	2207      	movs	r2, #7
 80031f8:	4013      	ands	r3, r2
 80031fa:	3301      	adds	r3, #1
 80031fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2b03      	cmp	r3, #3
 8003202:	d10d      	bne.n	8003220 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	4824      	ldr	r0, [pc, #144]	@ (8003298 <HAL_RCC_GetSysClockFreq+0x100>)
 8003208:	f7fc ff88 	bl	800011c <__udivsi3>
 800320c:	0003      	movs	r3, r0
 800320e:	0019      	movs	r1, r3
 8003210:	4b1f      	ldr	r3, [pc, #124]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	0a1b      	lsrs	r3, r3, #8
 8003216:	227f      	movs	r2, #127	@ 0x7f
 8003218:	4013      	ands	r3, r2
 800321a:	434b      	muls	r3, r1
 800321c:	617b      	str	r3, [r7, #20]
        break;
 800321e:	e00d      	b.n	800323c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	481c      	ldr	r0, [pc, #112]	@ (8003294 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003224:	f7fc ff7a 	bl	800011c <__udivsi3>
 8003228:	0003      	movs	r3, r0
 800322a:	0019      	movs	r1, r3
 800322c:	4b18      	ldr	r3, [pc, #96]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	0a1b      	lsrs	r3, r3, #8
 8003232:	227f      	movs	r2, #127	@ 0x7f
 8003234:	4013      	ands	r3, r2
 8003236:	434b      	muls	r3, r1
 8003238:	617b      	str	r3, [r7, #20]
        break;
 800323a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800323c:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	0f5b      	lsrs	r3, r3, #29
 8003242:	2207      	movs	r2, #7
 8003244:	4013      	ands	r3, r2
 8003246:	3301      	adds	r3, #1
 8003248:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	6978      	ldr	r0, [r7, #20]
 800324e:	f7fc ff65 	bl	800011c <__udivsi3>
 8003252:	0003      	movs	r3, r0
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	e015      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003258:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2238      	movs	r2, #56	@ 0x38
 800325e:	4013      	ands	r3, r2
 8003260:	2b20      	cmp	r3, #32
 8003262:	d103      	bne.n	800326c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003264:	2380      	movs	r3, #128	@ 0x80
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	e00b      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800326c:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2238      	movs	r2, #56	@ 0x38
 8003272:	4013      	ands	r3, r2
 8003274:	2b18      	cmp	r3, #24
 8003276:	d103      	bne.n	8003280 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003278:	23fa      	movs	r3, #250	@ 0xfa
 800327a:	01db      	lsls	r3, r3, #7
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	e001      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003284:	693b      	ldr	r3, [r7, #16]
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	b006      	add	sp, #24
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			@ (mov r8, r8)
 8003290:	40021000 	.word	0x40021000
 8003294:	00f42400 	.word	0x00f42400
 8003298:	007a1200 	.word	0x007a1200

0800329c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a0:	4b02      	ldr	r3, [pc, #8]	@ (80032ac <HAL_RCC_GetHCLKFreq+0x10>)
 80032a2:	681b      	ldr	r3, [r3, #0]
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	200000c0 	.word	0x200000c0

080032b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b0:	b5b0      	push	{r4, r5, r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80032b4:	f7ff fff2 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032b8:	0004      	movs	r4, r0
 80032ba:	f7ff fb49 	bl	8002950 <LL_RCC_GetAPB1Prescaler>
 80032be:	0003      	movs	r3, r0
 80032c0:	0b1a      	lsrs	r2, r3, #12
 80032c2:	4b05      	ldr	r3, [pc, #20]	@ (80032d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032c4:	0092      	lsls	r2, r2, #2
 80032c6:	58d3      	ldr	r3, [r2, r3]
 80032c8:	221f      	movs	r2, #31
 80032ca:	4013      	ands	r3, r2
 80032cc:	40dc      	lsrs	r4, r3
 80032ce:	0023      	movs	r3, r4
}
 80032d0:	0018      	movs	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bdb0      	pop	{r4, r5, r7, pc}
 80032d6:	46c0      	nop			@ (mov r8, r8)
 80032d8:	0800b630 	.word	0x0800b630

080032dc <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2207      	movs	r2, #7
 80032ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003328 <HAL_RCC_GetClockConfig+0x4c>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	2207      	movs	r2, #7
 80032f2:	401a      	ands	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003328 <HAL_RCC_GetClockConfig+0x4c>)
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	23f0      	movs	r3, #240	@ 0xf0
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	401a      	ands	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8003306:	4b08      	ldr	r3, [pc, #32]	@ (8003328 <HAL_RCC_GetClockConfig+0x4c>)
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	23e0      	movs	r3, #224	@ 0xe0
 800330c:	01db      	lsls	r3, r3, #7
 800330e:	401a      	ands	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003314:	4b05      	ldr	r3, [pc, #20]	@ (800332c <HAL_RCC_GetClockConfig+0x50>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2207      	movs	r2, #7
 800331a:	401a      	ands	r2, r3
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	601a      	str	r2, [r3, #0]
}
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	b002      	add	sp, #8
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40021000 	.word	0x40021000
 800332c:	40022000 	.word	0x40022000

08003330 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003338:	2313      	movs	r3, #19
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003340:	2312      	movs	r3, #18
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	2200      	movs	r2, #0
 8003346:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	2380      	movs	r3, #128	@ 0x80
 800334e:	029b      	lsls	r3, r3, #10
 8003350:	4013      	ands	r3, r2
 8003352:	d100      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003354:	e0a3      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003356:	2011      	movs	r0, #17
 8003358:	183b      	adds	r3, r7, r0
 800335a:	2200      	movs	r2, #0
 800335c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800335e:	4b86      	ldr	r3, [pc, #536]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003360:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003362:	2380      	movs	r3, #128	@ 0x80
 8003364:	055b      	lsls	r3, r3, #21
 8003366:	4013      	ands	r3, r2
 8003368:	d110      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336a:	4b83      	ldr	r3, [pc, #524]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800336c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800336e:	4b82      	ldr	r3, [pc, #520]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	0549      	lsls	r1, r1, #21
 8003374:	430a      	orrs	r2, r1
 8003376:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003378:	4b7f      	ldr	r3, [pc, #508]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800337a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800337c:	2380      	movs	r3, #128	@ 0x80
 800337e:	055b      	lsls	r3, r3, #21
 8003380:	4013      	ands	r3, r2
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003386:	183b      	adds	r3, r7, r0
 8003388:	2201      	movs	r2, #1
 800338a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800338c:	4b7b      	ldr	r3, [pc, #492]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	4b7a      	ldr	r3, [pc, #488]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003392:	2180      	movs	r1, #128	@ 0x80
 8003394:	0049      	lsls	r1, r1, #1
 8003396:	430a      	orrs	r2, r1
 8003398:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800339a:	f7fe fa4b 	bl	8001834 <HAL_GetTick>
 800339e:	0003      	movs	r3, r0
 80033a0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033a2:	e00b      	b.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a4:	f7fe fa46 	bl	8001834 <HAL_GetTick>
 80033a8:	0002      	movs	r2, r0
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d904      	bls.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80033b2:	2313      	movs	r3, #19
 80033b4:	18fb      	adds	r3, r7, r3
 80033b6:	2203      	movs	r2, #3
 80033b8:	701a      	strb	r2, [r3, #0]
        break;
 80033ba:	e005      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033bc:	4b6f      	ldr	r3, [pc, #444]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	2380      	movs	r3, #128	@ 0x80
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4013      	ands	r3, r2
 80033c6:	d0ed      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80033c8:	2313      	movs	r3, #19
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d154      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033d2:	4b69      	ldr	r3, [pc, #420]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80033d6:	23c0      	movs	r3, #192	@ 0xc0
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4013      	ands	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d019      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d014      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033ee:	4b62      	ldr	r3, [pc, #392]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f2:	4a63      	ldr	r2, [pc, #396]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033f8:	4b5f      	ldr	r3, [pc, #380]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80033fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033fe:	2180      	movs	r1, #128	@ 0x80
 8003400:	0249      	lsls	r1, r1, #9
 8003402:	430a      	orrs	r2, r1
 8003404:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003406:	4b5c      	ldr	r3, [pc, #368]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003408:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800340a:	4b5b      	ldr	r3, [pc, #364]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800340c:	495d      	ldr	r1, [pc, #372]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800340e:	400a      	ands	r2, r1
 8003410:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003412:	4b59      	ldr	r3, [pc, #356]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	2201      	movs	r2, #1
 800341c:	4013      	ands	r3, r2
 800341e:	d016      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003420:	f7fe fa08 	bl	8001834 <HAL_GetTick>
 8003424:	0003      	movs	r3, r0
 8003426:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003428:	e00c      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342a:	f7fe fa03 	bl	8001834 <HAL_GetTick>
 800342e:	0002      	movs	r2, r0
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	4a54      	ldr	r2, [pc, #336]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d904      	bls.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800343a:	2313      	movs	r3, #19
 800343c:	18fb      	adds	r3, r7, r3
 800343e:	2203      	movs	r2, #3
 8003440:	701a      	strb	r2, [r3, #0]
            break;
 8003442:	e004      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003444:	4b4c      	ldr	r3, [pc, #304]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003448:	2202      	movs	r2, #2
 800344a:	4013      	ands	r3, r2
 800344c:	d0ed      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800344e:	2313      	movs	r3, #19
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10a      	bne.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003458:	4b47      	ldr	r3, [pc, #284]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	4a48      	ldr	r2, [pc, #288]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800345e:	4013      	ands	r3, r2
 8003460:	0019      	movs	r1, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699a      	ldr	r2, [r3, #24]
 8003466:	4b44      	ldr	r3, [pc, #272]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003468:	430a      	orrs	r2, r1
 800346a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800346c:	e00c      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800346e:	2312      	movs	r3, #18
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	2213      	movs	r2, #19
 8003474:	18ba      	adds	r2, r7, r2
 8003476:	7812      	ldrb	r2, [r2, #0]
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	e005      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	2312      	movs	r3, #18
 800347e:	18fb      	adds	r3, r7, r3
 8003480:	2213      	movs	r2, #19
 8003482:	18ba      	adds	r2, r7, r2
 8003484:	7812      	ldrb	r2, [r2, #0]
 8003486:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003488:	2311      	movs	r3, #17
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d105      	bne.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003492:	4b39      	ldr	r3, [pc, #228]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003494:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003496:	4b38      	ldr	r3, [pc, #224]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003498:	493c      	ldr	r1, [pc, #240]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800349a:	400a      	ands	r2, r1
 800349c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2201      	movs	r2, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	d009      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034a8:	4b33      	ldr	r3, [pc, #204]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ac:	2203      	movs	r2, #3
 80034ae:	4393      	bics	r3, r2
 80034b0:	0019      	movs	r1, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	4b30      	ldr	r3, [pc, #192]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034b8:	430a      	orrs	r2, r1
 80034ba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2202      	movs	r2, #2
 80034c2:	4013      	ands	r3, r2
 80034c4:	d009      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ca:	220c      	movs	r2, #12
 80034cc:	4393      	bics	r3, r2
 80034ce:	0019      	movs	r1, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	4b28      	ldr	r3, [pc, #160]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034d6:	430a      	orrs	r2, r1
 80034d8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2220      	movs	r2, #32
 80034e0:	4013      	ands	r3, r2
 80034e2:	d009      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034e4:	4b24      	ldr	r3, [pc, #144]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e8:	4a29      	ldr	r2, [pc, #164]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	4b21      	ldr	r3, [pc, #132]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034f4:	430a      	orrs	r2, r1
 80034f6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	2380      	movs	r3, #128	@ 0x80
 80034fe:	01db      	lsls	r3, r3, #7
 8003500:	4013      	ands	r3, r2
 8003502:	d015      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003504:	4b1c      	ldr	r3, [pc, #112]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	0899      	lsrs	r1, r3, #2
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	695a      	ldr	r2, [r3, #20]
 8003510:	4b19      	ldr	r3, [pc, #100]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003512:	430a      	orrs	r2, r1
 8003514:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695a      	ldr	r2, [r3, #20]
 800351a:	2380      	movs	r3, #128	@ 0x80
 800351c:	05db      	lsls	r3, r3, #23
 800351e:	429a      	cmp	r2, r3
 8003520:	d106      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003522:	4b15      	ldr	r3, [pc, #84]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	4b14      	ldr	r3, [pc, #80]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003528:	2180      	movs	r1, #128	@ 0x80
 800352a:	0249      	lsls	r1, r1, #9
 800352c:	430a      	orrs	r2, r1
 800352e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	4013      	ands	r3, r2
 800353a:	d016      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800353c:	4b0e      	ldr	r3, [pc, #56]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800353e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003540:	4a14      	ldr	r2, [pc, #80]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691a      	ldr	r2, [r3, #16]
 800354a:	4b0b      	ldr	r3, [pc, #44]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800354c:	430a      	orrs	r2, r1
 800354e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	2380      	movs	r3, #128	@ 0x80
 8003556:	01db      	lsls	r3, r3, #7
 8003558:	429a      	cmp	r2, r3
 800355a:	d106      	bne.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800355e:	68da      	ldr	r2, [r3, #12]
 8003560:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003562:	2180      	movs	r1, #128	@ 0x80
 8003564:	0249      	lsls	r1, r1, #9
 8003566:	430a      	orrs	r2, r1
 8003568:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800356a:	2312      	movs	r3, #18
 800356c:	18fb      	adds	r3, r7, r3
 800356e:	781b      	ldrb	r3, [r3, #0]
}
 8003570:	0018      	movs	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	b006      	add	sp, #24
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40021000 	.word	0x40021000
 800357c:	40007000 	.word	0x40007000
 8003580:	fffffcff 	.word	0xfffffcff
 8003584:	fffeffff 	.word	0xfffeffff
 8003588:	00001388 	.word	0x00001388
 800358c:	efffffff 	.word	0xefffffff
 8003590:	ffffcfff 	.word	0xffffcfff
 8003594:	ffff3fff 	.word	0xffff3fff

08003598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0a8      	b.n	80036fc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d109      	bne.n	80035c6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	2382      	movs	r3, #130	@ 0x82
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d009      	beq.n	80035d2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	61da      	str	r2, [r3, #28]
 80035c4:	e005      	b.n	80035d2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	225d      	movs	r2, #93	@ 0x5d
 80035dc:	5c9b      	ldrb	r3, [r3, r2]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d107      	bne.n	80035f4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	225c      	movs	r2, #92	@ 0x5c
 80035e8:	2100      	movs	r1, #0
 80035ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7fd fd74 	bl	80010dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	225d      	movs	r2, #93	@ 0x5d
 80035f8:	2102      	movs	r1, #2
 80035fa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2140      	movs	r1, #64	@ 0x40
 8003608:	438a      	bics	r2, r1
 800360a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	23e0      	movs	r3, #224	@ 0xe0
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	429a      	cmp	r2, r3
 8003616:	d902      	bls.n	800361e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	e002      	b.n	8003624 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	015b      	lsls	r3, r3, #5
 8003622:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	23f0      	movs	r3, #240	@ 0xf0
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	429a      	cmp	r2, r3
 800362e:	d008      	beq.n	8003642 <HAL_SPI_Init+0xaa>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68da      	ldr	r2, [r3, #12]
 8003634:	23e0      	movs	r3, #224	@ 0xe0
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	429a      	cmp	r2, r3
 800363a:	d002      	beq.n	8003642 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	2382      	movs	r3, #130	@ 0x82
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	401a      	ands	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6899      	ldr	r1, [r3, #8]
 8003650:	2384      	movs	r3, #132	@ 0x84
 8003652:	021b      	lsls	r3, r3, #8
 8003654:	400b      	ands	r3, r1
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	2102      	movs	r1, #2
 800365e:	400b      	ands	r3, r1
 8003660:	431a      	orrs	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	2101      	movs	r1, #1
 8003668:	400b      	ands	r3, r1
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6999      	ldr	r1, [r3, #24]
 8003670:	2380      	movs	r3, #128	@ 0x80
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	400b      	ands	r3, r1
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69db      	ldr	r3, [r3, #28]
 800367c:	2138      	movs	r1, #56	@ 0x38
 800367e:	400b      	ands	r3, r1
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	2180      	movs	r1, #128	@ 0x80
 8003688:	400b      	ands	r3, r1
 800368a:	431a      	orrs	r2, r3
 800368c:	0011      	movs	r1, r2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003692:	2380      	movs	r3, #128	@ 0x80
 8003694:	019b      	lsls	r3, r3, #6
 8003696:	401a      	ands	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	0c1b      	lsrs	r3, r3, #16
 80036a6:	2204      	movs	r2, #4
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	2110      	movs	r1, #16
 80036b0:	400b      	ands	r3, r1
 80036b2:	431a      	orrs	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b8:	2108      	movs	r1, #8
 80036ba:	400b      	ands	r3, r1
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68d9      	ldr	r1, [r3, #12]
 80036c2:	23f0      	movs	r3, #240	@ 0xf0
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	400b      	ands	r3, r1
 80036c8:	431a      	orrs	r2, r3
 80036ca:	0011      	movs	r1, r2
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	2380      	movs	r3, #128	@ 0x80
 80036d0:	015b      	lsls	r3, r3, #5
 80036d2:	401a      	ands	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	69da      	ldr	r2, [r3, #28]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4907      	ldr	r1, [pc, #28]	@ (8003704 <HAL_SPI_Init+0x16c>)
 80036e8:	400a      	ands	r2, r1
 80036ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	225d      	movs	r2, #93	@ 0x5d
 80036f6:	2101      	movs	r1, #1
 80036f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	b004      	add	sp, #16
 8003702:	bd80      	pop	{r7, pc}
 8003704:	fffff7ff 	.word	0xfffff7ff

08003708 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b088      	sub	sp, #32
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	1dbb      	adds	r3, r7, #6
 8003716:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003718:	231f      	movs	r3, #31
 800371a:	18fb      	adds	r3, r7, r3
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	225c      	movs	r2, #92	@ 0x5c
 8003724:	5c9b      	ldrb	r3, [r3, r2]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_SPI_Transmit+0x26>
 800372a:	2302      	movs	r3, #2
 800372c:	e147      	b.n	80039be <HAL_SPI_Transmit+0x2b6>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	225c      	movs	r2, #92	@ 0x5c
 8003732:	2101      	movs	r1, #1
 8003734:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003736:	f7fe f87d 	bl	8001834 <HAL_GetTick>
 800373a:	0003      	movs	r3, r0
 800373c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800373e:	2316      	movs	r3, #22
 8003740:	18fb      	adds	r3, r7, r3
 8003742:	1dba      	adds	r2, r7, #6
 8003744:	8812      	ldrh	r2, [r2, #0]
 8003746:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	225d      	movs	r2, #93	@ 0x5d
 800374c:	5c9b      	ldrb	r3, [r3, r2]
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d004      	beq.n	800375e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003754:	231f      	movs	r3, #31
 8003756:	18fb      	adds	r3, r7, r3
 8003758:	2202      	movs	r2, #2
 800375a:	701a      	strb	r2, [r3, #0]
    goto error;
 800375c:	e128      	b.n	80039b0 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_SPI_Transmit+0x64>
 8003764:	1dbb      	adds	r3, r7, #6
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d104      	bne.n	8003776 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800376c:	231f      	movs	r3, #31
 800376e:	18fb      	adds	r3, r7, r3
 8003770:	2201      	movs	r2, #1
 8003772:	701a      	strb	r2, [r3, #0]
    goto error;
 8003774:	e11c      	b.n	80039b0 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	225d      	movs	r2, #93	@ 0x5d
 800377a:	2103      	movs	r1, #3
 800377c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1dba      	adds	r2, r7, #6
 800378e:	8812      	ldrh	r2, [r2, #0]
 8003790:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1dba      	adds	r2, r7, #6
 8003796:	8812      	ldrh	r2, [r2, #0]
 8003798:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2244      	movs	r2, #68	@ 0x44
 80037a4:	2100      	movs	r1, #0
 80037a6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2246      	movs	r2, #70	@ 0x46
 80037ac:	2100      	movs	r1, #0
 80037ae:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	2380      	movs	r3, #128	@ 0x80
 80037c2:	021b      	lsls	r3, r3, #8
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d110      	bne.n	80037ea <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2140      	movs	r1, #64	@ 0x40
 80037d4:	438a      	bics	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2180      	movs	r1, #128	@ 0x80
 80037e4:	01c9      	lsls	r1, r1, #7
 80037e6:	430a      	orrs	r2, r1
 80037e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2240      	movs	r2, #64	@ 0x40
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b40      	cmp	r3, #64	@ 0x40
 80037f6:	d007      	beq.n	8003808 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2140      	movs	r1, #64	@ 0x40
 8003804:	430a      	orrs	r2, r1
 8003806:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	23e0      	movs	r3, #224	@ 0xe0
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	429a      	cmp	r2, r3
 8003812:	d952      	bls.n	80038ba <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <HAL_SPI_Transmit+0x11e>
 800381c:	2316      	movs	r3, #22
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	881b      	ldrh	r3, [r3, #0]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d143      	bne.n	80038ae <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800382a:	881a      	ldrh	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003836:	1c9a      	adds	r2, r3, #2
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003840:	b29b      	uxth	r3, r3
 8003842:	3b01      	subs	r3, #1
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800384a:	e030      	b.n	80038ae <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2202      	movs	r2, #2
 8003854:	4013      	ands	r3, r2
 8003856:	2b02      	cmp	r3, #2
 8003858:	d112      	bne.n	8003880 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385e:	881a      	ldrh	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	1c9a      	adds	r2, r3, #2
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800387e:	e016      	b.n	80038ae <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003880:	f7fd ffd8 	bl	8001834 <HAL_GetTick>
 8003884:	0002      	movs	r2, r0
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d802      	bhi.n	8003896 <HAL_SPI_Transmit+0x18e>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	3301      	adds	r3, #1
 8003894:	d102      	bne.n	800389c <HAL_SPI_Transmit+0x194>
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d108      	bne.n	80038ae <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800389c:	231f      	movs	r3, #31
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	2203      	movs	r2, #3
 80038a2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	225d      	movs	r2, #93	@ 0x5d
 80038a8:	2101      	movs	r1, #1
 80038aa:	5499      	strb	r1, [r3, r2]
          goto error;
 80038ac:	e080      	b.n	80039b0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1c9      	bne.n	800384c <HAL_SPI_Transmit+0x144>
 80038b8:	e053      	b.n	8003962 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d004      	beq.n	80038cc <HAL_SPI_Transmit+0x1c4>
 80038c2:	2316      	movs	r3, #22
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	881b      	ldrh	r3, [r3, #0]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d145      	bne.n	8003958 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	330c      	adds	r3, #12
 80038d6:	7812      	ldrb	r2, [r2, #0]
 80038d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80038f2:	e031      	b.n	8003958 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2202      	movs	r2, #2
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d113      	bne.n	800392a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	330c      	adds	r3, #12
 800390c:	7812      	ldrb	r2, [r2, #0]
 800390e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800391e:	b29b      	uxth	r3, r3
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003928:	e016      	b.n	8003958 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800392a:	f7fd ff83 	bl	8001834 <HAL_GetTick>
 800392e:	0002      	movs	r2, r0
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d802      	bhi.n	8003940 <HAL_SPI_Transmit+0x238>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	3301      	adds	r3, #1
 800393e:	d102      	bne.n	8003946 <HAL_SPI_Transmit+0x23e>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d108      	bne.n	8003958 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8003946:	231f      	movs	r3, #31
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	2203      	movs	r2, #3
 800394c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	225d      	movs	r2, #93	@ 0x5d
 8003952:	2101      	movs	r1, #1
 8003954:	5499      	strb	r1, [r3, r2]
          goto error;
 8003956:	e02b      	b.n	80039b0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1c8      	bne.n	80038f4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	6839      	ldr	r1, [r7, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	0018      	movs	r0, r3
 800396a:	f000 fb3f 	bl	8003fec <SPI_EndRxTxTransaction>
 800396e:	1e03      	subs	r3, r0, #0
 8003970:	d002      	beq.n	8003978 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10a      	bne.n	8003996 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003980:	2300      	movs	r3, #0
 8003982:	613b      	str	r3, [r7, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	613b      	str	r3, [r7, #16]
 8003994:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399a:	2b00      	cmp	r3, #0
 800399c:	d004      	beq.n	80039a8 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800399e:	231f      	movs	r3, #31
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	2201      	movs	r2, #1
 80039a4:	701a      	strb	r2, [r3, #0]
 80039a6:	e003      	b.n	80039b0 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	225d      	movs	r2, #93	@ 0x5d
 80039ac:	2101      	movs	r1, #1
 80039ae:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	225c      	movs	r2, #92	@ 0x5c
 80039b4:	2100      	movs	r1, #0
 80039b6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80039b8:	231f      	movs	r3, #31
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
}
 80039be:	0018      	movs	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b008      	add	sp, #32
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
 80039d4:	001a      	movs	r2, r3
 80039d6:	1cbb      	adds	r3, r7, #2
 80039d8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80039da:	2301      	movs	r3, #1
 80039dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80039de:	2323      	movs	r3, #35	@ 0x23
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	225c      	movs	r2, #92	@ 0x5c
 80039ea:	5c9b      	ldrb	r3, [r3, r2]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d101      	bne.n	80039f4 <HAL_SPI_TransmitReceive+0x2c>
 80039f0:	2302      	movs	r3, #2
 80039f2:	e1c4      	b.n	8003d7e <HAL_SPI_TransmitReceive+0x3b6>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	225c      	movs	r2, #92	@ 0x5c
 80039f8:	2101      	movs	r1, #1
 80039fa:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039fc:	f7fd ff1a 	bl	8001834 <HAL_GetTick>
 8003a00:	0003      	movs	r3, r0
 8003a02:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a04:	201b      	movs	r0, #27
 8003a06:	183b      	adds	r3, r7, r0
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	215d      	movs	r1, #93	@ 0x5d
 8003a0c:	5c52      	ldrb	r2, [r2, r1]
 8003a0e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003a16:	2312      	movs	r3, #18
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	1cba      	adds	r2, r7, #2
 8003a1c:	8812      	ldrh	r2, [r2, #0]
 8003a1e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a20:	183b      	adds	r3, r7, r0
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d011      	beq.n	8003a4c <HAL_SPI_TransmitReceive+0x84>
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	2382      	movs	r3, #130	@ 0x82
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d107      	bne.n	8003a42 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d103      	bne.n	8003a42 <HAL_SPI_TransmitReceive+0x7a>
 8003a3a:	183b      	adds	r3, r7, r0
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d004      	beq.n	8003a4c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003a42:	2323      	movs	r3, #35	@ 0x23
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	2202      	movs	r2, #2
 8003a48:	701a      	strb	r2, [r3, #0]
    goto error;
 8003a4a:	e191      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d006      	beq.n	8003a60 <HAL_SPI_TransmitReceive+0x98>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_SPI_TransmitReceive+0x98>
 8003a58:	1cbb      	adds	r3, r7, #2
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d104      	bne.n	8003a6a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003a60:	2323      	movs	r3, #35	@ 0x23
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2201      	movs	r2, #1
 8003a66:	701a      	strb	r2, [r3, #0]
    goto error;
 8003a68:	e182      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	225d      	movs	r2, #93	@ 0x5d
 8003a6e:	5c9b      	ldrb	r3, [r3, r2]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d003      	beq.n	8003a7e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	225d      	movs	r2, #93	@ 0x5d
 8003a7a:	2105      	movs	r1, #5
 8003a7c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	1cba      	adds	r2, r7, #2
 8003a8e:	2146      	movs	r1, #70	@ 0x46
 8003a90:	8812      	ldrh	r2, [r2, #0]
 8003a92:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1cba      	adds	r2, r7, #2
 8003a98:	2144      	movs	r1, #68	@ 0x44
 8003a9a:	8812      	ldrh	r2, [r2, #0]
 8003a9c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	1cba      	adds	r2, r7, #2
 8003aa8:	8812      	ldrh	r2, [r2, #0]
 8003aaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	1cba      	adds	r2, r7, #2
 8003ab0:	8812      	ldrh	r2, [r2, #0]
 8003ab2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	23e0      	movs	r3, #224	@ 0xe0
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d908      	bls.n	8003ade <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685a      	ldr	r2, [r3, #4]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	49ac      	ldr	r1, [pc, #688]	@ (8003d88 <HAL_SPI_TransmitReceive+0x3c0>)
 8003ad8:	400a      	ands	r2, r1
 8003ada:	605a      	str	r2, [r3, #4]
 8003adc:	e008      	b.n	8003af0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2180      	movs	r1, #128	@ 0x80
 8003aea:	0149      	lsls	r1, r1, #5
 8003aec:	430a      	orrs	r2, r1
 8003aee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2240      	movs	r2, #64	@ 0x40
 8003af8:	4013      	ands	r3, r2
 8003afa:	2b40      	cmp	r3, #64	@ 0x40
 8003afc:	d007      	beq.n	8003b0e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2140      	movs	r1, #64	@ 0x40
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	23e0      	movs	r3, #224	@ 0xe0
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d800      	bhi.n	8003b1c <HAL_SPI_TransmitReceive+0x154>
 8003b1a:	e083      	b.n	8003c24 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d005      	beq.n	8003b30 <HAL_SPI_TransmitReceive+0x168>
 8003b24:	2312      	movs	r3, #18
 8003b26:	18fb      	adds	r3, r7, r3
 8003b28:	881b      	ldrh	r3, [r3, #0]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d000      	beq.n	8003b30 <HAL_SPI_TransmitReceive+0x168>
 8003b2e:	e06d      	b.n	8003c0c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b34:	881a      	ldrh	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b40:	1c9a      	adds	r2, r3, #2
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b54:	e05a      	b.n	8003c0c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d11b      	bne.n	8003b9c <HAL_SPI_TransmitReceive+0x1d4>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d016      	beq.n	8003b9c <HAL_SPI_TransmitReceive+0x1d4>
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d113      	bne.n	8003b9c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	881a      	ldrh	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b84:	1c9a      	adds	r2, r3, #2
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d11c      	bne.n	8003be4 <HAL_SPI_TransmitReceive+0x21c>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2246      	movs	r2, #70	@ 0x46
 8003bae:	5a9b      	ldrh	r3, [r3, r2]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d016      	beq.n	8003be4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc0:	b292      	uxth	r2, r2
 8003bc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc8:	1c9a      	adds	r2, r3, #2
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2246      	movs	r2, #70	@ 0x46
 8003bd2:	5a9b      	ldrh	r3, [r3, r2]
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b299      	uxth	r1, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2246      	movs	r2, #70	@ 0x46
 8003bde:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003be0:	2301      	movs	r3, #1
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003be4:	f7fd fe26 	bl	8001834 <HAL_GetTick>
 8003be8:	0002      	movs	r2, r0
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d80b      	bhi.n	8003c0c <HAL_SPI_TransmitReceive+0x244>
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	d008      	beq.n	8003c0c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8003bfa:	2323      	movs	r3, #35	@ 0x23
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	2203      	movs	r2, #3
 8003c00:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	225d      	movs	r2, #93	@ 0x5d
 8003c06:	2101      	movs	r1, #1
 8003c08:	5499      	strb	r1, [r3, r2]
        goto error;
 8003c0a:	e0b1      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d19f      	bne.n	8003b56 <HAL_SPI_TransmitReceive+0x18e>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2246      	movs	r2, #70	@ 0x46
 8003c1a:	5a9b      	ldrh	r3, [r3, r2]
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d199      	bne.n	8003b56 <HAL_SPI_TransmitReceive+0x18e>
 8003c22:	e089      	b.n	8003d38 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_SPI_TransmitReceive+0x270>
 8003c2c:	2312      	movs	r3, #18
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d000      	beq.n	8003c38 <HAL_SPI_TransmitReceive+0x270>
 8003c36:	e074      	b.n	8003d22 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	330c      	adds	r3, #12
 8003c42:	7812      	ldrb	r2, [r2, #0]
 8003c44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4a:	1c5a      	adds	r2, r3, #1
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	3b01      	subs	r3, #1
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c5e:	e060      	b.n	8003d22 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	2202      	movs	r2, #2
 8003c68:	4013      	ands	r3, r2
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d11c      	bne.n	8003ca8 <HAL_SPI_TransmitReceive+0x2e0>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d017      	beq.n	8003ca8 <HAL_SPI_TransmitReceive+0x2e0>
 8003c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d114      	bne.n	8003ca8 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	330c      	adds	r3, #12
 8003c88:	7812      	ldrb	r2, [r2, #0]
 8003c8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c90:	1c5a      	adds	r2, r3, #1
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d11e      	bne.n	8003cf4 <HAL_SPI_TransmitReceive+0x32c>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2246      	movs	r2, #70	@ 0x46
 8003cba:	5a9b      	ldrh	r3, [r3, r2]
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d018      	beq.n	8003cf4 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	330c      	adds	r3, #12
 8003cc8:	001a      	movs	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	7812      	ldrb	r2, [r2, #0]
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2246      	movs	r2, #70	@ 0x46
 8003ce2:	5a9b      	ldrh	r3, [r3, r2]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b299      	uxth	r1, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2246      	movs	r2, #70	@ 0x46
 8003cee:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003cf4:	f7fd fd9e 	bl	8001834 <HAL_GetTick>
 8003cf8:	0002      	movs	r2, r0
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d802      	bhi.n	8003d0a <HAL_SPI_TransmitReceive+0x342>
 8003d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d06:	3301      	adds	r3, #1
 8003d08:	d102      	bne.n	8003d10 <HAL_SPI_TransmitReceive+0x348>
 8003d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d108      	bne.n	8003d22 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003d10:	2323      	movs	r3, #35	@ 0x23
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	2203      	movs	r2, #3
 8003d16:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	225d      	movs	r2, #93	@ 0x5d
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	5499      	strb	r1, [r3, r2]
        goto error;
 8003d20:	e026      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d199      	bne.n	8003c60 <HAL_SPI_TransmitReceive+0x298>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2246      	movs	r2, #70	@ 0x46
 8003d30:	5a9b      	ldrh	r3, [r3, r2]
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d193      	bne.n	8003c60 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d38:	69fa      	ldr	r2, [r7, #28]
 8003d3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 f954 	bl	8003fec <SPI_EndRxTxTransaction>
 8003d44:	1e03      	subs	r3, r0, #0
 8003d46:	d006      	beq.n	8003d56 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8003d48:	2323      	movs	r3, #35	@ 0x23
 8003d4a:	18fb      	adds	r3, r7, r3
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2220      	movs	r2, #32
 8003d54:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d004      	beq.n	8003d68 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8003d5e:	2323      	movs	r3, #35	@ 0x23
 8003d60:	18fb      	adds	r3, r7, r3
 8003d62:	2201      	movs	r2, #1
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	e003      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	225d      	movs	r2, #93	@ 0x5d
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	225c      	movs	r2, #92	@ 0x5c
 8003d74:	2100      	movs	r1, #0
 8003d76:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003d78:	2323      	movs	r3, #35	@ 0x23
 8003d7a:	18fb      	adds	r3, r7, r3
 8003d7c:	781b      	ldrb	r3, [r3, #0]
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b00a      	add	sp, #40	@ 0x28
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	46c0      	nop			@ (mov r8, r8)
 8003d88:	ffffefff 	.word	0xffffefff

08003d8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	1dfb      	adds	r3, r7, #7
 8003d9a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d9c:	f7fd fd4a 	bl	8001834 <HAL_GetTick>
 8003da0:	0002      	movs	r2, r0
 8003da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	18d3      	adds	r3, r2, r3
 8003daa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dac:	f7fd fd42 	bl	8001834 <HAL_GetTick>
 8003db0:	0003      	movs	r3, r0
 8003db2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003db4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ea0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	015b      	lsls	r3, r3, #5
 8003dba:	0d1b      	lsrs	r3, r3, #20
 8003dbc:	69fa      	ldr	r2, [r7, #28]
 8003dbe:	4353      	muls	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dc2:	e058      	b.n	8003e76 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	d055      	beq.n	8003e76 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dca:	f7fd fd33 	bl	8001834 <HAL_GetTick>
 8003dce:	0002      	movs	r2, r0
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	69fa      	ldr	r2, [r7, #28]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d902      	bls.n	8003de0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d142      	bne.n	8003e66 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	21e0      	movs	r1, #224	@ 0xe0
 8003dec:	438a      	bics	r2, r1
 8003dee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	2382      	movs	r3, #130	@ 0x82
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d113      	bne.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	021b      	lsls	r3, r3, #8
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d005      	beq.n	8003e14 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	2380      	movs	r3, #128	@ 0x80
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d107      	bne.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2140      	movs	r1, #64	@ 0x40
 8003e20:	438a      	bics	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e28:	2380      	movs	r3, #128	@ 0x80
 8003e2a:	019b      	lsls	r3, r3, #6
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d110      	bne.n	8003e52 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	491a      	ldr	r1, [pc, #104]	@ (8003ea4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003e3c:	400a      	ands	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	0189      	lsls	r1, r1, #6
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	225d      	movs	r2, #93	@ 0x5d
 8003e56:	2101      	movs	r1, #1
 8003e58:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	225c      	movs	r2, #92	@ 0x5c
 8003e5e:	2100      	movs	r1, #0
 8003e60:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e017      	b.n	8003e96 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	3b01      	subs	r3, #1
 8003e74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	425a      	negs	r2, r3
 8003e86:	4153      	adcs	r3, r2
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	001a      	movs	r2, r3
 8003e8c:	1dfb      	adds	r3, r7, #7
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d197      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b008      	add	sp, #32
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	200000c0 	.word	0x200000c0
 8003ea4:	ffffdfff 	.word	0xffffdfff

08003ea8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08a      	sub	sp, #40	@ 0x28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
 8003eb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003eb6:	2317      	movs	r3, #23
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2200      	movs	r2, #0
 8003ebc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ebe:	f7fd fcb9 	bl	8001834 <HAL_GetTick>
 8003ec2:	0002      	movs	r2, r0
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	18d3      	adds	r3, r2, r3
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003ece:	f7fd fcb1 	bl	8001834 <HAL_GetTick>
 8003ed2:	0003      	movs	r3, r0
 8003ed4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ede:	4b41      	ldr	r3, [pc, #260]	@ (8003fe4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	0013      	movs	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	189b      	adds	r3, r3, r2
 8003ee8:	00da      	lsls	r2, r3, #3
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	0d1b      	lsrs	r3, r3, #20
 8003eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef0:	4353      	muls	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ef4:	e068      	b.n	8003fc8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	23c0      	movs	r3, #192	@ 0xc0
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d10a      	bne.n	8003f16 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d107      	bne.n	8003f16 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	2117      	movs	r1, #23
 8003f0e:	187b      	adds	r3, r7, r1
 8003f10:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f12:	187b      	adds	r3, r7, r1
 8003f14:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	d055      	beq.n	8003fc8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f1c:	f7fd fc8a 	bl	8001834 <HAL_GetTick>
 8003f20:	0002      	movs	r2, r0
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d902      	bls.n	8003f32 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d142      	bne.n	8003fb8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	21e0      	movs	r1, #224	@ 0xe0
 8003f3e:	438a      	bics	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	2382      	movs	r3, #130	@ 0x82
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d113      	bne.n	8003f76 <SPI_WaitFifoStateUntilTimeout+0xce>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	2380      	movs	r3, #128	@ 0x80
 8003f54:	021b      	lsls	r3, r3, #8
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d005      	beq.n	8003f66 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689a      	ldr	r2, [r3, #8]
 8003f5e:	2380      	movs	r3, #128	@ 0x80
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d107      	bne.n	8003f76 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2140      	movs	r1, #64	@ 0x40
 8003f72:	438a      	bics	r2, r1
 8003f74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f7a:	2380      	movs	r3, #128	@ 0x80
 8003f7c:	019b      	lsls	r3, r3, #6
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d110      	bne.n	8003fa4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4916      	ldr	r1, [pc, #88]	@ (8003fe8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003f8e:	400a      	ands	r2, r1
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2180      	movs	r1, #128	@ 0x80
 8003f9e:	0189      	lsls	r1, r1, #6
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	225d      	movs	r2, #93	@ 0x5d
 8003fa8:	2101      	movs	r1, #1
 8003faa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	225c      	movs	r2, #92	@ 0x5c
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e010      	b.n	8003fda <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d18e      	bne.n	8003ef6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	0018      	movs	r0, r3
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b00a      	add	sp, #40	@ 0x28
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
 8003fe4:	200000c0 	.word	0x200000c0
 8003fe8:	ffffdfff 	.word	0xffffdfff

08003fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	23c0      	movs	r3, #192	@ 0xc0
 8003ffc:	0159      	lsls	r1, r3, #5
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	0013      	movs	r3, r2
 8004006:	2200      	movs	r2, #0
 8004008:	f7ff ff4e 	bl	8003ea8 <SPI_WaitFifoStateUntilTimeout>
 800400c:	1e03      	subs	r3, r0, #0
 800400e:	d007      	beq.n	8004020 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	2220      	movs	r2, #32
 8004016:	431a      	orrs	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e027      	b.n	8004070 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	0013      	movs	r3, r2
 800402a:	2200      	movs	r2, #0
 800402c:	2180      	movs	r1, #128	@ 0x80
 800402e:	f7ff fead 	bl	8003d8c <SPI_WaitFlagStateUntilTimeout>
 8004032:	1e03      	subs	r3, r0, #0
 8004034:	d007      	beq.n	8004046 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800403a:	2220      	movs	r2, #32
 800403c:	431a      	orrs	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e014      	b.n	8004070 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	23c0      	movs	r3, #192	@ 0xc0
 800404a:	00d9      	lsls	r1, r3, #3
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	0013      	movs	r3, r2
 8004054:	2200      	movs	r2, #0
 8004056:	f7ff ff27 	bl	8003ea8 <SPI_WaitFifoStateUntilTimeout>
 800405a:	1e03      	subs	r3, r0, #0
 800405c:	d007      	beq.n	800406e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004062:	2220      	movs	r2, #32
 8004064:	431a      	orrs	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e000      	b.n	8004070 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	0018      	movs	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	b004      	add	sp, #16
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e04a      	b.n	8004120 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	223d      	movs	r2, #61	@ 0x3d
 800408e:	5c9b      	ldrb	r3, [r3, r2]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d107      	bne.n	80040a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	223c      	movs	r2, #60	@ 0x3c
 800409a:	2100      	movs	r1, #0
 800409c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	0018      	movs	r0, r3
 80040a2:	f7fd fa17 	bl	80014d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	223d      	movs	r2, #61	@ 0x3d
 80040aa:	2102      	movs	r1, #2
 80040ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3304      	adds	r3, #4
 80040b6:	0019      	movs	r1, r3
 80040b8:	0010      	movs	r0, r2
 80040ba:	f000 fb13 	bl	80046e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2248      	movs	r2, #72	@ 0x48
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	223e      	movs	r2, #62	@ 0x3e
 80040ca:	2101      	movs	r1, #1
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	223f      	movs	r2, #63	@ 0x3f
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2240      	movs	r2, #64	@ 0x40
 80040da:	2101      	movs	r1, #1
 80040dc:	5499      	strb	r1, [r3, r2]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2241      	movs	r2, #65	@ 0x41
 80040e2:	2101      	movs	r1, #1
 80040e4:	5499      	strb	r1, [r3, r2]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2242      	movs	r2, #66	@ 0x42
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2243      	movs	r2, #67	@ 0x43
 80040f2:	2101      	movs	r1, #1
 80040f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2244      	movs	r2, #68	@ 0x44
 80040fa:	2101      	movs	r1, #1
 80040fc:	5499      	strb	r1, [r3, r2]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2245      	movs	r2, #69	@ 0x45
 8004102:	2101      	movs	r1, #1
 8004104:	5499      	strb	r1, [r3, r2]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2246      	movs	r2, #70	@ 0x46
 800410a:	2101      	movs	r1, #1
 800410c:	5499      	strb	r1, [r3, r2]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2247      	movs	r2, #71	@ 0x47
 8004112:	2101      	movs	r1, #1
 8004114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	223d      	movs	r2, #61	@ 0x3d
 800411a:	2101      	movs	r1, #1
 800411c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	0018      	movs	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	223d      	movs	r2, #61	@ 0x3d
 8004134:	5c9b      	ldrb	r3, [r3, r2]
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b01      	cmp	r3, #1
 800413a:	d001      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e03c      	b.n	80041ba <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	223d      	movs	r2, #61	@ 0x3d
 8004144:	2102      	movs	r1, #2
 8004146:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68da      	ldr	r2, [r3, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2101      	movs	r1, #1
 8004154:	430a      	orrs	r2, r1
 8004156:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a19      	ldr	r2, [pc, #100]	@ (80041c4 <HAL_TIM_Base_Start_IT+0x9c>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d009      	beq.n	8004176 <HAL_TIM_Base_Start_IT+0x4e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a18      	ldr	r2, [pc, #96]	@ (80041c8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d004      	beq.n	8004176 <HAL_TIM_Base_Start_IT+0x4e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a16      	ldr	r2, [pc, #88]	@ (80041cc <HAL_TIM_Base_Start_IT+0xa4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d116      	bne.n	80041a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	4a14      	ldr	r2, [pc, #80]	@ (80041d0 <HAL_TIM_Base_Start_IT+0xa8>)
 800417e:	4013      	ands	r3, r2
 8004180:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2b06      	cmp	r3, #6
 8004186:	d016      	beq.n	80041b6 <HAL_TIM_Base_Start_IT+0x8e>
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	2380      	movs	r3, #128	@ 0x80
 800418c:	025b      	lsls	r3, r3, #9
 800418e:	429a      	cmp	r2, r3
 8004190:	d011      	beq.n	80041b6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2101      	movs	r1, #1
 800419e:	430a      	orrs	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a2:	e008      	b.n	80041b6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2101      	movs	r1, #1
 80041b0:	430a      	orrs	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	e000      	b.n	80041b8 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041b6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	0018      	movs	r0, r3
 80041bc:	46bd      	mov	sp, r7
 80041be:	b004      	add	sp, #16
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	40012c00 	.word	0x40012c00
 80041c8:	40000400 	.word	0x40000400
 80041cc:	40014000 	.word	0x40014000
 80041d0:	00010007 	.word	0x00010007

080041d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e04a      	b.n	800427c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	223d      	movs	r2, #61	@ 0x3d
 80041ea:	5c9b      	ldrb	r3, [r3, r2]
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d107      	bne.n	8004202 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	223c      	movs	r2, #60	@ 0x3c
 80041f6:	2100      	movs	r1, #0
 80041f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	0018      	movs	r0, r3
 80041fe:	f000 f841 	bl	8004284 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	223d      	movs	r2, #61	@ 0x3d
 8004206:	2102      	movs	r1, #2
 8004208:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3304      	adds	r3, #4
 8004212:	0019      	movs	r1, r3
 8004214:	0010      	movs	r0, r2
 8004216:	f000 fa65 	bl	80046e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2248      	movs	r2, #72	@ 0x48
 800421e:	2101      	movs	r1, #1
 8004220:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	223e      	movs	r2, #62	@ 0x3e
 8004226:	2101      	movs	r1, #1
 8004228:	5499      	strb	r1, [r3, r2]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	223f      	movs	r2, #63	@ 0x3f
 800422e:	2101      	movs	r1, #1
 8004230:	5499      	strb	r1, [r3, r2]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2240      	movs	r2, #64	@ 0x40
 8004236:	2101      	movs	r1, #1
 8004238:	5499      	strb	r1, [r3, r2]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2241      	movs	r2, #65	@ 0x41
 800423e:	2101      	movs	r1, #1
 8004240:	5499      	strb	r1, [r3, r2]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2242      	movs	r2, #66	@ 0x42
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2243      	movs	r2, #67	@ 0x43
 800424e:	2101      	movs	r1, #1
 8004250:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2244      	movs	r2, #68	@ 0x44
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2245      	movs	r2, #69	@ 0x45
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2246      	movs	r2, #70	@ 0x46
 8004266:	2101      	movs	r1, #1
 8004268:	5499      	strb	r1, [r3, r2]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2247      	movs	r2, #71	@ 0x47
 800426e:	2101      	movs	r1, #1
 8004270:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	223d      	movs	r2, #61	@ 0x3d
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800428c:	46c0      	nop			@ (mov r8, r8)
 800428e:	46bd      	mov	sp, r7
 8004290:	b002      	add	sp, #8
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2202      	movs	r2, #2
 80042b0:	4013      	ands	r3, r2
 80042b2:	d021      	beq.n	80042f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2202      	movs	r2, #2
 80042b8:	4013      	ands	r3, r2
 80042ba:	d01d      	beq.n	80042f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2203      	movs	r2, #3
 80042c2:	4252      	negs	r2, r2
 80042c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	2203      	movs	r2, #3
 80042d4:	4013      	ands	r3, r2
 80042d6:	d004      	beq.n	80042e2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	0018      	movs	r0, r3
 80042dc:	f000 f9ea 	bl	80046b4 <HAL_TIM_IC_CaptureCallback>
 80042e0:	e007      	b.n	80042f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	0018      	movs	r0, r3
 80042e6:	f000 f9dd 	bl	80046a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	0018      	movs	r0, r3
 80042ee:	f000 f9e9 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2204      	movs	r2, #4
 80042fc:	4013      	ands	r3, r2
 80042fe:	d022      	beq.n	8004346 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2204      	movs	r2, #4
 8004304:	4013      	ands	r3, r2
 8004306:	d01e      	beq.n	8004346 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2205      	movs	r2, #5
 800430e:	4252      	negs	r2, r2
 8004310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2202      	movs	r2, #2
 8004316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	23c0      	movs	r3, #192	@ 0xc0
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4013      	ands	r3, r2
 8004324:	d004      	beq.n	8004330 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	0018      	movs	r0, r3
 800432a:	f000 f9c3 	bl	80046b4 <HAL_TIM_IC_CaptureCallback>
 800432e:	e007      	b.n	8004340 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	0018      	movs	r0, r3
 8004334:	f000 f9b6 	bl	80046a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	0018      	movs	r0, r3
 800433c:	f000 f9c2 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2208      	movs	r2, #8
 800434a:	4013      	ands	r3, r2
 800434c:	d021      	beq.n	8004392 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2208      	movs	r2, #8
 8004352:	4013      	ands	r3, r2
 8004354:	d01d      	beq.n	8004392 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2209      	movs	r2, #9
 800435c:	4252      	negs	r2, r2
 800435e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2204      	movs	r2, #4
 8004364:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	2203      	movs	r2, #3
 800436e:	4013      	ands	r3, r2
 8004370:	d004      	beq.n	800437c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	0018      	movs	r0, r3
 8004376:	f000 f99d 	bl	80046b4 <HAL_TIM_IC_CaptureCallback>
 800437a:	e007      	b.n	800438c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	0018      	movs	r0, r3
 8004380:	f000 f990 	bl	80046a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	0018      	movs	r0, r3
 8004388:	f000 f99c 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2210      	movs	r2, #16
 8004396:	4013      	ands	r3, r2
 8004398:	d022      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2210      	movs	r2, #16
 800439e:	4013      	ands	r3, r2
 80043a0:	d01e      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2211      	movs	r2, #17
 80043a8:	4252      	negs	r2, r2
 80043aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2208      	movs	r2, #8
 80043b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69da      	ldr	r2, [r3, #28]
 80043b8:	23c0      	movs	r3, #192	@ 0xc0
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4013      	ands	r3, r2
 80043be:	d004      	beq.n	80043ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f000 f976 	bl	80046b4 <HAL_TIM_IC_CaptureCallback>
 80043c8:	e007      	b.n	80043da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	0018      	movs	r0, r3
 80043ce:	f000 f969 	bl	80046a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	0018      	movs	r0, r3
 80043d6:	f000 f975 	bl	80046c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2201      	movs	r2, #1
 80043e4:	4013      	ands	r3, r2
 80043e6:	d00c      	beq.n	8004402 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	4013      	ands	r3, r2
 80043ee:	d008      	beq.n	8004402 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2202      	movs	r2, #2
 80043f6:	4252      	negs	r2, r2
 80043f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f7fc fe05 	bl	800100c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2280      	movs	r2, #128	@ 0x80
 8004406:	4013      	ands	r3, r2
 8004408:	d104      	bne.n	8004414 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	2380      	movs	r3, #128	@ 0x80
 800440e:	019b      	lsls	r3, r3, #6
 8004410:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004412:	d00b      	beq.n	800442c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2280      	movs	r2, #128	@ 0x80
 8004418:	4013      	ands	r3, r2
 800441a:	d007      	beq.n	800442c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a1e      	ldr	r2, [pc, #120]	@ (800449c <HAL_TIM_IRQHandler+0x208>)
 8004422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	0018      	movs	r0, r3
 8004428:	f000 fcac 	bl	8004d84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800442c:	68ba      	ldr	r2, [r7, #8]
 800442e:	2380      	movs	r3, #128	@ 0x80
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	4013      	ands	r3, r2
 8004434:	d00b      	beq.n	800444e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2280      	movs	r2, #128	@ 0x80
 800443a:	4013      	ands	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a17      	ldr	r2, [pc, #92]	@ (80044a0 <HAL_TIM_IRQHandler+0x20c>)
 8004444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	0018      	movs	r0, r3
 800444a:	f000 fca3 	bl	8004d94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2240      	movs	r2, #64	@ 0x40
 8004452:	4013      	ands	r3, r2
 8004454:	d00c      	beq.n	8004470 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2240      	movs	r2, #64	@ 0x40
 800445a:	4013      	ands	r3, r2
 800445c:	d008      	beq.n	8004470 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2241      	movs	r2, #65	@ 0x41
 8004464:	4252      	negs	r2, r2
 8004466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	0018      	movs	r0, r3
 800446c:	f000 f932 	bl	80046d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2220      	movs	r2, #32
 8004474:	4013      	ands	r3, r2
 8004476:	d00c      	beq.n	8004492 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	4013      	ands	r3, r2
 800447e:	d008      	beq.n	8004492 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2221      	movs	r2, #33	@ 0x21
 8004486:	4252      	negs	r2, r2
 8004488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	0018      	movs	r0, r3
 800448e:	f000 fc71 	bl	8004d74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	46bd      	mov	sp, r7
 8004496:	b004      	add	sp, #16
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	ffffdf7f 	.word	0xffffdf7f
 80044a0:	fffffeff 	.word	0xfffffeff

080044a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044b0:	2317      	movs	r3, #23
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	223c      	movs	r2, #60	@ 0x3c
 80044bc:	5c9b      	ldrb	r3, [r3, r2]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d101      	bne.n	80044c6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80044c2:	2302      	movs	r3, #2
 80044c4:	e0e5      	b.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	223c      	movs	r2, #60	@ 0x3c
 80044ca:	2101      	movs	r1, #1
 80044cc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b14      	cmp	r3, #20
 80044d2:	d900      	bls.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80044d4:	e0d1      	b.n	800467a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	009a      	lsls	r2, r3, #2
 80044da:	4b70      	ldr	r3, [pc, #448]	@ (800469c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80044dc:	18d3      	adds	r3, r2, r3
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	0011      	movs	r1, r2
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 f97e 	bl	80047ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2108      	movs	r1, #8
 80044fc:	430a      	orrs	r2, r1
 80044fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2104      	movs	r1, #4
 800450c:	438a      	bics	r2, r1
 800450e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6999      	ldr	r1, [r3, #24]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	619a      	str	r2, [r3, #24]
      break;
 8004522:	e0af      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	0011      	movs	r1, r2
 800452c:	0018      	movs	r0, r3
 800452e:	f000 f9e7 	bl	8004900 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	699a      	ldr	r2, [r3, #24]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2180      	movs	r1, #128	@ 0x80
 800453e:	0109      	lsls	r1, r1, #4
 8004540:	430a      	orrs	r2, r1
 8004542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699a      	ldr	r2, [r3, #24]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4954      	ldr	r1, [pc, #336]	@ (80046a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004550:	400a      	ands	r2, r1
 8004552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6999      	ldr	r1, [r3, #24]
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	021a      	lsls	r2, r3, #8
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	619a      	str	r2, [r3, #24]
      break;
 8004568:	e08c      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	0011      	movs	r1, r2
 8004572:	0018      	movs	r0, r3
 8004574:	f000 fa48 	bl	8004a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	69da      	ldr	r2, [r3, #28]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2108      	movs	r1, #8
 8004584:	430a      	orrs	r2, r1
 8004586:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	69da      	ldr	r2, [r3, #28]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2104      	movs	r1, #4
 8004594:	438a      	bics	r2, r1
 8004596:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	69d9      	ldr	r1, [r3, #28]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	691a      	ldr	r2, [r3, #16]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	61da      	str	r2, [r3, #28]
      break;
 80045aa:	e06b      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	0011      	movs	r1, r2
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 faaf 	bl	8004b18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2180      	movs	r1, #128	@ 0x80
 80045c6:	0109      	lsls	r1, r1, #4
 80045c8:	430a      	orrs	r2, r1
 80045ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69da      	ldr	r2, [r3, #28]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4932      	ldr	r1, [pc, #200]	@ (80046a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80045d8:	400a      	ands	r2, r1
 80045da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	69d9      	ldr	r1, [r3, #28]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	021a      	lsls	r2, r3, #8
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	61da      	str	r2, [r3, #28]
      break;
 80045f0:	e048      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	0011      	movs	r1, r2
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 faf6 	bl	8004bec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2108      	movs	r1, #8
 800460c:	430a      	orrs	r2, r1
 800460e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2104      	movs	r1, #4
 800461c:	438a      	bics	r2, r1
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	691a      	ldr	r2, [r3, #16]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004632:	e027      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	0011      	movs	r1, r2
 800463c:	0018      	movs	r0, r3
 800463e:	f000 fb35 	bl	8004cac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2180      	movs	r1, #128	@ 0x80
 800464e:	0109      	lsls	r1, r1, #4
 8004650:	430a      	orrs	r2, r1
 8004652:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4910      	ldr	r1, [pc, #64]	@ (80046a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004660:	400a      	ands	r2, r1
 8004662:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	021a      	lsls	r2, r3, #8
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004678:	e004      	b.n	8004684 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800467a:	2317      	movs	r3, #23
 800467c:	18fb      	adds	r3, r7, r3
 800467e:	2201      	movs	r2, #1
 8004680:	701a      	strb	r2, [r3, #0]
      break;
 8004682:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	223c      	movs	r2, #60	@ 0x3c
 8004688:	2100      	movs	r1, #0
 800468a:	5499      	strb	r1, [r3, r2]

  return status;
 800468c:	2317      	movs	r3, #23
 800468e:	18fb      	adds	r3, r7, r3
 8004690:	781b      	ldrb	r3, [r3, #0]
}
 8004692:	0018      	movs	r0, r3
 8004694:	46bd      	mov	sp, r7
 8004696:	b006      	add	sp, #24
 8004698:	bd80      	pop	{r7, pc}
 800469a:	46c0      	nop			@ (mov r8, r8)
 800469c:	0800b650 	.word	0x0800b650
 80046a0:	fffffbff 	.word	0xfffffbff

080046a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046ac:	46c0      	nop			@ (mov r8, r8)
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b002      	add	sp, #8
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046bc:	46c0      	nop			@ (mov r8, r8)
 80046be:	46bd      	mov	sp, r7
 80046c0:	b002      	add	sp, #8
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046cc:	46c0      	nop			@ (mov r8, r8)
 80046ce:	46bd      	mov	sp, r7
 80046d0:	b002      	add	sp, #8
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046dc:	46c0      	nop			@ (mov r8, r8)
 80046de:	46bd      	mov	sp, r7
 80046e0:	b002      	add	sp, #8
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a36      	ldr	r2, [pc, #216]	@ (80047d0 <TIM_Base_SetConfig+0xec>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0x20>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a35      	ldr	r2, [pc, #212]	@ (80047d4 <TIM_Base_SetConfig+0xf0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d108      	bne.n	8004716 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2270      	movs	r2, #112	@ 0x70
 8004708:	4393      	bics	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a2d      	ldr	r2, [pc, #180]	@ (80047d0 <TIM_Base_SetConfig+0xec>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d013      	beq.n	8004746 <TIM_Base_SetConfig+0x62>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2c      	ldr	r2, [pc, #176]	@ (80047d4 <TIM_Base_SetConfig+0xf0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00f      	beq.n	8004746 <TIM_Base_SetConfig+0x62>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2b      	ldr	r2, [pc, #172]	@ (80047d8 <TIM_Base_SetConfig+0xf4>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00b      	beq.n	8004746 <TIM_Base_SetConfig+0x62>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2a      	ldr	r2, [pc, #168]	@ (80047dc <TIM_Base_SetConfig+0xf8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d007      	beq.n	8004746 <TIM_Base_SetConfig+0x62>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a29      	ldr	r2, [pc, #164]	@ (80047e0 <TIM_Base_SetConfig+0xfc>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d003      	beq.n	8004746 <TIM_Base_SetConfig+0x62>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a28      	ldr	r2, [pc, #160]	@ (80047e4 <TIM_Base_SetConfig+0x100>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d108      	bne.n	8004758 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4a27      	ldr	r2, [pc, #156]	@ (80047e8 <TIM_Base_SetConfig+0x104>)
 800474a:	4013      	ands	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2280      	movs	r2, #128	@ 0x80
 800475c:	4393      	bics	r3, r2
 800475e:	001a      	movs	r2, r3
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a13      	ldr	r2, [pc, #76]	@ (80047d0 <TIM_Base_SetConfig+0xec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d00b      	beq.n	800479e <TIM_Base_SetConfig+0xba>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a14      	ldr	r2, [pc, #80]	@ (80047dc <TIM_Base_SetConfig+0xf8>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d007      	beq.n	800479e <TIM_Base_SetConfig+0xba>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a13      	ldr	r2, [pc, #76]	@ (80047e0 <TIM_Base_SetConfig+0xfc>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d003      	beq.n	800479e <TIM_Base_SetConfig+0xba>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a12      	ldr	r2, [pc, #72]	@ (80047e4 <TIM_Base_SetConfig+0x100>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d103      	bne.n	80047a6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2201      	movs	r2, #1
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d106      	bne.n	80047c6 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	2201      	movs	r2, #1
 80047be:	4393      	bics	r3, r2
 80047c0:	001a      	movs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	611a      	str	r2, [r3, #16]
  }
}
 80047c6:	46c0      	nop			@ (mov r8, r8)
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b004      	add	sp, #16
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	46c0      	nop			@ (mov r8, r8)
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40002000 	.word	0x40002000
 80047dc:	40014000 	.word	0x40014000
 80047e0:	40014400 	.word	0x40014400
 80047e4:	40014800 	.word	0x40014800
 80047e8:	fffffcff 	.word	0xfffffcff

080047ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	2201      	movs	r2, #1
 8004802:	4393      	bics	r3, r2
 8004804:	001a      	movs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	4a32      	ldr	r2, [pc, #200]	@ (80048e4 <TIM_OC1_SetConfig+0xf8>)
 800481a:	4013      	ands	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2203      	movs	r2, #3
 8004822:	4393      	bics	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	4313      	orrs	r3, r2
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	2202      	movs	r2, #2
 8004834:	4393      	bics	r3, r2
 8004836:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	4313      	orrs	r3, r2
 8004840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a28      	ldr	r2, [pc, #160]	@ (80048e8 <TIM_OC1_SetConfig+0xfc>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_OC1_SetConfig+0x76>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a27      	ldr	r2, [pc, #156]	@ (80048ec <TIM_OC1_SetConfig+0x100>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_OC1_SetConfig+0x76>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a26      	ldr	r2, [pc, #152]	@ (80048f0 <TIM_OC1_SetConfig+0x104>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_OC1_SetConfig+0x76>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a25      	ldr	r2, [pc, #148]	@ (80048f4 <TIM_OC1_SetConfig+0x108>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d10c      	bne.n	800487c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2208      	movs	r2, #8
 8004866:	4393      	bics	r3, r2
 8004868:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2204      	movs	r2, #4
 8004878:	4393      	bics	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a1a      	ldr	r2, [pc, #104]	@ (80048e8 <TIM_OC1_SetConfig+0xfc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d00b      	beq.n	800489c <TIM_OC1_SetConfig+0xb0>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a19      	ldr	r2, [pc, #100]	@ (80048ec <TIM_OC1_SetConfig+0x100>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d007      	beq.n	800489c <TIM_OC1_SetConfig+0xb0>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a18      	ldr	r2, [pc, #96]	@ (80048f0 <TIM_OC1_SetConfig+0x104>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d003      	beq.n	800489c <TIM_OC1_SetConfig+0xb0>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a17      	ldr	r2, [pc, #92]	@ (80048f4 <TIM_OC1_SetConfig+0x108>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d111      	bne.n	80048c0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4a16      	ldr	r2, [pc, #88]	@ (80048f8 <TIM_OC1_SetConfig+0x10c>)
 80048a0:	4013      	ands	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	4a15      	ldr	r2, [pc, #84]	@ (80048fc <TIM_OC1_SetConfig+0x110>)
 80048a8:	4013      	ands	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	46c0      	nop			@ (mov r8, r8)
 80048dc:	46bd      	mov	sp, r7
 80048de:	b006      	add	sp, #24
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	46c0      	nop			@ (mov r8, r8)
 80048e4:	fffeff8f 	.word	0xfffeff8f
 80048e8:	40012c00 	.word	0x40012c00
 80048ec:	40014000 	.word	0x40014000
 80048f0:	40014400 	.word	0x40014400
 80048f4:	40014800 	.word	0x40014800
 80048f8:	fffffeff 	.word	0xfffffeff
 80048fc:	fffffdff 	.word	0xfffffdff

08004900 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	2210      	movs	r2, #16
 8004916:	4393      	bics	r3, r2
 8004918:	001a      	movs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a2e      	ldr	r2, [pc, #184]	@ (80049e8 <TIM_OC2_SetConfig+0xe8>)
 800492e:	4013      	ands	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a2d      	ldr	r2, [pc, #180]	@ (80049ec <TIM_OC2_SetConfig+0xec>)
 8004936:	4013      	ands	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	021b      	lsls	r3, r3, #8
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2220      	movs	r2, #32
 800494a:	4393      	bics	r3, r2
 800494c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a24      	ldr	r2, [pc, #144]	@ (80049f0 <TIM_OC2_SetConfig+0xf0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d10d      	bne.n	800497e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2280      	movs	r2, #128	@ 0x80
 8004966:	4393      	bics	r3, r2
 8004968:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	011b      	lsls	r3, r3, #4
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2240      	movs	r2, #64	@ 0x40
 800497a:	4393      	bics	r3, r2
 800497c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a1b      	ldr	r2, [pc, #108]	@ (80049f0 <TIM_OC2_SetConfig+0xf0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00b      	beq.n	800499e <TIM_OC2_SetConfig+0x9e>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a1a      	ldr	r2, [pc, #104]	@ (80049f4 <TIM_OC2_SetConfig+0xf4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d007      	beq.n	800499e <TIM_OC2_SetConfig+0x9e>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <TIM_OC2_SetConfig+0xf8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_OC2_SetConfig+0x9e>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a18      	ldr	r2, [pc, #96]	@ (80049fc <TIM_OC2_SetConfig+0xfc>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d113      	bne.n	80049c6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4a17      	ldr	r2, [pc, #92]	@ (8004a00 <TIM_OC2_SetConfig+0x100>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	4a16      	ldr	r2, [pc, #88]	@ (8004a04 <TIM_OC2_SetConfig+0x104>)
 80049aa:	4013      	ands	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	621a      	str	r2, [r3, #32]
}
 80049e0:	46c0      	nop			@ (mov r8, r8)
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b006      	add	sp, #24
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	feff8fff 	.word	0xfeff8fff
 80049ec:	fffffcff 	.word	0xfffffcff
 80049f0:	40012c00 	.word	0x40012c00
 80049f4:	40014000 	.word	0x40014000
 80049f8:	40014400 	.word	0x40014400
 80049fc:	40014800 	.word	0x40014800
 8004a00:	fffffbff 	.word	0xfffffbff
 8004a04:	fffff7ff 	.word	0xfffff7ff

08004a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	4a33      	ldr	r2, [pc, #204]	@ (8004aec <TIM_OC3_SetConfig+0xe4>)
 8004a1e:	401a      	ands	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4a2f      	ldr	r2, [pc, #188]	@ (8004af0 <TIM_OC3_SetConfig+0xe8>)
 8004a34:	4013      	ands	r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2203      	movs	r2, #3
 8004a3c:	4393      	bics	r3, r2
 8004a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	4a29      	ldr	r2, [pc, #164]	@ (8004af4 <TIM_OC3_SetConfig+0xec>)
 8004a4e:	4013      	ands	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	021b      	lsls	r3, r3, #8
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a25      	ldr	r2, [pc, #148]	@ (8004af8 <TIM_OC3_SetConfig+0xf0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d10d      	bne.n	8004a82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	4a24      	ldr	r2, [pc, #144]	@ (8004afc <TIM_OC3_SetConfig+0xf4>)
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	4a20      	ldr	r2, [pc, #128]	@ (8004b00 <TIM_OC3_SetConfig+0xf8>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	@ (8004af8 <TIM_OC3_SetConfig+0xf0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00b      	beq.n	8004aa2 <TIM_OC3_SetConfig+0x9a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004b04 <TIM_OC3_SetConfig+0xfc>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d007      	beq.n	8004aa2 <TIM_OC3_SetConfig+0x9a>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a1c      	ldr	r2, [pc, #112]	@ (8004b08 <TIM_OC3_SetConfig+0x100>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <TIM_OC3_SetConfig+0x9a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004b0c <TIM_OC3_SetConfig+0x104>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d113      	bne.n	8004aca <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4a1a      	ldr	r2, [pc, #104]	@ (8004b10 <TIM_OC3_SetConfig+0x108>)
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4a19      	ldr	r2, [pc, #100]	@ (8004b14 <TIM_OC3_SetConfig+0x10c>)
 8004aae:	4013      	ands	r3, r2
 8004ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	621a      	str	r2, [r3, #32]
}
 8004ae4:	46c0      	nop			@ (mov r8, r8)
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	b006      	add	sp, #24
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	fffffeff 	.word	0xfffffeff
 8004af0:	fffeff8f 	.word	0xfffeff8f
 8004af4:	fffffdff 	.word	0xfffffdff
 8004af8:	40012c00 	.word	0x40012c00
 8004afc:	fffff7ff 	.word	0xfffff7ff
 8004b00:	fffffbff 	.word	0xfffffbff
 8004b04:	40014000 	.word	0x40014000
 8004b08:	40014400 	.word	0x40014400
 8004b0c:	40014800 	.word	0x40014800
 8004b10:	ffffefff 	.word	0xffffefff
 8004b14:	ffffdfff 	.word	0xffffdfff

08004b18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	4a26      	ldr	r2, [pc, #152]	@ (8004bc8 <TIM_OC4_SetConfig+0xb0>)
 8004b2e:	401a      	ands	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4a22      	ldr	r2, [pc, #136]	@ (8004bcc <TIM_OC4_SetConfig+0xb4>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4a21      	ldr	r2, [pc, #132]	@ (8004bd0 <TIM_OC4_SetConfig+0xb8>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd4 <TIM_OC4_SetConfig+0xbc>)
 8004b60:	4013      	ands	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	031b      	lsls	r3, r3, #12
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a19      	ldr	r2, [pc, #100]	@ (8004bd8 <TIM_OC4_SetConfig+0xc0>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d00b      	beq.n	8004b90 <TIM_OC4_SetConfig+0x78>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a18      	ldr	r2, [pc, #96]	@ (8004bdc <TIM_OC4_SetConfig+0xc4>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d007      	beq.n	8004b90 <TIM_OC4_SetConfig+0x78>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a17      	ldr	r2, [pc, #92]	@ (8004be0 <TIM_OC4_SetConfig+0xc8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d003      	beq.n	8004b90 <TIM_OC4_SetConfig+0x78>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a16      	ldr	r2, [pc, #88]	@ (8004be4 <TIM_OC4_SetConfig+0xcc>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d109      	bne.n	8004ba4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	4a15      	ldr	r2, [pc, #84]	@ (8004be8 <TIM_OC4_SetConfig+0xd0>)
 8004b94:	4013      	ands	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	019b      	lsls	r3, r3, #6
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	621a      	str	r2, [r3, #32]
}
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b006      	add	sp, #24
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	46c0      	nop			@ (mov r8, r8)
 8004bc8:	ffffefff 	.word	0xffffefff
 8004bcc:	feff8fff 	.word	0xfeff8fff
 8004bd0:	fffffcff 	.word	0xfffffcff
 8004bd4:	ffffdfff 	.word	0xffffdfff
 8004bd8:	40012c00 	.word	0x40012c00
 8004bdc:	40014000 	.word	0x40014000
 8004be0:	40014400 	.word	0x40014400
 8004be4:	40014800 	.word	0x40014800
 8004be8:	ffffbfff 	.word	0xffffbfff

08004bec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	4a23      	ldr	r2, [pc, #140]	@ (8004c90 <TIM_OC5_SetConfig+0xa4>)
 8004c02:	401a      	ands	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	4a1f      	ldr	r2, [pc, #124]	@ (8004c94 <TIM_OC5_SetConfig+0xa8>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	4a1b      	ldr	r2, [pc, #108]	@ (8004c98 <TIM_OC5_SetConfig+0xac>)
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	041b      	lsls	r3, r3, #16
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a17      	ldr	r2, [pc, #92]	@ (8004c9c <TIM_OC5_SetConfig+0xb0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d00b      	beq.n	8004c5a <TIM_OC5_SetConfig+0x6e>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a16      	ldr	r2, [pc, #88]	@ (8004ca0 <TIM_OC5_SetConfig+0xb4>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d007      	beq.n	8004c5a <TIM_OC5_SetConfig+0x6e>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a15      	ldr	r2, [pc, #84]	@ (8004ca4 <TIM_OC5_SetConfig+0xb8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d003      	beq.n	8004c5a <TIM_OC5_SetConfig+0x6e>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a14      	ldr	r2, [pc, #80]	@ (8004ca8 <TIM_OC5_SetConfig+0xbc>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d109      	bne.n	8004c6e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	4a0c      	ldr	r2, [pc, #48]	@ (8004c90 <TIM_OC5_SetConfig+0xa4>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	621a      	str	r2, [r3, #32]
}
 8004c88:	46c0      	nop			@ (mov r8, r8)
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	b006      	add	sp, #24
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	fffeffff 	.word	0xfffeffff
 8004c94:	fffeff8f 	.word	0xfffeff8f
 8004c98:	fffdffff 	.word	0xfffdffff
 8004c9c:	40012c00 	.word	0x40012c00
 8004ca0:	40014000 	.word	0x40014000
 8004ca4:	40014400 	.word	0x40014400
 8004ca8:	40014800 	.word	0x40014800

08004cac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4a24      	ldr	r2, [pc, #144]	@ (8004d54 <TIM_OC6_SetConfig+0xa8>)
 8004cc2:	401a      	ands	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	4a20      	ldr	r2, [pc, #128]	@ (8004d58 <TIM_OC6_SetConfig+0xac>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	4a1c      	ldr	r2, [pc, #112]	@ (8004d5c <TIM_OC6_SetConfig+0xb0>)
 8004cec:	4013      	ands	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	051b      	lsls	r3, r3, #20
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a18      	ldr	r2, [pc, #96]	@ (8004d60 <TIM_OC6_SetConfig+0xb4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d00b      	beq.n	8004d1c <TIM_OC6_SetConfig+0x70>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a17      	ldr	r2, [pc, #92]	@ (8004d64 <TIM_OC6_SetConfig+0xb8>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d007      	beq.n	8004d1c <TIM_OC6_SetConfig+0x70>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a16      	ldr	r2, [pc, #88]	@ (8004d68 <TIM_OC6_SetConfig+0xbc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d003      	beq.n	8004d1c <TIM_OC6_SetConfig+0x70>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a15      	ldr	r2, [pc, #84]	@ (8004d6c <TIM_OC6_SetConfig+0xc0>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d109      	bne.n	8004d30 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	4a14      	ldr	r2, [pc, #80]	@ (8004d70 <TIM_OC6_SetConfig+0xc4>)
 8004d20:	4013      	ands	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	029b      	lsls	r3, r3, #10
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b006      	add	sp, #24
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	ffefffff 	.word	0xffefffff
 8004d58:	feff8fff 	.word	0xfeff8fff
 8004d5c:	ffdfffff 	.word	0xffdfffff
 8004d60:	40012c00 	.word	0x40012c00
 8004d64:	40014000 	.word	0x40014000
 8004d68:	40014400 	.word	0x40014400
 8004d6c:	40014800 	.word	0x40014800
 8004d70:	fffbffff 	.word	0xfffbffff

08004d74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d7c:	46c0      	nop			@ (mov r8, r8)
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	b002      	add	sp, #8
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d8c:	46c0      	nop			@ (mov r8, r8)
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	b002      	add	sp, #8
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d9c:	46c0      	nop			@ (mov r8, r8)
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	b002      	add	sp, #8
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e046      	b.n	8004e44 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2288      	movs	r2, #136	@ 0x88
 8004dba:	589b      	ldr	r3, [r3, r2]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d107      	bne.n	8004dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2284      	movs	r2, #132	@ 0x84
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f7fc fc4c 	bl	8001668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2288      	movs	r2, #136	@ 0x88
 8004dd4:	2124      	movs	r1, #36	@ 0x24
 8004dd6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2101      	movs	r1, #1
 8004de4:	438a      	bics	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	0018      	movs	r0, r3
 8004df4:	f000 fa74 	bl	80052e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f000 f8cc 	bl	8004f98 <UART_SetConfig>
 8004e00:	0003      	movs	r3, r0
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e01c      	b.n	8004e44 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	490d      	ldr	r1, [pc, #52]	@ (8004e4c <HAL_UART_Init+0xa8>)
 8004e16:	400a      	ands	r2, r1
 8004e18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689a      	ldr	r2, [r3, #8]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	212a      	movs	r1, #42	@ 0x2a
 8004e26:	438a      	bics	r2, r1
 8004e28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2101      	movs	r1, #1
 8004e36:	430a      	orrs	r2, r1
 8004e38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	f000 fb03 	bl	8005448 <UART_CheckIdleState>
 8004e42:	0003      	movs	r3, r0
}
 8004e44:	0018      	movs	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	b002      	add	sp, #8
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	ffffb7ff 	.word	0xffffb7ff

08004e50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08a      	sub	sp, #40	@ 0x28
 8004e54:	af02      	add	r7, sp, #8
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	1dbb      	adds	r3, r7, #6
 8004e5e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2288      	movs	r2, #136	@ 0x88
 8004e64:	589b      	ldr	r3, [r3, r2]
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	d000      	beq.n	8004e6c <HAL_UART_Transmit+0x1c>
 8004e6a:	e090      	b.n	8004f8e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_UART_Transmit+0x2a>
 8004e72:	1dbb      	adds	r3, r7, #6
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e088      	b.n	8004f90 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	689a      	ldr	r2, [r3, #8]
 8004e82:	2380      	movs	r3, #128	@ 0x80
 8004e84:	015b      	lsls	r3, r3, #5
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d109      	bne.n	8004e9e <HAL_UART_Transmit+0x4e>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d105      	bne.n	8004e9e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2201      	movs	r2, #1
 8004e96:	4013      	ands	r3, r2
 8004e98:	d001      	beq.n	8004e9e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e078      	b.n	8004f90 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2290      	movs	r2, #144	@ 0x90
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2288      	movs	r2, #136	@ 0x88
 8004eaa:	2121      	movs	r1, #33	@ 0x21
 8004eac:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eae:	f7fc fcc1 	bl	8001834 <HAL_GetTick>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	1dba      	adds	r2, r7, #6
 8004eba:	2154      	movs	r1, #84	@ 0x54
 8004ebc:	8812      	ldrh	r2, [r2, #0]
 8004ebe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1dba      	adds	r2, r7, #6
 8004ec4:	2156      	movs	r1, #86	@ 0x56
 8004ec6:	8812      	ldrh	r2, [r2, #0]
 8004ec8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	2380      	movs	r3, #128	@ 0x80
 8004ed0:	015b      	lsls	r3, r3, #5
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d108      	bne.n	8004ee8 <HAL_UART_Transmit+0x98>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d104      	bne.n	8004ee8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	61bb      	str	r3, [r7, #24]
 8004ee6:	e003      	b.n	8004ef0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004eec:	2300      	movs	r3, #0
 8004eee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ef0:	e030      	b.n	8004f54 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	0013      	movs	r3, r2
 8004efc:	2200      	movs	r2, #0
 8004efe:	2180      	movs	r1, #128	@ 0x80
 8004f00:	f000 fb4c 	bl	800559c <UART_WaitOnFlagUntilTimeout>
 8004f04:	1e03      	subs	r3, r0, #0
 8004f06:	d005      	beq.n	8004f14 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2288      	movs	r2, #136	@ 0x88
 8004f0c:	2120      	movs	r1, #32
 8004f0e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e03d      	b.n	8004f90 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10b      	bne.n	8004f32 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	881b      	ldrh	r3, [r3, #0]
 8004f1e:	001a      	movs	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	05d2      	lsls	r2, r2, #23
 8004f26:	0dd2      	lsrs	r2, r2, #23
 8004f28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	3302      	adds	r3, #2
 8004f2e:	61bb      	str	r3, [r7, #24]
 8004f30:	e007      	b.n	8004f42 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	781a      	ldrb	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2256      	movs	r2, #86	@ 0x56
 8004f46:	5a9b      	ldrh	r3, [r3, r2]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b299      	uxth	r1, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2256      	movs	r2, #86	@ 0x56
 8004f52:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2256      	movs	r2, #86	@ 0x56
 8004f58:	5a9b      	ldrh	r3, [r3, r2]
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1c8      	bne.n	8004ef2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	0013      	movs	r3, r2
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	2140      	movs	r1, #64	@ 0x40
 8004f6e:	f000 fb15 	bl	800559c <UART_WaitOnFlagUntilTimeout>
 8004f72:	1e03      	subs	r3, r0, #0
 8004f74:	d005      	beq.n	8004f82 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2288      	movs	r2, #136	@ 0x88
 8004f7a:	2120      	movs	r1, #32
 8004f7c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e006      	b.n	8004f90 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2288      	movs	r2, #136	@ 0x88
 8004f86:	2120      	movs	r1, #32
 8004f88:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	e000      	b.n	8004f90 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004f8e:	2302      	movs	r3, #2
  }
}
 8004f90:	0018      	movs	r0, r3
 8004f92:	46bd      	mov	sp, r7
 8004f94:	b008      	add	sp, #32
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fa0:	231a      	movs	r3, #26
 8004fa2:	18fb      	adds	r3, r7, r3
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	69db      	ldr	r3, [r3, #28]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4abc      	ldr	r2, [pc, #752]	@ (80052b8 <UART_SetConfig+0x320>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	0019      	movs	r1, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	69fa      	ldr	r2, [r7, #28]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	4ab7      	ldr	r2, [pc, #732]	@ (80052bc <UART_SetConfig+0x324>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	0019      	movs	r1, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	69fa      	ldr	r2, [r7, #28]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	4aae      	ldr	r2, [pc, #696]	@ (80052c0 <UART_SetConfig+0x328>)
 8005006:	4013      	ands	r3, r2
 8005008:	0019      	movs	r1, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	69fa      	ldr	r2, [r7, #28]
 8005010:	430a      	orrs	r2, r1
 8005012:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501a:	220f      	movs	r2, #15
 800501c:	4393      	bics	r3, r2
 800501e:	0019      	movs	r1, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4aa4      	ldr	r2, [pc, #656]	@ (80052c4 <UART_SetConfig+0x32c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d127      	bne.n	8005086 <UART_SetConfig+0xee>
 8005036:	4ba4      	ldr	r3, [pc, #656]	@ (80052c8 <UART_SetConfig+0x330>)
 8005038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800503a:	2203      	movs	r2, #3
 800503c:	4013      	ands	r3, r2
 800503e:	2b03      	cmp	r3, #3
 8005040:	d017      	beq.n	8005072 <UART_SetConfig+0xda>
 8005042:	d81b      	bhi.n	800507c <UART_SetConfig+0xe4>
 8005044:	2b02      	cmp	r3, #2
 8005046:	d00a      	beq.n	800505e <UART_SetConfig+0xc6>
 8005048:	d818      	bhi.n	800507c <UART_SetConfig+0xe4>
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <UART_SetConfig+0xbc>
 800504e:	2b01      	cmp	r3, #1
 8005050:	d00a      	beq.n	8005068 <UART_SetConfig+0xd0>
 8005052:	e013      	b.n	800507c <UART_SetConfig+0xe4>
 8005054:	231b      	movs	r3, #27
 8005056:	18fb      	adds	r3, r7, r3
 8005058:	2200      	movs	r2, #0
 800505a:	701a      	strb	r2, [r3, #0]
 800505c:	e058      	b.n	8005110 <UART_SetConfig+0x178>
 800505e:	231b      	movs	r3, #27
 8005060:	18fb      	adds	r3, r7, r3
 8005062:	2202      	movs	r2, #2
 8005064:	701a      	strb	r2, [r3, #0]
 8005066:	e053      	b.n	8005110 <UART_SetConfig+0x178>
 8005068:	231b      	movs	r3, #27
 800506a:	18fb      	adds	r3, r7, r3
 800506c:	2204      	movs	r2, #4
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	e04e      	b.n	8005110 <UART_SetConfig+0x178>
 8005072:	231b      	movs	r3, #27
 8005074:	18fb      	adds	r3, r7, r3
 8005076:	2208      	movs	r2, #8
 8005078:	701a      	strb	r2, [r3, #0]
 800507a:	e049      	b.n	8005110 <UART_SetConfig+0x178>
 800507c:	231b      	movs	r3, #27
 800507e:	18fb      	adds	r3, r7, r3
 8005080:	2210      	movs	r2, #16
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e044      	b.n	8005110 <UART_SetConfig+0x178>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a90      	ldr	r2, [pc, #576]	@ (80052cc <UART_SetConfig+0x334>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d127      	bne.n	80050e0 <UART_SetConfig+0x148>
 8005090:	4b8d      	ldr	r3, [pc, #564]	@ (80052c8 <UART_SetConfig+0x330>)
 8005092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005094:	220c      	movs	r2, #12
 8005096:	4013      	ands	r3, r2
 8005098:	2b0c      	cmp	r3, #12
 800509a:	d017      	beq.n	80050cc <UART_SetConfig+0x134>
 800509c:	d81b      	bhi.n	80050d6 <UART_SetConfig+0x13e>
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d00a      	beq.n	80050b8 <UART_SetConfig+0x120>
 80050a2:	d818      	bhi.n	80050d6 <UART_SetConfig+0x13e>
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d002      	beq.n	80050ae <UART_SetConfig+0x116>
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d00a      	beq.n	80050c2 <UART_SetConfig+0x12a>
 80050ac:	e013      	b.n	80050d6 <UART_SetConfig+0x13e>
 80050ae:	231b      	movs	r3, #27
 80050b0:	18fb      	adds	r3, r7, r3
 80050b2:	2200      	movs	r2, #0
 80050b4:	701a      	strb	r2, [r3, #0]
 80050b6:	e02b      	b.n	8005110 <UART_SetConfig+0x178>
 80050b8:	231b      	movs	r3, #27
 80050ba:	18fb      	adds	r3, r7, r3
 80050bc:	2202      	movs	r2, #2
 80050be:	701a      	strb	r2, [r3, #0]
 80050c0:	e026      	b.n	8005110 <UART_SetConfig+0x178>
 80050c2:	231b      	movs	r3, #27
 80050c4:	18fb      	adds	r3, r7, r3
 80050c6:	2204      	movs	r2, #4
 80050c8:	701a      	strb	r2, [r3, #0]
 80050ca:	e021      	b.n	8005110 <UART_SetConfig+0x178>
 80050cc:	231b      	movs	r3, #27
 80050ce:	18fb      	adds	r3, r7, r3
 80050d0:	2208      	movs	r2, #8
 80050d2:	701a      	strb	r2, [r3, #0]
 80050d4:	e01c      	b.n	8005110 <UART_SetConfig+0x178>
 80050d6:	231b      	movs	r3, #27
 80050d8:	18fb      	adds	r3, r7, r3
 80050da:	2210      	movs	r2, #16
 80050dc:	701a      	strb	r2, [r3, #0]
 80050de:	e017      	b.n	8005110 <UART_SetConfig+0x178>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a7a      	ldr	r2, [pc, #488]	@ (80052d0 <UART_SetConfig+0x338>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d104      	bne.n	80050f4 <UART_SetConfig+0x15c>
 80050ea:	231b      	movs	r3, #27
 80050ec:	18fb      	adds	r3, r7, r3
 80050ee:	2200      	movs	r2, #0
 80050f0:	701a      	strb	r2, [r3, #0]
 80050f2:	e00d      	b.n	8005110 <UART_SetConfig+0x178>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a76      	ldr	r2, [pc, #472]	@ (80052d4 <UART_SetConfig+0x33c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d104      	bne.n	8005108 <UART_SetConfig+0x170>
 80050fe:	231b      	movs	r3, #27
 8005100:	18fb      	adds	r3, r7, r3
 8005102:	2200      	movs	r2, #0
 8005104:	701a      	strb	r2, [r3, #0]
 8005106:	e003      	b.n	8005110 <UART_SetConfig+0x178>
 8005108:	231b      	movs	r3, #27
 800510a:	18fb      	adds	r3, r7, r3
 800510c:	2210      	movs	r2, #16
 800510e:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	69da      	ldr	r2, [r3, #28]
 8005114:	2380      	movs	r3, #128	@ 0x80
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	429a      	cmp	r2, r3
 800511a:	d000      	beq.n	800511e <UART_SetConfig+0x186>
 800511c:	e065      	b.n	80051ea <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800511e:	231b      	movs	r3, #27
 8005120:	18fb      	adds	r3, r7, r3
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b08      	cmp	r3, #8
 8005126:	d015      	beq.n	8005154 <UART_SetConfig+0x1bc>
 8005128:	dc18      	bgt.n	800515c <UART_SetConfig+0x1c4>
 800512a:	2b04      	cmp	r3, #4
 800512c:	d00d      	beq.n	800514a <UART_SetConfig+0x1b2>
 800512e:	dc15      	bgt.n	800515c <UART_SetConfig+0x1c4>
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <UART_SetConfig+0x1a2>
 8005134:	2b02      	cmp	r3, #2
 8005136:	d005      	beq.n	8005144 <UART_SetConfig+0x1ac>
 8005138:	e010      	b.n	800515c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800513a:	f7fe f8b9 	bl	80032b0 <HAL_RCC_GetPCLK1Freq>
 800513e:	0003      	movs	r3, r0
 8005140:	617b      	str	r3, [r7, #20]
        break;
 8005142:	e012      	b.n	800516a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005144:	4b64      	ldr	r3, [pc, #400]	@ (80052d8 <UART_SetConfig+0x340>)
 8005146:	617b      	str	r3, [r7, #20]
        break;
 8005148:	e00f      	b.n	800516a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800514a:	f7fe f825 	bl	8003198 <HAL_RCC_GetSysClockFreq>
 800514e:	0003      	movs	r3, r0
 8005150:	617b      	str	r3, [r7, #20]
        break;
 8005152:	e00a      	b.n	800516a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005154:	2380      	movs	r3, #128	@ 0x80
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	617b      	str	r3, [r7, #20]
        break;
 800515a:	e006      	b.n	800516a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800515c:	2300      	movs	r3, #0
 800515e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005160:	231a      	movs	r3, #26
 8005162:	18fb      	adds	r3, r7, r3
 8005164:	2201      	movs	r2, #1
 8005166:	701a      	strb	r2, [r3, #0]
        break;
 8005168:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d100      	bne.n	8005172 <UART_SetConfig+0x1da>
 8005170:	e08d      	b.n	800528e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005176:	4b59      	ldr	r3, [pc, #356]	@ (80052dc <UART_SetConfig+0x344>)
 8005178:	0052      	lsls	r2, r2, #1
 800517a:	5ad3      	ldrh	r3, [r2, r3]
 800517c:	0019      	movs	r1, r3
 800517e:	6978      	ldr	r0, [r7, #20]
 8005180:	f7fa ffcc 	bl	800011c <__udivsi3>
 8005184:	0003      	movs	r3, r0
 8005186:	005a      	lsls	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	18d2      	adds	r2, r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	0019      	movs	r1, r3
 8005196:	0010      	movs	r0, r2
 8005198:	f7fa ffc0 	bl	800011c <__udivsi3>
 800519c:	0003      	movs	r3, r0
 800519e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	2b0f      	cmp	r3, #15
 80051a4:	d91c      	bls.n	80051e0 <UART_SetConfig+0x248>
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	2380      	movs	r3, #128	@ 0x80
 80051aa:	025b      	lsls	r3, r3, #9
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d217      	bcs.n	80051e0 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	200e      	movs	r0, #14
 80051b6:	183b      	adds	r3, r7, r0
 80051b8:	210f      	movs	r1, #15
 80051ba:	438a      	bics	r2, r1
 80051bc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	2207      	movs	r2, #7
 80051c6:	4013      	ands	r3, r2
 80051c8:	b299      	uxth	r1, r3
 80051ca:	183b      	adds	r3, r7, r0
 80051cc:	183a      	adds	r2, r7, r0
 80051ce:	8812      	ldrh	r2, [r2, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	183a      	adds	r2, r7, r0
 80051da:	8812      	ldrh	r2, [r2, #0]
 80051dc:	60da      	str	r2, [r3, #12]
 80051de:	e056      	b.n	800528e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80051e0:	231a      	movs	r3, #26
 80051e2:	18fb      	adds	r3, r7, r3
 80051e4:	2201      	movs	r2, #1
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	e051      	b.n	800528e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051ea:	231b      	movs	r3, #27
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d015      	beq.n	8005220 <UART_SetConfig+0x288>
 80051f4:	dc18      	bgt.n	8005228 <UART_SetConfig+0x290>
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d00d      	beq.n	8005216 <UART_SetConfig+0x27e>
 80051fa:	dc15      	bgt.n	8005228 <UART_SetConfig+0x290>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <UART_SetConfig+0x26e>
 8005200:	2b02      	cmp	r3, #2
 8005202:	d005      	beq.n	8005210 <UART_SetConfig+0x278>
 8005204:	e010      	b.n	8005228 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005206:	f7fe f853 	bl	80032b0 <HAL_RCC_GetPCLK1Freq>
 800520a:	0003      	movs	r3, r0
 800520c:	617b      	str	r3, [r7, #20]
        break;
 800520e:	e012      	b.n	8005236 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005210:	4b31      	ldr	r3, [pc, #196]	@ (80052d8 <UART_SetConfig+0x340>)
 8005212:	617b      	str	r3, [r7, #20]
        break;
 8005214:	e00f      	b.n	8005236 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005216:	f7fd ffbf 	bl	8003198 <HAL_RCC_GetSysClockFreq>
 800521a:	0003      	movs	r3, r0
 800521c:	617b      	str	r3, [r7, #20]
        break;
 800521e:	e00a      	b.n	8005236 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005220:	2380      	movs	r3, #128	@ 0x80
 8005222:	021b      	lsls	r3, r3, #8
 8005224:	617b      	str	r3, [r7, #20]
        break;
 8005226:	e006      	b.n	8005236 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800522c:	231a      	movs	r3, #26
 800522e:	18fb      	adds	r3, r7, r3
 8005230:	2201      	movs	r2, #1
 8005232:	701a      	strb	r2, [r3, #0]
        break;
 8005234:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d028      	beq.n	800528e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005240:	4b26      	ldr	r3, [pc, #152]	@ (80052dc <UART_SetConfig+0x344>)
 8005242:	0052      	lsls	r2, r2, #1
 8005244:	5ad3      	ldrh	r3, [r2, r3]
 8005246:	0019      	movs	r1, r3
 8005248:	6978      	ldr	r0, [r7, #20]
 800524a:	f7fa ff67 	bl	800011c <__udivsi3>
 800524e:	0003      	movs	r3, r0
 8005250:	001a      	movs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	085b      	lsrs	r3, r3, #1
 8005258:	18d2      	adds	r2, r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	0019      	movs	r1, r3
 8005260:	0010      	movs	r0, r2
 8005262:	f7fa ff5b 	bl	800011c <__udivsi3>
 8005266:	0003      	movs	r3, r0
 8005268:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	2b0f      	cmp	r3, #15
 800526e:	d90a      	bls.n	8005286 <UART_SetConfig+0x2ee>
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	2380      	movs	r3, #128	@ 0x80
 8005274:	025b      	lsls	r3, r3, #9
 8005276:	429a      	cmp	r2, r3
 8005278:	d205      	bcs.n	8005286 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	b29a      	uxth	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	60da      	str	r2, [r3, #12]
 8005284:	e003      	b.n	800528e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8005286:	231a      	movs	r3, #26
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	2201      	movs	r2, #1
 800528c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	226a      	movs	r2, #106	@ 0x6a
 8005292:	2101      	movs	r1, #1
 8005294:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2268      	movs	r2, #104	@ 0x68
 800529a:	2101      	movs	r1, #1
 800529c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80052aa:	231a      	movs	r3, #26
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	781b      	ldrb	r3, [r3, #0]
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b008      	add	sp, #32
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	cfff69f3 	.word	0xcfff69f3
 80052bc:	ffffcfff 	.word	0xffffcfff
 80052c0:	11fff4ff 	.word	0x11fff4ff
 80052c4:	40013800 	.word	0x40013800
 80052c8:	40021000 	.word	0x40021000
 80052cc:	40004400 	.word	0x40004400
 80052d0:	40004800 	.word	0x40004800
 80052d4:	40004c00 	.word	0x40004c00
 80052d8:	00f42400 	.word	0x00f42400
 80052dc:	0800b6a4 	.word	0x0800b6a4

080052e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	2208      	movs	r2, #8
 80052ee:	4013      	ands	r3, r2
 80052f0:	d00b      	beq.n	800530a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	4a4a      	ldr	r2, [pc, #296]	@ (8005424 <UART_AdvFeatureConfig+0x144>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	2201      	movs	r2, #1
 8005310:	4013      	ands	r3, r2
 8005312:	d00b      	beq.n	800532c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4a43      	ldr	r2, [pc, #268]	@ (8005428 <UART_AdvFeatureConfig+0x148>)
 800531c:	4013      	ands	r3, r2
 800531e:	0019      	movs	r1, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	430a      	orrs	r2, r1
 800532a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005330:	2202      	movs	r2, #2
 8005332:	4013      	ands	r3, r2
 8005334:	d00b      	beq.n	800534e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	4a3b      	ldr	r2, [pc, #236]	@ (800542c <UART_AdvFeatureConfig+0x14c>)
 800533e:	4013      	ands	r3, r2
 8005340:	0019      	movs	r1, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005352:	2204      	movs	r2, #4
 8005354:	4013      	ands	r3, r2
 8005356:	d00b      	beq.n	8005370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4a34      	ldr	r2, [pc, #208]	@ (8005430 <UART_AdvFeatureConfig+0x150>)
 8005360:	4013      	ands	r3, r2
 8005362:	0019      	movs	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005374:	2210      	movs	r2, #16
 8005376:	4013      	ands	r3, r2
 8005378:	d00b      	beq.n	8005392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	4a2c      	ldr	r2, [pc, #176]	@ (8005434 <UART_AdvFeatureConfig+0x154>)
 8005382:	4013      	ands	r3, r2
 8005384:	0019      	movs	r1, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005396:	2220      	movs	r2, #32
 8005398:	4013      	ands	r3, r2
 800539a:	d00b      	beq.n	80053b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	4a25      	ldr	r2, [pc, #148]	@ (8005438 <UART_AdvFeatureConfig+0x158>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	0019      	movs	r1, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b8:	2240      	movs	r2, #64	@ 0x40
 80053ba:	4013      	ands	r3, r2
 80053bc:	d01d      	beq.n	80053fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	4a1d      	ldr	r2, [pc, #116]	@ (800543c <UART_AdvFeatureConfig+0x15c>)
 80053c6:	4013      	ands	r3, r2
 80053c8:	0019      	movs	r1, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053da:	2380      	movs	r3, #128	@ 0x80
 80053dc:	035b      	lsls	r3, r3, #13
 80053de:	429a      	cmp	r2, r3
 80053e0:	d10b      	bne.n	80053fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4a15      	ldr	r2, [pc, #84]	@ (8005440 <UART_AdvFeatureConfig+0x160>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	0019      	movs	r1, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fe:	2280      	movs	r2, #128	@ 0x80
 8005400:	4013      	ands	r3, r2
 8005402:	d00b      	beq.n	800541c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	4a0e      	ldr	r2, [pc, #56]	@ (8005444 <UART_AdvFeatureConfig+0x164>)
 800540c:	4013      	ands	r3, r2
 800540e:	0019      	movs	r1, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  }
}
 800541c:	46c0      	nop			@ (mov r8, r8)
 800541e:	46bd      	mov	sp, r7
 8005420:	b002      	add	sp, #8
 8005422:	bd80      	pop	{r7, pc}
 8005424:	ffff7fff 	.word	0xffff7fff
 8005428:	fffdffff 	.word	0xfffdffff
 800542c:	fffeffff 	.word	0xfffeffff
 8005430:	fffbffff 	.word	0xfffbffff
 8005434:	ffffefff 	.word	0xffffefff
 8005438:	ffffdfff 	.word	0xffffdfff
 800543c:	ffefffff 	.word	0xffefffff
 8005440:	ff9fffff 	.word	0xff9fffff
 8005444:	fff7ffff 	.word	0xfff7ffff

08005448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b092      	sub	sp, #72	@ 0x48
 800544c:	af02      	add	r7, sp, #8
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2290      	movs	r2, #144	@ 0x90
 8005454:	2100      	movs	r1, #0
 8005456:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005458:	f7fc f9ec 	bl	8001834 <HAL_GetTick>
 800545c:	0003      	movs	r3, r0
 800545e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2208      	movs	r2, #8
 8005468:	4013      	ands	r3, r2
 800546a:	2b08      	cmp	r3, #8
 800546c:	d12d      	bne.n	80054ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800546e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005470:	2280      	movs	r2, #128	@ 0x80
 8005472:	0391      	lsls	r1, r2, #14
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	4a47      	ldr	r2, [pc, #284]	@ (8005594 <UART_CheckIdleState+0x14c>)
 8005478:	9200      	str	r2, [sp, #0]
 800547a:	2200      	movs	r2, #0
 800547c:	f000 f88e 	bl	800559c <UART_WaitOnFlagUntilTimeout>
 8005480:	1e03      	subs	r3, r0, #0
 8005482:	d022      	beq.n	80054ca <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005484:	f3ef 8310 	mrs	r3, PRIMASK
 8005488:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800548c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800548e:	2301      	movs	r3, #1
 8005490:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	f383 8810 	msr	PRIMASK, r3
}
 8005498:	46c0      	nop			@ (mov r8, r8)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2180      	movs	r1, #128	@ 0x80
 80054a6:	438a      	bics	r2, r1
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b0:	f383 8810 	msr	PRIMASK, r3
}
 80054b4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2288      	movs	r2, #136	@ 0x88
 80054ba:	2120      	movs	r1, #32
 80054bc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2284      	movs	r2, #132	@ 0x84
 80054c2:	2100      	movs	r1, #0
 80054c4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e060      	b.n	800558c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2204      	movs	r2, #4
 80054d2:	4013      	ands	r3, r2
 80054d4:	2b04      	cmp	r3, #4
 80054d6:	d146      	bne.n	8005566 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054da:	2280      	movs	r2, #128	@ 0x80
 80054dc:	03d1      	lsls	r1, r2, #15
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	4a2c      	ldr	r2, [pc, #176]	@ (8005594 <UART_CheckIdleState+0x14c>)
 80054e2:	9200      	str	r2, [sp, #0]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f000 f859 	bl	800559c <UART_WaitOnFlagUntilTimeout>
 80054ea:	1e03      	subs	r3, r0, #0
 80054ec:	d03b      	beq.n	8005566 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054ee:	f3ef 8310 	mrs	r3, PRIMASK
 80054f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80054f4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f8:	2301      	movs	r3, #1
 80054fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f383 8810 	msr	PRIMASK, r3
}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4922      	ldr	r1, [pc, #136]	@ (8005598 <UART_CheckIdleState+0x150>)
 8005510:	400a      	ands	r2, r1
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005516:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f383 8810 	msr	PRIMASK, r3
}
 800551e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005520:	f3ef 8310 	mrs	r3, PRIMASK
 8005524:	61bb      	str	r3, [r7, #24]
  return(result);
 8005526:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005528:	633b      	str	r3, [r7, #48]	@ 0x30
 800552a:	2301      	movs	r3, #1
 800552c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	f383 8810 	msr	PRIMASK, r3
}
 8005534:	46c0      	nop			@ (mov r8, r8)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2101      	movs	r1, #1
 8005542:	438a      	bics	r2, r1
 8005544:	609a      	str	r2, [r3, #8]
 8005546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005548:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	f383 8810 	msr	PRIMASK, r3
}
 8005550:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	228c      	movs	r2, #140	@ 0x8c
 8005556:	2120      	movs	r1, #32
 8005558:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2284      	movs	r2, #132	@ 0x84
 800555e:	2100      	movs	r1, #0
 8005560:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e012      	b.n	800558c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2288      	movs	r2, #136	@ 0x88
 800556a:	2120      	movs	r1, #32
 800556c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	228c      	movs	r2, #140	@ 0x8c
 8005572:	2120      	movs	r1, #32
 8005574:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2284      	movs	r2, #132	@ 0x84
 8005586:	2100      	movs	r1, #0
 8005588:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	0018      	movs	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	b010      	add	sp, #64	@ 0x40
 8005592:	bd80      	pop	{r7, pc}
 8005594:	01ffffff 	.word	0x01ffffff
 8005598:	fffffedf 	.word	0xfffffedf

0800559c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	1dfb      	adds	r3, r7, #7
 80055aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ac:	e051      	b.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	3301      	adds	r3, #1
 80055b2:	d04e      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b4:	f7fc f93e 	bl	8001834 <HAL_GetTick>
 80055b8:	0002      	movs	r2, r0
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	69ba      	ldr	r2, [r7, #24]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d302      	bcc.n	80055ca <UART_WaitOnFlagUntilTimeout+0x2e>
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e051      	b.n	8005672 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2204      	movs	r2, #4
 80055d6:	4013      	ands	r3, r2
 80055d8:	d03b      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b80      	cmp	r3, #128	@ 0x80
 80055de:	d038      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d035      	beq.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2208      	movs	r2, #8
 80055ee:	4013      	ands	r3, r2
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d111      	bne.n	8005618 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2208      	movs	r2, #8
 80055fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	0018      	movs	r0, r3
 8005600:	f000 f83c 	bl	800567c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2290      	movs	r2, #144	@ 0x90
 8005608:	2108      	movs	r1, #8
 800560a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2284      	movs	r2, #132	@ 0x84
 8005610:	2100      	movs	r1, #0
 8005612:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e02c      	b.n	8005672 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	69da      	ldr	r2, [r3, #28]
 800561e:	2380      	movs	r3, #128	@ 0x80
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	401a      	ands	r2, r3
 8005624:	2380      	movs	r3, #128	@ 0x80
 8005626:	011b      	lsls	r3, r3, #4
 8005628:	429a      	cmp	r2, r3
 800562a:	d112      	bne.n	8005652 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2280      	movs	r2, #128	@ 0x80
 8005632:	0112      	lsls	r2, r2, #4
 8005634:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	0018      	movs	r0, r3
 800563a:	f000 f81f 	bl	800567c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2290      	movs	r2, #144	@ 0x90
 8005642:	2120      	movs	r1, #32
 8005644:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2284      	movs	r2, #132	@ 0x84
 800564a:	2100      	movs	r1, #0
 800564c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e00f      	b.n	8005672 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	69db      	ldr	r3, [r3, #28]
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	4013      	ands	r3, r2
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	425a      	negs	r2, r3
 8005662:	4153      	adcs	r3, r2
 8005664:	b2db      	uxtb	r3, r3
 8005666:	001a      	movs	r2, r3
 8005668:	1dfb      	adds	r3, r7, #7
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d09e      	beq.n	80055ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	0018      	movs	r0, r3
 8005674:	46bd      	mov	sp, r7
 8005676:	b004      	add	sp, #16
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08e      	sub	sp, #56	@ 0x38
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005684:	f3ef 8310 	mrs	r3, PRIMASK
 8005688:	617b      	str	r3, [r7, #20]
  return(result);
 800568a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800568c:	637b      	str	r3, [r7, #52]	@ 0x34
 800568e:	2301      	movs	r3, #1
 8005690:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	f383 8810 	msr	PRIMASK, r3
}
 8005698:	46c0      	nop			@ (mov r8, r8)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4926      	ldr	r1, [pc, #152]	@ (8005740 <UART_EndRxTransfer+0xc4>)
 80056a6:	400a      	ands	r2, r1
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f383 8810 	msr	PRIMASK, r3
}
 80056b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b6:	f3ef 8310 	mrs	r3, PRIMASK
 80056ba:	623b      	str	r3, [r7, #32]
  return(result);
 80056bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056be:	633b      	str	r3, [r7, #48]	@ 0x30
 80056c0:	2301      	movs	r3, #1
 80056c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	f383 8810 	msr	PRIMASK, r3
}
 80056ca:	46c0      	nop			@ (mov r8, r8)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689a      	ldr	r2, [r3, #8]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	491b      	ldr	r1, [pc, #108]	@ (8005744 <UART_EndRxTransfer+0xc8>)
 80056d8:	400a      	ands	r2, r1
 80056da:	609a      	str	r2, [r3, #8]
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	f383 8810 	msr	PRIMASK, r3
}
 80056e6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d118      	bne.n	8005722 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056f0:	f3ef 8310 	mrs	r3, PRIMASK
 80056f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80056f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056fa:	2301      	movs	r3, #1
 80056fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f383 8810 	msr	PRIMASK, r3
}
 8005704:	46c0      	nop			@ (mov r8, r8)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2110      	movs	r1, #16
 8005712:	438a      	bics	r2, r1
 8005714:	601a      	str	r2, [r3, #0]
 8005716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005718:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	f383 8810 	msr	PRIMASK, r3
}
 8005720:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	228c      	movs	r2, #140	@ 0x8c
 8005726:	2120      	movs	r1, #32
 8005728:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005736:	46c0      	nop			@ (mov r8, r8)
 8005738:	46bd      	mov	sp, r7
 800573a:	b00e      	add	sp, #56	@ 0x38
 800573c:	bd80      	pop	{r7, pc}
 800573e:	46c0      	nop			@ (mov r8, r8)
 8005740:	fffffedf 	.word	0xfffffedf
 8005744:	effffffe 	.word	0xeffffffe

08005748 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2284      	movs	r2, #132	@ 0x84
 8005754:	5c9b      	ldrb	r3, [r3, r2]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d101      	bne.n	800575e <HAL_UARTEx_DisableFifoMode+0x16>
 800575a:	2302      	movs	r3, #2
 800575c:	e027      	b.n	80057ae <HAL_UARTEx_DisableFifoMode+0x66>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2284      	movs	r2, #132	@ 0x84
 8005762:	2101      	movs	r1, #1
 8005764:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2288      	movs	r2, #136	@ 0x88
 800576a:	2124      	movs	r1, #36	@ 0x24
 800576c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2101      	movs	r1, #1
 8005782:	438a      	bics	r2, r1
 8005784:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4a0b      	ldr	r2, [pc, #44]	@ (80057b8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800578a:	4013      	ands	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2288      	movs	r2, #136	@ 0x88
 80057a0:	2120      	movs	r1, #32
 80057a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2284      	movs	r2, #132	@ 0x84
 80057a8:	2100      	movs	r1, #0
 80057aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	0018      	movs	r0, r3
 80057b0:	46bd      	mov	sp, r7
 80057b2:	b004      	add	sp, #16
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	46c0      	nop			@ (mov r8, r8)
 80057b8:	dfffffff 	.word	0xdfffffff

080057bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2284      	movs	r2, #132	@ 0x84
 80057ca:	5c9b      	ldrb	r3, [r3, r2]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e02e      	b.n	8005832 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2284      	movs	r2, #132	@ 0x84
 80057d8:	2101      	movs	r1, #1
 80057da:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2288      	movs	r2, #136	@ 0x88
 80057e0:	2124      	movs	r1, #36	@ 0x24
 80057e2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2101      	movs	r1, #1
 80057f8:	438a      	bics	r2, r1
 80057fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	08d9      	lsrs	r1, r3, #3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	0018      	movs	r0, r3
 8005814:	f000 f854 	bl	80058c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2288      	movs	r2, #136	@ 0x88
 8005824:	2120      	movs	r1, #32
 8005826:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2284      	movs	r2, #132	@ 0x84
 800582c:	2100      	movs	r1, #0
 800582e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	0018      	movs	r0, r3
 8005834:	46bd      	mov	sp, r7
 8005836:	b004      	add	sp, #16
 8005838:	bd80      	pop	{r7, pc}
	...

0800583c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2284      	movs	r2, #132	@ 0x84
 800584a:	5c9b      	ldrb	r3, [r3, r2]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d101      	bne.n	8005854 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005850:	2302      	movs	r3, #2
 8005852:	e02f      	b.n	80058b4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2284      	movs	r2, #132	@ 0x84
 8005858:	2101      	movs	r1, #1
 800585a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2288      	movs	r2, #136	@ 0x88
 8005860:	2124      	movs	r1, #36	@ 0x24
 8005862:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2101      	movs	r1, #1
 8005878:	438a      	bics	r2, r1
 800587a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	4a0e      	ldr	r2, [pc, #56]	@ (80058bc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005884:	4013      	ands	r3, r2
 8005886:	0019      	movs	r1, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	0018      	movs	r0, r3
 8005896:	f000 f813 	bl	80058c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2288      	movs	r2, #136	@ 0x88
 80058a6:	2120      	movs	r1, #32
 80058a8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2284      	movs	r2, #132	@ 0x84
 80058ae:	2100      	movs	r1, #0
 80058b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	0018      	movs	r0, r3
 80058b6:	46bd      	mov	sp, r7
 80058b8:	b004      	add	sp, #16
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	f1ffffff 	.word	0xf1ffffff

080058c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d108      	bne.n	80058e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	226a      	movs	r2, #106	@ 0x6a
 80058d4:	2101      	movs	r1, #1
 80058d6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2268      	movs	r2, #104	@ 0x68
 80058dc:	2101      	movs	r1, #1
 80058de:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058e0:	e043      	b.n	800596a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058e2:	260f      	movs	r6, #15
 80058e4:	19bb      	adds	r3, r7, r6
 80058e6:	2208      	movs	r2, #8
 80058e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058ea:	200e      	movs	r0, #14
 80058ec:	183b      	adds	r3, r7, r0
 80058ee:	2208      	movs	r2, #8
 80058f0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	0e5b      	lsrs	r3, r3, #25
 80058fa:	b2da      	uxtb	r2, r3
 80058fc:	240d      	movs	r4, #13
 80058fe:	193b      	adds	r3, r7, r4
 8005900:	2107      	movs	r1, #7
 8005902:	400a      	ands	r2, r1
 8005904:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	0f5b      	lsrs	r3, r3, #29
 800590e:	b2da      	uxtb	r2, r3
 8005910:	250c      	movs	r5, #12
 8005912:	197b      	adds	r3, r7, r5
 8005914:	2107      	movs	r1, #7
 8005916:	400a      	ands	r2, r1
 8005918:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800591a:	183b      	adds	r3, r7, r0
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	197a      	adds	r2, r7, r5
 8005920:	7812      	ldrb	r2, [r2, #0]
 8005922:	4914      	ldr	r1, [pc, #80]	@ (8005974 <UARTEx_SetNbDataToProcess+0xb4>)
 8005924:	5c8a      	ldrb	r2, [r1, r2]
 8005926:	435a      	muls	r2, r3
 8005928:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800592a:	197b      	adds	r3, r7, r5
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	4a12      	ldr	r2, [pc, #72]	@ (8005978 <UARTEx_SetNbDataToProcess+0xb8>)
 8005930:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005932:	0019      	movs	r1, r3
 8005934:	f7fa fc7c 	bl	8000230 <__divsi3>
 8005938:	0003      	movs	r3, r0
 800593a:	b299      	uxth	r1, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	226a      	movs	r2, #106	@ 0x6a
 8005940:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005942:	19bb      	adds	r3, r7, r6
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	193a      	adds	r2, r7, r4
 8005948:	7812      	ldrb	r2, [r2, #0]
 800594a:	490a      	ldr	r1, [pc, #40]	@ (8005974 <UARTEx_SetNbDataToProcess+0xb4>)
 800594c:	5c8a      	ldrb	r2, [r1, r2]
 800594e:	435a      	muls	r2, r3
 8005950:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005952:	193b      	adds	r3, r7, r4
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	4a08      	ldr	r2, [pc, #32]	@ (8005978 <UARTEx_SetNbDataToProcess+0xb8>)
 8005958:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800595a:	0019      	movs	r1, r3
 800595c:	f7fa fc68 	bl	8000230 <__divsi3>
 8005960:	0003      	movs	r3, r0
 8005962:	b299      	uxth	r1, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2268      	movs	r2, #104	@ 0x68
 8005968:	5299      	strh	r1, [r3, r2]
}
 800596a:	46c0      	nop			@ (mov r8, r8)
 800596c:	46bd      	mov	sp, r7
 800596e:	b005      	add	sp, #20
 8005970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005972:	46c0      	nop			@ (mov r8, r8)
 8005974:	0800b6bc 	.word	0x0800b6bc
 8005978:	0800b6c4 	.word	0x0800b6c4

0800597c <MX_FATFS_Init>:
 * @brief  FatFs initialization
 * @param  None
 * @retval Initialization result
 */
int32_t MX_FATFS_Init(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
	/*## FatFS: Link the disk I/O driver(s)  ###########################*/
	if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8005980:	4a08      	ldr	r2, [pc, #32]	@ (80059a4 <MX_FATFS_Init+0x28>)
 8005982:	4b09      	ldr	r3, [pc, #36]	@ (80059a8 <MX_FATFS_Init+0x2c>)
 8005984:	0011      	movs	r1, r2
 8005986:	0018      	movs	r0, r3
 8005988:	f003 fa76 	bl	8008e78 <FATFS_LinkDriver>
 800598c:	1e03      	subs	r3, r0, #0
 800598e:	d002      	beq.n	8005996 <MX_FATFS_Init+0x1a>
		/* USER CODE BEGIN FATFS_Init */
	{
		return APP_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	425b      	negs	r3, r3
 8005994:	e003      	b.n	800599e <MX_FATFS_Init+0x22>
	}
	else
	{
		Appli_state = APPLICATION_INIT; // also defined in usb_host.c
 8005996:	4b05      	ldr	r3, [pc, #20]	@ (80059ac <MX_FATFS_Init+0x30>)
 8005998:	2201      	movs	r2, #1
 800599a:	701a      	strb	r2, [r3, #0]
		return APP_OK;
 800599c:	2300      	movs	r3, #0
	}
	/* USER CODE END FATFS_Init */
}
 800599e:	0018      	movs	r0, r3
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	20000b14 	.word	0x20000b14
 80059a8:	200000cc 	.word	0x200000cc
 80059ac:	20000b18 	.word	0x20000b18

080059b0 <get_fattime>:
 * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
 * @param  None
 * @retval Time in DWORD
 */
DWORD get_fattime(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN get_fattime */
	return 0;
 80059b4:	2300      	movs	r3, #0
	/* USER CODE END get_fattime */
}
 80059b6:	0018      	movs	r0, r3
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <USER_initialize>:
 * @retval DSTATUS: Operation status
 */
DSTATUS USER_initialize (
		BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	0002      	movs	r2, r0
 80059c4:	1dfb      	adds	r3, r7, #7
 80059c6:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80059c8:	1dfb      	adds	r3, r7, #7
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	0018      	movs	r0, r3
 80059ce:	f000 fa1d 	bl	8005e0c <USER_SPI_initialize>
 80059d2:	0003      	movs	r3, r0
	/* USER CODE END INIT */
}
 80059d4:	0018      	movs	r0, r3
 80059d6:	46bd      	mov	sp, r7
 80059d8:	b002      	add	sp, #8
 80059da:	bd80      	pop	{r7, pc}

080059dc <USER_status>:
 * @retval DSTATUS: Operation status
 */
DSTATUS USER_status (
		BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	0002      	movs	r2, r0
 80059e4:	1dfb      	adds	r3, r7, #7
 80059e6:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80059e8:	1dfb      	adds	r3, r7, #7
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	0018      	movs	r0, r3
 80059ee:	f000 fb25 	bl	800603c <USER_SPI_status>
 80059f2:	0003      	movs	r3, r0
	/* USER CODE END STATUS */
}
 80059f4:	0018      	movs	r0, r3
 80059f6:	46bd      	mov	sp, r7
 80059f8:	b002      	add	sp, #8
 80059fa:	bd80      	pop	{r7, pc}

080059fc <USER_read>:
		BYTE pdrv,      /* Physical drive nmuber to identify the drive */
		BYTE *buff,     /* Data buffer to store read data */
		DWORD sector,   /* Sector address in LBA */
		UINT count      /* Number of sectors to read */
)
{
 80059fc:	b5b0      	push	{r4, r5, r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
 8005a06:	603b      	str	r3, [r7, #0]
 8005a08:	250f      	movs	r5, #15
 8005a0a:	197b      	adds	r3, r7, r5
 8005a0c:	1c02      	adds	r2, r0, #0
 8005a0e:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8005a10:	683c      	ldr	r4, [r7, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	68b9      	ldr	r1, [r7, #8]
 8005a16:	197b      	adds	r3, r7, r5
 8005a18:	7818      	ldrb	r0, [r3, #0]
 8005a1a:	0023      	movs	r3, r4
 8005a1c:	f000 fb24 	bl	8006068 <USER_SPI_read>
 8005a20:	0003      	movs	r3, r0
	/* USER CODE END READ */
}
 8005a22:	0018      	movs	r0, r3
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b004      	add	sp, #16
 8005a28:	bdb0      	pop	{r4, r5, r7, pc}

08005a2a <USER_write>:
		BYTE pdrv,          /* Physical drive nmuber to identify the drive */
		const BYTE *buff,   /* Data to be written */
		DWORD sector,       /* Sector address in LBA */
		UINT count          /* Number of sectors to write */
)
{
 8005a2a:	b5b0      	push	{r4, r5, r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	603b      	str	r3, [r7, #0]
 8005a36:	250f      	movs	r5, #15
 8005a38:	197b      	adds	r3, r7, r5
 8005a3a:	1c02      	adds	r2, r0, #0
 8005a3c:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8005a3e:	683c      	ldr	r4, [r7, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	68b9      	ldr	r1, [r7, #8]
 8005a44:	197b      	adds	r3, r7, r5
 8005a46:	7818      	ldrb	r0, [r3, #0]
 8005a48:	0023      	movs	r3, r4
 8005a4a:	f000 fb79 	bl	8006140 <USER_SPI_write>
 8005a4e:	0003      	movs	r3, r0
	/* USER CODE END WRITE */
}
 8005a50:	0018      	movs	r0, r3
 8005a52:	46bd      	mov	sp, r7
 8005a54:	b004      	add	sp, #16
 8005a56:	bdb0      	pop	{r4, r5, r7, pc}

08005a58 <USER_ioctl>:
DRESULT USER_ioctl (
		BYTE pdrv,      /* Physical drive nmuber (0..) */
		BYTE cmd,       /* Control code */
		void *buff      /* Buffer to send/receive control data */
)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	603a      	str	r2, [r7, #0]
 8005a60:	1dfb      	adds	r3, r7, #7
 8005a62:	1c02      	adds	r2, r0, #0
 8005a64:	701a      	strb	r2, [r3, #0]
 8005a66:	1dbb      	adds	r3, r7, #6
 8005a68:	1c0a      	adds	r2, r1, #0
 8005a6a:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005a6c:	683a      	ldr	r2, [r7, #0]
 8005a6e:	1dbb      	adds	r3, r7, #6
 8005a70:	7819      	ldrb	r1, [r3, #0]
 8005a72:	1dfb      	adds	r3, r7, #7
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	0018      	movs	r0, r3
 8005a78:	f000 fbe2 	bl	8006240 <USER_SPI_ioctl>
 8005a7c:	0003      	movs	r3, r0
	/* USER CODE END IOCTL */
}
 8005a7e:	0018      	movs	r0, r3
 8005a80:	46bd      	mov	sp, r7
 8005a82:	b002      	add	sp, #8
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
	spiTimerTickStart = HAL_GetTick();
 8005a90:	f7fb fed0 	bl	8001834 <HAL_GetTick>
 8005a94:	0002      	movs	r2, r0
 8005a96:	4b04      	ldr	r3, [pc, #16]	@ (8005aa8 <SPI_Timer_On+0x20>)
 8005a98:	601a      	str	r2, [r3, #0]
	spiTimerTickDelay = waitTicks;
 8005a9a:	4b04      	ldr	r3, [pc, #16]	@ (8005aac <SPI_Timer_On+0x24>)
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	601a      	str	r2, [r3, #0]
}
 8005aa0:	46c0      	nop			@ (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b002      	add	sp, #8
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20000b1c 	.word	0x20000b1c
 8005aac:	20000b20 	.word	0x20000b20

08005ab0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
	return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005ab4:	f7fb febe 	bl	8001834 <HAL_GetTick>
 8005ab8:	0002      	movs	r2, r0
 8005aba:	4b06      	ldr	r3, [pc, #24]	@ (8005ad4 <SPI_Timer_Status+0x24>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	1ad2      	subs	r2, r2, r3
 8005ac0:	4b05      	ldr	r3, [pc, #20]	@ (8005ad8 <SPI_Timer_Status+0x28>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	419b      	sbcs	r3, r3
 8005ac8:	425b      	negs	r3, r3
 8005aca:	b2db      	uxtb	r3, r3
}
 8005acc:	0018      	movs	r0, r3
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			@ (mov r8, r8)
 8005ad4:	20000b1c 	.word	0x20000b1c
 8005ad8:	20000b20 	.word	0x20000b20

08005adc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
		BYTE dat	/* Data to send */
)
{
 8005adc:	b590      	push	{r4, r7, lr}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	0002      	movs	r2, r0
 8005ae4:	1dfb      	adds	r3, r7, #7
 8005ae6:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
	HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005ae8:	240f      	movs	r4, #15
 8005aea:	193a      	adds	r2, r7, r4
 8005aec:	1df9      	adds	r1, r7, #7
 8005aee:	4806      	ldr	r0, [pc, #24]	@ (8005b08 <xchg_spi+0x2c>)
 8005af0:	2332      	movs	r3, #50	@ 0x32
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	2301      	movs	r3, #1
 8005af6:	f7fd ff67 	bl	80039c8 <HAL_SPI_TransmitReceive>
	return rxDat;
 8005afa:	193b      	adds	r3, r7, r4
 8005afc:	781b      	ldrb	r3, [r3, #0]
}
 8005afe:	0018      	movs	r0, r3
 8005b00:	46bd      	mov	sp, r7
 8005b02:	b005      	add	sp, #20
 8005b04:	bd90      	pop	{r4, r7, pc}
 8005b06:	46c0      	nop			@ (mov r8, r8)
 8005b08:	20000930 	.word	0x20000930

08005b0c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
		BYTE *buff,		/* Pointer to data buffer */
		UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005b0c:	b590      	push	{r4, r7, lr}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005b16:	2300      	movs	r3, #0
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	e00a      	b.n	8005b32 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	18d4      	adds	r4, r2, r3
 8005b22:	20ff      	movs	r0, #255	@ 0xff
 8005b24:	f7ff ffda 	bl	8005adc <xchg_spi>
 8005b28:	0003      	movs	r3, r0
 8005b2a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	60fb      	str	r3, [r7, #12]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d3f0      	bcc.n	8005b1c <rcvr_spi_multi+0x10>
	}
}
 8005b3a:	46c0      	nop			@ (mov r8, r8)
 8005b3c:	46c0      	nop			@ (mov r8, r8)
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	b005      	add	sp, #20
 8005b42:	bd90      	pop	{r4, r7, pc}

08005b44 <xmit_spi_multi>:
static
void xmit_spi_multi (
		const BYTE *buff,	/* Pointer to the data */
		UINT btx			/* Number of bytes to send (even number) */
)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	2301      	movs	r3, #1
 8005b54:	425b      	negs	r3, r3
 8005b56:	6879      	ldr	r1, [r7, #4]
 8005b58:	4803      	ldr	r0, [pc, #12]	@ (8005b68 <xmit_spi_multi+0x24>)
 8005b5a:	f7fd fdd5 	bl	8003708 <HAL_SPI_Transmit>
}
 8005b5e:	46c0      	nop			@ (mov r8, r8)
 8005b60:	46bd      	mov	sp, r7
 8005b62:	b002      	add	sp, #8
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	46c0      	nop			@ (mov r8, r8)
 8005b68:	20000930 	.word	0x20000930

08005b6c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
		UINT wt			/* Timeout [ms] */
)
{
 8005b6c:	b5b0      	push	{r4, r5, r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005b74:	f7fb fe5e 	bl	8001834 <HAL_GetTick>
 8005b78:	0003      	movs	r3, r0
 8005b7a:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005b80:	250f      	movs	r5, #15
 8005b82:	197c      	adds	r4, r7, r5
 8005b84:	20ff      	movs	r0, #255	@ 0xff
 8005b86:	f7ff ffa9 	bl	8005adc <xchg_spi>
 8005b8a:	0003      	movs	r3, r0
 8005b8c:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005b8e:	197b      	adds	r3, r7, r5
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	2bff      	cmp	r3, #255	@ 0xff
 8005b94:	d007      	beq.n	8005ba6 <wait_ready+0x3a>
 8005b96:	f7fb fe4d 	bl	8001834 <HAL_GetTick>
 8005b9a:	0002      	movs	r2, r0
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d8ec      	bhi.n	8005b80 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 8005ba6:	230f      	movs	r3, #15
 8005ba8:	18fb      	adds	r3, r7, r3
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	3bff      	subs	r3, #255	@ 0xff
 8005bae:	425a      	negs	r2, r3
 8005bb0:	4153      	adcs	r3, r2
 8005bb2:	b2db      	uxtb	r3, r3
}
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	b006      	add	sp, #24
 8005bba:	bdb0      	pop	{r4, r5, r7, pc}

08005bbc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005bc0:	2380      	movs	r3, #128	@ 0x80
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	4805      	ldr	r0, [pc, #20]	@ (8005bdc <despiselect+0x20>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	0019      	movs	r1, r3
 8005bca:	f7fc fcf1 	bl	80025b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005bce:	20ff      	movs	r0, #255	@ 0xff
 8005bd0:	f7ff ff84 	bl	8005adc <xchg_spi>

}
 8005bd4:	46c0      	nop			@ (mov r8, r8)
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	46c0      	nop			@ (mov r8, r8)
 8005bdc:	50000400 	.word	0x50000400

08005be0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005be4:	2380      	movs	r3, #128	@ 0x80
 8005be6:	005b      	lsls	r3, r3, #1
 8005be8:	480b      	ldr	r0, [pc, #44]	@ (8005c18 <spiselect+0x38>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	0019      	movs	r1, r3
 8005bee:	f7fc fcdf 	bl	80025b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005bf2:	20ff      	movs	r0, #255	@ 0xff
 8005bf4:	f7ff ff72 	bl	8005adc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005bf8:	23fa      	movs	r3, #250	@ 0xfa
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f7ff ffb5 	bl	8005b6c <wait_ready>
 8005c02:	1e03      	subs	r3, r0, #0
 8005c04:	d001      	beq.n	8005c0a <spiselect+0x2a>
 8005c06:	2301      	movs	r3, #1
 8005c08:	e002      	b.n	8005c10 <spiselect+0x30>

	despiselect();
 8005c0a:	f7ff ffd7 	bl	8005bbc <despiselect>
	return 0;	/* Timeout */
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	0018      	movs	r0, r3
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	46c0      	nop			@ (mov r8, r8)
 8005c18:	50000400 	.word	0x50000400

08005c1c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
		BYTE *buff,			/* Data buffer */
		UINT btr			/* Data block length (byte) */
)
{
 8005c1c:	b5b0      	push	{r4, r5, r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005c26:	20c8      	movs	r0, #200	@ 0xc8
 8005c28:	f7ff ff2e 	bl	8005a88 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8005c2c:	250f      	movs	r5, #15
 8005c2e:	197c      	adds	r4, r7, r5
 8005c30:	20ff      	movs	r0, #255	@ 0xff
 8005c32:	f7ff ff53 	bl	8005adc <xchg_spi>
 8005c36:	0003      	movs	r3, r0
 8005c38:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005c3a:	197b      	adds	r3, r7, r5
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	2bff      	cmp	r3, #255	@ 0xff
 8005c40:	d103      	bne.n	8005c4a <rcvr_datablock+0x2e>
 8005c42:	f7ff ff35 	bl	8005ab0 <SPI_Timer_Status>
 8005c46:	1e03      	subs	r3, r0, #0
 8005c48:	d1f0      	bne.n	8005c2c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005c4a:	230f      	movs	r3, #15
 8005c4c:	18fb      	adds	r3, r7, r3
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	2bfe      	cmp	r3, #254	@ 0xfe
 8005c52:	d001      	beq.n	8005c58 <rcvr_datablock+0x3c>
 8005c54:	2300      	movs	r3, #0
 8005c56:	e00c      	b.n	8005c72 <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	0011      	movs	r1, r2
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f7ff ff54 	bl	8005b0c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005c64:	20ff      	movs	r0, #255	@ 0xff
 8005c66:	f7ff ff39 	bl	8005adc <xchg_spi>
 8005c6a:	20ff      	movs	r0, #255	@ 0xff
 8005c6c:	f7ff ff36 	bl	8005adc <xchg_spi>

	return 1;						/* Function succeeded */
 8005c70:	2301      	movs	r3, #1
}
 8005c72:	0018      	movs	r0, r3
 8005c74:	46bd      	mov	sp, r7
 8005c76:	b004      	add	sp, #16
 8005c78:	bdb0      	pop	{r4, r5, r7, pc}

08005c7a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005c7a:	b5b0      	push	{r4, r5, r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
 8005c82:	000a      	movs	r2, r1
 8005c84:	1cfb      	adds	r3, r7, #3
 8005c86:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005c88:	23fa      	movs	r3, #250	@ 0xfa
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	0018      	movs	r0, r3
 8005c8e:	f7ff ff6d 	bl	8005b6c <wait_ready>
 8005c92:	1e03      	subs	r3, r0, #0
 8005c94:	d101      	bne.n	8005c9a <xmit_datablock+0x20>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e025      	b.n	8005ce6 <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 8005c9a:	1cfb      	adds	r3, r7, #3
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f7ff ff1c 	bl	8005adc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005ca4:	1cfb      	adds	r3, r7, #3
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2bfd      	cmp	r3, #253	@ 0xfd
 8005caa:	d01b      	beq.n	8005ce4 <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005cac:	2380      	movs	r3, #128	@ 0x80
 8005cae:	009a      	lsls	r2, r3, #2
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	0011      	movs	r1, r2
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f7ff ff45 	bl	8005b44 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005cba:	20ff      	movs	r0, #255	@ 0xff
 8005cbc:	f7ff ff0e 	bl	8005adc <xchg_spi>
 8005cc0:	20ff      	movs	r0, #255	@ 0xff
 8005cc2:	f7ff ff0b 	bl	8005adc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005cc6:	250f      	movs	r5, #15
 8005cc8:	197c      	adds	r4, r7, r5
 8005cca:	20ff      	movs	r0, #255	@ 0xff
 8005ccc:	f7ff ff06 	bl	8005adc <xchg_spi>
 8005cd0:	0003      	movs	r3, r0
 8005cd2:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8005cd4:	197b      	adds	r3, r7, r5
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	221f      	movs	r2, #31
 8005cda:	4013      	ands	r3, r2
 8005cdc:	2b05      	cmp	r3, #5
 8005cde:	d001      	beq.n	8005ce4 <xmit_datablock+0x6a>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	e000      	b.n	8005ce6 <xmit_datablock+0x6c>
	}
	return 1;
 8005ce4:	2301      	movs	r3, #1
}
 8005ce6:	0018      	movs	r0, r3
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	b004      	add	sp, #16
 8005cec:	bdb0      	pop	{r4, r5, r7, pc}

08005cee <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8005cee:	b5b0      	push	{r4, r5, r7, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	0002      	movs	r2, r0
 8005cf6:	6039      	str	r1, [r7, #0]
 8005cf8:	1dfb      	adds	r3, r7, #7
 8005cfa:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8005cfc:	1dfb      	adds	r3, r7, #7
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	b25b      	sxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	da15      	bge.n	8005d32 <send_cmd+0x44>
		cmd &= 0x7F;
 8005d06:	1dfb      	adds	r3, r7, #7
 8005d08:	1dfa      	adds	r2, r7, #7
 8005d0a:	7812      	ldrb	r2, [r2, #0]
 8005d0c:	217f      	movs	r1, #127	@ 0x7f
 8005d0e:	400a      	ands	r2, r1
 8005d10:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 8005d12:	250e      	movs	r5, #14
 8005d14:	197c      	adds	r4, r7, r5
 8005d16:	2100      	movs	r1, #0
 8005d18:	2037      	movs	r0, #55	@ 0x37
 8005d1a:	f7ff ffe8 	bl	8005cee <send_cmd>
 8005d1e:	0003      	movs	r3, r0
 8005d20:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 8005d22:	002a      	movs	r2, r5
 8005d24:	18bb      	adds	r3, r7, r2
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d902      	bls.n	8005d32 <send_cmd+0x44>
 8005d2c:	18bb      	adds	r3, r7, r2
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	e067      	b.n	8005e02 <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8005d32:	1dfb      	adds	r3, r7, #7
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b0c      	cmp	r3, #12
 8005d38:	d007      	beq.n	8005d4a <send_cmd+0x5c>
		despiselect();
 8005d3a:	f7ff ff3f 	bl	8005bbc <despiselect>
		if (!spiselect()) return 0xFF;
 8005d3e:	f7ff ff4f 	bl	8005be0 <spiselect>
 8005d42:	1e03      	subs	r3, r0, #0
 8005d44:	d101      	bne.n	8005d4a <send_cmd+0x5c>
 8005d46:	23ff      	movs	r3, #255	@ 0xff
 8005d48:	e05b      	b.n	8005e02 <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005d4a:	1dfb      	adds	r3, r7, #7
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	2240      	movs	r2, #64	@ 0x40
 8005d50:	4313      	orrs	r3, r2
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	0018      	movs	r0, r3
 8005d56:	f7ff fec1 	bl	8005adc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	0e1b      	lsrs	r3, r3, #24
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	0018      	movs	r0, r3
 8005d62:	f7ff febb 	bl	8005adc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	0c1b      	lsrs	r3, r3, #16
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	0018      	movs	r0, r3
 8005d6e:	f7ff feb5 	bl	8005adc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	0a1b      	lsrs	r3, r3, #8
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	0018      	movs	r0, r3
 8005d7a:	f7ff feaf 	bl	8005adc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	0018      	movs	r0, r3
 8005d84:	f7ff feaa 	bl	8005adc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005d88:	210f      	movs	r1, #15
 8005d8a:	187b      	adds	r3, r7, r1
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8005d90:	1dfb      	adds	r3, r7, #7
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d102      	bne.n	8005d9e <send_cmd+0xb0>
 8005d98:	187b      	adds	r3, r7, r1
 8005d9a:	2295      	movs	r2, #149	@ 0x95
 8005d9c:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005d9e:	1dfb      	adds	r3, r7, #7
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d103      	bne.n	8005dae <send_cmd+0xc0>
 8005da6:	230f      	movs	r3, #15
 8005da8:	18fb      	adds	r3, r7, r3
 8005daa:	2287      	movs	r2, #135	@ 0x87
 8005dac:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 8005dae:	230f      	movs	r3, #15
 8005db0:	18fb      	adds	r3, r7, r3
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	0018      	movs	r0, r3
 8005db6:	f7ff fe91 	bl	8005adc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005dba:	1dfb      	adds	r3, r7, #7
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	2b0c      	cmp	r3, #12
 8005dc0:	d102      	bne.n	8005dc8 <send_cmd+0xda>
 8005dc2:	20ff      	movs	r0, #255	@ 0xff
 8005dc4:	f7ff fe8a 	bl	8005adc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005dc8:	230f      	movs	r3, #15
 8005dca:	18fb      	adds	r3, r7, r3
 8005dcc:	220a      	movs	r2, #10
 8005dce:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 8005dd0:	250e      	movs	r5, #14
 8005dd2:	197c      	adds	r4, r7, r5
 8005dd4:	20ff      	movs	r0, #255	@ 0xff
 8005dd6:	f7ff fe81 	bl	8005adc <xchg_spi>
 8005dda:	0003      	movs	r3, r0
 8005ddc:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 8005dde:	197b      	adds	r3, r7, r5
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	b25b      	sxtb	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	da09      	bge.n	8005dfc <send_cmd+0x10e>
 8005de8:	210f      	movs	r1, #15
 8005dea:	187b      	adds	r3, r7, r1
 8005dec:	187a      	adds	r2, r7, r1
 8005dee:	7812      	ldrb	r2, [r2, #0]
 8005df0:	3a01      	subs	r2, #1
 8005df2:	701a      	strb	r2, [r3, #0]
 8005df4:	187b      	adds	r3, r7, r1
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1e9      	bne.n	8005dd0 <send_cmd+0xe2>

	return res;							/* Return received response */
 8005dfc:	230e      	movs	r3, #14
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	781b      	ldrb	r3, [r3, #0]
}
 8005e02:	0018      	movs	r0, r3
 8005e04:	46bd      	mov	sp, r7
 8005e06:	b004      	add	sp, #16
 8005e08:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005e0c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
		BYTE drv		/* Physical drive number (0) */
)
{
 8005e0c:	b5b0      	push	{r4, r5, r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	0002      	movs	r2, r0
 8005e14:	1dfb      	adds	r3, r7, #7
 8005e16:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8005e18:	1dfb      	adds	r3, r7, #7
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <USER_SPI_initialize+0x18>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e100      	b.n	8006026 <USER_SPI_initialize+0x21a>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005e24:	4b82      	ldr	r3, [pc, #520]	@ (8006030 <USER_SPI_initialize+0x224>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	001a      	movs	r2, r3
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	4013      	ands	r3, r2
 8005e30:	d003      	beq.n	8005e3a <USER_SPI_initialize+0x2e>
 8005e32:	4b7f      	ldr	r3, [pc, #508]	@ (8006030 <USER_SPI_initialize+0x224>)
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	e0f5      	b.n	8006026 <USER_SPI_initialize+0x21a>

	FCLK_SLOW();
 8005e3a:	4b7e      	ldr	r3, [pc, #504]	@ (8006034 <USER_SPI_initialize+0x228>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2238      	movs	r2, #56	@ 0x38
 8005e42:	4393      	bics	r3, r2
 8005e44:	001a      	movs	r2, r3
 8005e46:	4b7b      	ldr	r3, [pc, #492]	@ (8006034 <USER_SPI_initialize+0x228>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2130      	movs	r1, #48	@ 0x30
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005e50:	230f      	movs	r3, #15
 8005e52:	18fb      	adds	r3, r7, r3
 8005e54:	220a      	movs	r2, #10
 8005e56:	701a      	strb	r2, [r3, #0]
 8005e58:	e008      	b.n	8005e6c <USER_SPI_initialize+0x60>
 8005e5a:	20ff      	movs	r0, #255	@ 0xff
 8005e5c:	f7ff fe3e 	bl	8005adc <xchg_spi>
 8005e60:	210f      	movs	r1, #15
 8005e62:	187b      	adds	r3, r7, r1
 8005e64:	781a      	ldrb	r2, [r3, #0]
 8005e66:	187b      	adds	r3, r7, r1
 8005e68:	3a01      	subs	r2, #1
 8005e6a:	701a      	strb	r2, [r3, #0]
 8005e6c:	240f      	movs	r4, #15
 8005e6e:	193b      	adds	r3, r7, r4
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f1      	bne.n	8005e5a <USER_SPI_initialize+0x4e>

	ty = 0;
 8005e76:	230d      	movs	r3, #13
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005e7e:	2100      	movs	r1, #0
 8005e80:	2000      	movs	r0, #0
 8005e82:	f7ff ff34 	bl	8005cee <send_cmd>
 8005e86:	0003      	movs	r3, r0
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d000      	beq.n	8005e8e <USER_SPI_initialize+0x82>
 8005e8c:	e0a6      	b.n	8005fdc <USER_SPI_initialize+0x1d0>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005e8e:	23fa      	movs	r3, #250	@ 0xfa
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	0018      	movs	r0, r3
 8005e94:	f7ff fdf8 	bl	8005a88 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8005e98:	23d5      	movs	r3, #213	@ 0xd5
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	0019      	movs	r1, r3
 8005e9e:	2008      	movs	r0, #8
 8005ea0:	f7ff ff25 	bl	8005cee <send_cmd>
 8005ea4:	0003      	movs	r3, r0
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d162      	bne.n	8005f70 <USER_SPI_initialize+0x164>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005eaa:	193b      	adds	r3, r7, r4
 8005eac:	2200      	movs	r2, #0
 8005eae:	701a      	strb	r2, [r3, #0]
 8005eb0:	e00f      	b.n	8005ed2 <USER_SPI_initialize+0xc6>
 8005eb2:	250f      	movs	r5, #15
 8005eb4:	197b      	adds	r3, r7, r5
 8005eb6:	781c      	ldrb	r4, [r3, #0]
 8005eb8:	20ff      	movs	r0, #255	@ 0xff
 8005eba:	f7ff fe0f 	bl	8005adc <xchg_spi>
 8005ebe:	0003      	movs	r3, r0
 8005ec0:	001a      	movs	r2, r3
 8005ec2:	2308      	movs	r3, #8
 8005ec4:	18fb      	adds	r3, r7, r3
 8005ec6:	551a      	strb	r2, [r3, r4]
 8005ec8:	197b      	adds	r3, r7, r5
 8005eca:	781a      	ldrb	r2, [r3, #0]
 8005ecc:	197b      	adds	r3, r7, r5
 8005ece:	3201      	adds	r2, #1
 8005ed0:	701a      	strb	r2, [r3, #0]
 8005ed2:	230f      	movs	r3, #15
 8005ed4:	18fb      	adds	r3, r7, r3
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	2b03      	cmp	r3, #3
 8005eda:	d9ea      	bls.n	8005eb2 <USER_SPI_initialize+0xa6>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005edc:	2208      	movs	r2, #8
 8005ede:	18bb      	adds	r3, r7, r2
 8005ee0:	789b      	ldrb	r3, [r3, #2]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d000      	beq.n	8005ee8 <USER_SPI_initialize+0xdc>
 8005ee6:	e079      	b.n	8005fdc <USER_SPI_initialize+0x1d0>
 8005ee8:	18bb      	adds	r3, r7, r2
 8005eea:	78db      	ldrb	r3, [r3, #3]
 8005eec:	2baa      	cmp	r3, #170	@ 0xaa
 8005eee:	d000      	beq.n	8005ef2 <USER_SPI_initialize+0xe6>
 8005ef0:	e074      	b.n	8005fdc <USER_SPI_initialize+0x1d0>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005ef2:	46c0      	nop			@ (mov r8, r8)
 8005ef4:	f7ff fddc 	bl	8005ab0 <SPI_Timer_Status>
 8005ef8:	1e03      	subs	r3, r0, #0
 8005efa:	d007      	beq.n	8005f0c <USER_SPI_initialize+0x100>
 8005efc:	2380      	movs	r3, #128	@ 0x80
 8005efe:	05db      	lsls	r3, r3, #23
 8005f00:	0019      	movs	r1, r3
 8005f02:	20a9      	movs	r0, #169	@ 0xa9
 8005f04:	f7ff fef3 	bl	8005cee <send_cmd>
 8005f08:	1e03      	subs	r3, r0, #0
 8005f0a:	d1f3      	bne.n	8005ef4 <USER_SPI_initialize+0xe8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005f0c:	f7ff fdd0 	bl	8005ab0 <SPI_Timer_Status>
 8005f10:	1e03      	subs	r3, r0, #0
 8005f12:	d063      	beq.n	8005fdc <USER_SPI_initialize+0x1d0>
 8005f14:	2100      	movs	r1, #0
 8005f16:	203a      	movs	r0, #58	@ 0x3a
 8005f18:	f7ff fee9 	bl	8005cee <send_cmd>
 8005f1c:	1e03      	subs	r3, r0, #0
 8005f1e:	d15d      	bne.n	8005fdc <USER_SPI_initialize+0x1d0>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005f20:	230f      	movs	r3, #15
 8005f22:	18fb      	adds	r3, r7, r3
 8005f24:	2200      	movs	r2, #0
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	e00f      	b.n	8005f4a <USER_SPI_initialize+0x13e>
 8005f2a:	250f      	movs	r5, #15
 8005f2c:	197b      	adds	r3, r7, r5
 8005f2e:	781c      	ldrb	r4, [r3, #0]
 8005f30:	20ff      	movs	r0, #255	@ 0xff
 8005f32:	f7ff fdd3 	bl	8005adc <xchg_spi>
 8005f36:	0003      	movs	r3, r0
 8005f38:	001a      	movs	r2, r3
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	18fb      	adds	r3, r7, r3
 8005f3e:	551a      	strb	r2, [r3, r4]
 8005f40:	197b      	adds	r3, r7, r5
 8005f42:	781a      	ldrb	r2, [r3, #0]
 8005f44:	197b      	adds	r3, r7, r5
 8005f46:	3201      	adds	r2, #1
 8005f48:	701a      	strb	r2, [r3, #0]
 8005f4a:	230f      	movs	r3, #15
 8005f4c:	18fb      	adds	r3, r7, r3
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	2b03      	cmp	r3, #3
 8005f52:	d9ea      	bls.n	8005f2a <USER_SPI_initialize+0x11e>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005f54:	2308      	movs	r3, #8
 8005f56:	18fb      	adds	r3, r7, r3
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	001a      	movs	r2, r3
 8005f5c:	2340      	movs	r3, #64	@ 0x40
 8005f5e:	4013      	ands	r3, r2
 8005f60:	d001      	beq.n	8005f66 <USER_SPI_initialize+0x15a>
 8005f62:	220c      	movs	r2, #12
 8005f64:	e000      	b.n	8005f68 <USER_SPI_initialize+0x15c>
 8005f66:	2204      	movs	r2, #4
 8005f68:	230d      	movs	r3, #13
 8005f6a:	18fb      	adds	r3, r7, r3
 8005f6c:	701a      	strb	r2, [r3, #0]
 8005f6e:	e035      	b.n	8005fdc <USER_SPI_initialize+0x1d0>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005f70:	2100      	movs	r1, #0
 8005f72:	20a9      	movs	r0, #169	@ 0xa9
 8005f74:	f7ff febb 	bl	8005cee <send_cmd>
 8005f78:	0003      	movs	r3, r0
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d808      	bhi.n	8005f90 <USER_SPI_initialize+0x184>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005f7e:	230d      	movs	r3, #13
 8005f80:	18fb      	adds	r3, r7, r3
 8005f82:	2202      	movs	r2, #2
 8005f84:	701a      	strb	r2, [r3, #0]
 8005f86:	230e      	movs	r3, #14
 8005f88:	18fb      	adds	r3, r7, r3
 8005f8a:	22a9      	movs	r2, #169	@ 0xa9
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	e007      	b.n	8005fa0 <USER_SPI_initialize+0x194>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005f90:	230d      	movs	r3, #13
 8005f92:	18fb      	adds	r3, r7, r3
 8005f94:	2201      	movs	r2, #1
 8005f96:	701a      	strb	r2, [r3, #0]
 8005f98:	230e      	movs	r3, #14
 8005f9a:	18fb      	adds	r3, r7, r3
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005fa0:	46c0      	nop			@ (mov r8, r8)
 8005fa2:	f7ff fd85 	bl	8005ab0 <SPI_Timer_Status>
 8005fa6:	1e03      	subs	r3, r0, #0
 8005fa8:	d008      	beq.n	8005fbc <USER_SPI_initialize+0x1b0>
 8005faa:	230e      	movs	r3, #14
 8005fac:	18fb      	adds	r3, r7, r3
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	0018      	movs	r0, r3
 8005fb4:	f7ff fe9b 	bl	8005cee <send_cmd>
 8005fb8:	1e03      	subs	r3, r0, #0
 8005fba:	d1f2      	bne.n	8005fa2 <USER_SPI_initialize+0x196>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8005fbc:	f7ff fd78 	bl	8005ab0 <SPI_Timer_Status>
 8005fc0:	1e03      	subs	r3, r0, #0
 8005fc2:	d007      	beq.n	8005fd4 <USER_SPI_initialize+0x1c8>
 8005fc4:	2380      	movs	r3, #128	@ 0x80
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	0019      	movs	r1, r3
 8005fca:	2010      	movs	r0, #16
 8005fcc:	f7ff fe8f 	bl	8005cee <send_cmd>
 8005fd0:	1e03      	subs	r3, r0, #0
 8005fd2:	d003      	beq.n	8005fdc <USER_SPI_initialize+0x1d0>
				ty = 0;
 8005fd4:	230d      	movs	r3, #13
 8005fd6:	18fb      	adds	r3, r7, r3
 8005fd8:	2200      	movs	r2, #0
 8005fda:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 8005fdc:	4b16      	ldr	r3, [pc, #88]	@ (8006038 <USER_SPI_initialize+0x22c>)
 8005fde:	240d      	movs	r4, #13
 8005fe0:	193a      	adds	r2, r7, r4
 8005fe2:	7812      	ldrb	r2, [r2, #0]
 8005fe4:	701a      	strb	r2, [r3, #0]
	despiselect();
 8005fe6:	f7ff fde9 	bl	8005bbc <despiselect>

	if (ty) {			/* OK */
 8005fea:	193b      	adds	r3, r7, r4
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d013      	beq.n	800601a <USER_SPI_initialize+0x20e>
		FCLK_FAST();			/* Set fast clock */
 8005ff2:	4b10      	ldr	r3, [pc, #64]	@ (8006034 <USER_SPI_initialize+0x228>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2238      	movs	r2, #56	@ 0x38
 8005ffa:	4393      	bics	r3, r2
 8005ffc:	001a      	movs	r2, r3
 8005ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8006034 <USER_SPI_initialize+0x228>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2110      	movs	r1, #16
 8006004:	430a      	orrs	r2, r1
 8006006:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006008:	4b09      	ldr	r3, [pc, #36]	@ (8006030 <USER_SPI_initialize+0x224>)
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2201      	movs	r2, #1
 8006010:	4393      	bics	r3, r2
 8006012:	b2da      	uxtb	r2, r3
 8006014:	4b06      	ldr	r3, [pc, #24]	@ (8006030 <USER_SPI_initialize+0x224>)
 8006016:	701a      	strb	r2, [r3, #0]
 8006018:	e002      	b.n	8006020 <USER_SPI_initialize+0x214>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800601a:	4b05      	ldr	r3, [pc, #20]	@ (8006030 <USER_SPI_initialize+0x224>)
 800601c:	2201      	movs	r2, #1
 800601e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006020:	4b03      	ldr	r3, [pc, #12]	@ (8006030 <USER_SPI_initialize+0x224>)
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	b2db      	uxtb	r3, r3
}
 8006026:	0018      	movs	r0, r3
 8006028:	46bd      	mov	sp, r7
 800602a:	b004      	add	sp, #16
 800602c:	bdb0      	pop	{r4, r5, r7, pc}
 800602e:	46c0      	nop			@ (mov r8, r8)
 8006030:	200000e0 	.word	0x200000e0
 8006034:	20000930 	.word	0x20000930
 8006038:	20000b19 	.word	0x20000b19

0800603c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
		BYTE drv		/* Physical drive number (0) */
)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	0002      	movs	r2, r0
 8006044:	1dfb      	adds	r3, r7, #7
 8006046:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006048:	1dfb      	adds	r3, r7, #7
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d001      	beq.n	8006054 <USER_SPI_status+0x18>
 8006050:	2301      	movs	r3, #1
 8006052:	e002      	b.n	800605a <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8006054:	4b03      	ldr	r3, [pc, #12]	@ (8006064 <USER_SPI_status+0x28>)
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	b2db      	uxtb	r3, r3
}
 800605a:	0018      	movs	r0, r3
 800605c:	46bd      	mov	sp, r7
 800605e:	b002      	add	sp, #8
 8006060:	bd80      	pop	{r7, pc}
 8006062:	46c0      	nop			@ (mov r8, r8)
 8006064:	200000e0 	.word	0x200000e0

08006068 <USER_SPI_read>:
		BYTE drv,		/* Physical drive number (0) */
		BYTE *buff,		/* Pointer to the data buffer to store read data */
		DWORD sector,	/* Start sector number (LBA) */
		UINT count		/* Number of sectors to read (1..128) */
)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	60b9      	str	r1, [r7, #8]
 8006070:	607a      	str	r2, [r7, #4]
 8006072:	603b      	str	r3, [r7, #0]
 8006074:	210f      	movs	r1, #15
 8006076:	187b      	adds	r3, r7, r1
 8006078:	1c02      	adds	r2, r0, #0
 800607a:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800607c:	187b      	adds	r3, r7, r1
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d102      	bne.n	800608a <USER_SPI_read+0x22>
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <USER_SPI_read+0x26>
 800608a:	2304      	movs	r3, #4
 800608c:	e04f      	b.n	800612e <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800608e:	4b2a      	ldr	r3, [pc, #168]	@ (8006138 <USER_SPI_read+0xd0>)
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	b2db      	uxtb	r3, r3
 8006094:	001a      	movs	r2, r3
 8006096:	2301      	movs	r3, #1
 8006098:	4013      	ands	r3, r2
 800609a:	d001      	beq.n	80060a0 <USER_SPI_read+0x38>
 800609c:	2303      	movs	r3, #3
 800609e:	e046      	b.n	800612e <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80060a0:	4b26      	ldr	r3, [pc, #152]	@ (800613c <USER_SPI_read+0xd4>)
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	001a      	movs	r2, r3
 80060a6:	2308      	movs	r3, #8
 80060a8:	4013      	ands	r3, r2
 80060aa:	d102      	bne.n	80060b2 <USER_SPI_read+0x4a>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	025b      	lsls	r3, r3, #9
 80060b0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d112      	bne.n	80060de <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	0019      	movs	r1, r3
 80060bc:	2011      	movs	r0, #17
 80060be:	f7ff fe16 	bl	8005cee <send_cmd>
 80060c2:	1e03      	subs	r3, r0, #0
 80060c4:	d12d      	bne.n	8006122 <USER_SPI_read+0xba>
				&& rcvr_datablock(buff, 512)) {
 80060c6:	2380      	movs	r3, #128	@ 0x80
 80060c8:	009a      	lsls	r2, r3, #2
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	0011      	movs	r1, r2
 80060ce:	0018      	movs	r0, r3
 80060d0:	f7ff fda4 	bl	8005c1c <rcvr_datablock>
 80060d4:	1e03      	subs	r3, r0, #0
 80060d6:	d024      	beq.n	8006122 <USER_SPI_read+0xba>
			count = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	603b      	str	r3, [r7, #0]
 80060dc:	e021      	b.n	8006122 <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	0019      	movs	r1, r3
 80060e2:	2012      	movs	r0, #18
 80060e4:	f7ff fe03 	bl	8005cee <send_cmd>
 80060e8:	1e03      	subs	r3, r0, #0
 80060ea:	d11a      	bne.n	8006122 <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80060ec:	2380      	movs	r3, #128	@ 0x80
 80060ee:	009a      	lsls	r2, r3, #2
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	0011      	movs	r1, r2
 80060f4:	0018      	movs	r0, r3
 80060f6:	f7ff fd91 	bl	8005c1c <rcvr_datablock>
 80060fa:	1e03      	subs	r3, r0, #0
 80060fc:	d00c      	beq.n	8006118 <USER_SPI_read+0xb0>
				buff += 512;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2280      	movs	r2, #128	@ 0x80
 8006102:	0092      	lsls	r2, r2, #2
 8006104:	4694      	mov	ip, r2
 8006106:	4463      	add	r3, ip
 8006108:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	3b01      	subs	r3, #1
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1ea      	bne.n	80060ec <USER_SPI_read+0x84>
 8006116:	e000      	b.n	800611a <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8006118:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800611a:	2100      	movs	r1, #0
 800611c:	200c      	movs	r0, #12
 800611e:	f7ff fde6 	bl	8005cee <send_cmd>
		}
	}
	despiselect();
 8006122:	f7ff fd4b 	bl	8005bbc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	1e5a      	subs	r2, r3, #1
 800612a:	4193      	sbcs	r3, r2
 800612c:	b2db      	uxtb	r3, r3
}
 800612e:	0018      	movs	r0, r3
 8006130:	46bd      	mov	sp, r7
 8006132:	b004      	add	sp, #16
 8006134:	bd80      	pop	{r7, pc}
 8006136:	46c0      	nop			@ (mov r8, r8)
 8006138:	200000e0 	.word	0x200000e0
 800613c:	20000b19 	.word	0x20000b19

08006140 <USER_SPI_write>:
		BYTE drv,			/* Physical drive number (0) */
		const BYTE *buff,	/* Ponter to the data to write */
		DWORD sector,		/* Start sector number (LBA) */
		UINT count			/* Number of sectors to write (1..128) */
)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60b9      	str	r1, [r7, #8]
 8006148:	607a      	str	r2, [r7, #4]
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	210f      	movs	r1, #15
 800614e:	187b      	adds	r3, r7, r1
 8006150:	1c02      	adds	r2, r0, #0
 8006152:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006154:	187b      	adds	r3, r7, r1
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d102      	bne.n	8006162 <USER_SPI_write+0x22>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <USER_SPI_write+0x26>
 8006162:	2304      	movs	r3, #4
 8006164:	e063      	b.n	800622e <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006166:	4b34      	ldr	r3, [pc, #208]	@ (8006238 <USER_SPI_write+0xf8>)
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	001a      	movs	r2, r3
 800616e:	2301      	movs	r3, #1
 8006170:	4013      	ands	r3, r2
 8006172:	d001      	beq.n	8006178 <USER_SPI_write+0x38>
 8006174:	2303      	movs	r3, #3
 8006176:	e05a      	b.n	800622e <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006178:	4b2f      	ldr	r3, [pc, #188]	@ (8006238 <USER_SPI_write+0xf8>)
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	b2db      	uxtb	r3, r3
 800617e:	001a      	movs	r2, r3
 8006180:	2304      	movs	r3, #4
 8006182:	4013      	ands	r3, r2
 8006184:	d001      	beq.n	800618a <USER_SPI_write+0x4a>
 8006186:	2302      	movs	r3, #2
 8006188:	e051      	b.n	800622e <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800618a:	4b2c      	ldr	r3, [pc, #176]	@ (800623c <USER_SPI_write+0xfc>)
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	001a      	movs	r2, r3
 8006190:	2308      	movs	r3, #8
 8006192:	4013      	ands	r3, r2
 8006194:	d102      	bne.n	800619c <USER_SPI_write+0x5c>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	025b      	lsls	r3, r3, #9
 800619a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d110      	bne.n	80061c4 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	0019      	movs	r1, r3
 80061a6:	2018      	movs	r0, #24
 80061a8:	f7ff fda1 	bl	8005cee <send_cmd>
 80061ac:	1e03      	subs	r3, r0, #0
 80061ae:	d138      	bne.n	8006222 <USER_SPI_write+0xe2>
				&& xmit_datablock(buff, 0xFE)) {
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	21fe      	movs	r1, #254	@ 0xfe
 80061b4:	0018      	movs	r0, r3
 80061b6:	f7ff fd60 	bl	8005c7a <xmit_datablock>
 80061ba:	1e03      	subs	r3, r0, #0
 80061bc:	d031      	beq.n	8006222 <USER_SPI_write+0xe2>
			count = 0;
 80061be:	2300      	movs	r3, #0
 80061c0:	603b      	str	r3, [r7, #0]
 80061c2:	e02e      	b.n	8006222 <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80061c4:	4b1d      	ldr	r3, [pc, #116]	@ (800623c <USER_SPI_write+0xfc>)
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	001a      	movs	r2, r3
 80061ca:	2306      	movs	r3, #6
 80061cc:	4013      	ands	r3, r2
 80061ce:	d004      	beq.n	80061da <USER_SPI_write+0x9a>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	0019      	movs	r1, r3
 80061d4:	2097      	movs	r0, #151	@ 0x97
 80061d6:	f7ff fd8a 	bl	8005cee <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	0019      	movs	r1, r3
 80061de:	2019      	movs	r0, #25
 80061e0:	f7ff fd85 	bl	8005cee <send_cmd>
 80061e4:	1e03      	subs	r3, r0, #0
 80061e6:	d11c      	bne.n	8006222 <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	21fc      	movs	r1, #252	@ 0xfc
 80061ec:	0018      	movs	r0, r3
 80061ee:	f7ff fd44 	bl	8005c7a <xmit_datablock>
 80061f2:	1e03      	subs	r3, r0, #0
 80061f4:	d00c      	beq.n	8006210 <USER_SPI_write+0xd0>
				buff += 512;
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2280      	movs	r2, #128	@ 0x80
 80061fa:	0092      	lsls	r2, r2, #2
 80061fc:	4694      	mov	ip, r2
 80061fe:	4463      	add	r3, ip
 8006200:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	3b01      	subs	r3, #1
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1ec      	bne.n	80061e8 <USER_SPI_write+0xa8>
 800620e:	e000      	b.n	8006212 <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006210:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006212:	21fd      	movs	r1, #253	@ 0xfd
 8006214:	2000      	movs	r0, #0
 8006216:	f7ff fd30 	bl	8005c7a <xmit_datablock>
 800621a:	1e03      	subs	r3, r0, #0
 800621c:	d101      	bne.n	8006222 <USER_SPI_write+0xe2>
 800621e:	2301      	movs	r3, #1
 8006220:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006222:	f7ff fccb 	bl	8005bbc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	1e5a      	subs	r2, r3, #1
 800622a:	4193      	sbcs	r3, r2
 800622c:	b2db      	uxtb	r3, r3
}
 800622e:	0018      	movs	r0, r3
 8006230:	46bd      	mov	sp, r7
 8006232:	b004      	add	sp, #16
 8006234:	bd80      	pop	{r7, pc}
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	200000e0 	.word	0x200000e0
 800623c:	20000b19 	.word	0x20000b19

08006240 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
		BYTE drv,		/* Physical drive number (0) */
		BYTE cmd,		/* Control command code */
		void *buff		/* Pointer to the conrtol data */
)
{
 8006240:	b590      	push	{r4, r7, lr}
 8006242:	b08d      	sub	sp, #52	@ 0x34
 8006244:	af00      	add	r7, sp, #0
 8006246:	603a      	str	r2, [r7, #0]
 8006248:	1dfb      	adds	r3, r7, #7
 800624a:	1c02      	adds	r2, r0, #0
 800624c:	701a      	strb	r2, [r3, #0]
 800624e:	1dbb      	adds	r3, r7, #6
 8006250:	1c0a      	adds	r2, r1, #0
 8006252:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006254:	1dfb      	adds	r3, r7, #7
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <USER_SPI_ioctl+0x20>
 800625c:	2304      	movs	r3, #4
 800625e:	e178      	b.n	8006552 <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006260:	4bbe      	ldr	r3, [pc, #760]	@ (800655c <USER_SPI_ioctl+0x31c>)
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	b2db      	uxtb	r3, r3
 8006266:	001a      	movs	r2, r3
 8006268:	2301      	movs	r3, #1
 800626a:	4013      	ands	r3, r2
 800626c:	d001      	beq.n	8006272 <USER_SPI_ioctl+0x32>
 800626e:	2303      	movs	r3, #3
 8006270:	e16f      	b.n	8006552 <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8006272:	232f      	movs	r3, #47	@ 0x2f
 8006274:	18fb      	adds	r3, r7, r3
 8006276:	2201      	movs	r2, #1
 8006278:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 800627a:	1dbb      	adds	r3, r7, #6
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	2b04      	cmp	r3, #4
 8006280:	d100      	bne.n	8006284 <USER_SPI_ioctl+0x44>
 8006282:	e100      	b.n	8006486 <USER_SPI_ioctl+0x246>
 8006284:	dd00      	ble.n	8006288 <USER_SPI_ioctl+0x48>
 8006286:	e14d      	b.n	8006524 <USER_SPI_ioctl+0x2e4>
 8006288:	2b03      	cmp	r3, #3
 800628a:	d100      	bne.n	800628e <USER_SPI_ioctl+0x4e>
 800628c:	e074      	b.n	8006378 <USER_SPI_ioctl+0x138>
 800628e:	dd00      	ble.n	8006292 <USER_SPI_ioctl+0x52>
 8006290:	e148      	b.n	8006524 <USER_SPI_ioctl+0x2e4>
 8006292:	2b00      	cmp	r3, #0
 8006294:	d002      	beq.n	800629c <USER_SPI_ioctl+0x5c>
 8006296:	2b01      	cmp	r3, #1
 8006298:	d00a      	beq.n	80062b0 <USER_SPI_ioctl+0x70>
 800629a:	e143      	b.n	8006524 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800629c:	f7ff fca0 	bl	8005be0 <spiselect>
 80062a0:	1e03      	subs	r3, r0, #0
 80062a2:	d100      	bne.n	80062a6 <USER_SPI_ioctl+0x66>
 80062a4:	e143      	b.n	800652e <USER_SPI_ioctl+0x2ee>
 80062a6:	232f      	movs	r3, #47	@ 0x2f
 80062a8:	18fb      	adds	r3, r7, r3
 80062aa:	2200      	movs	r2, #0
 80062ac:	701a      	strb	r2, [r3, #0]
		break;
 80062ae:	e13e      	b.n	800652e <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80062b0:	2100      	movs	r1, #0
 80062b2:	2009      	movs	r0, #9
 80062b4:	f7ff fd1b 	bl	8005cee <send_cmd>
 80062b8:	1e03      	subs	r3, r0, #0
 80062ba:	d000      	beq.n	80062be <USER_SPI_ioctl+0x7e>
 80062bc:	e139      	b.n	8006532 <USER_SPI_ioctl+0x2f2>
 80062be:	240c      	movs	r4, #12
 80062c0:	193b      	adds	r3, r7, r4
 80062c2:	2110      	movs	r1, #16
 80062c4:	0018      	movs	r0, r3
 80062c6:	f7ff fca9 	bl	8005c1c <rcvr_datablock>
 80062ca:	1e03      	subs	r3, r0, #0
 80062cc:	d100      	bne.n	80062d0 <USER_SPI_ioctl+0x90>
 80062ce:	e130      	b.n	8006532 <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80062d0:	0020      	movs	r0, r4
 80062d2:	183b      	adds	r3, r7, r0
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	099b      	lsrs	r3, r3, #6
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d115      	bne.n	800630a <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80062de:	183b      	adds	r3, r7, r0
 80062e0:	7a5b      	ldrb	r3, [r3, #9]
 80062e2:	001a      	movs	r2, r3
 80062e4:	183b      	adds	r3, r7, r0
 80062e6:	7a1b      	ldrb	r3, [r3, #8]
 80062e8:	021b      	lsls	r3, r3, #8
 80062ea:	18d3      	adds	r3, r2, r3
 80062ec:	0019      	movs	r1, r3
 80062ee:	183b      	adds	r3, r7, r0
 80062f0:	79db      	ldrb	r3, [r3, #7]
 80062f2:	041a      	lsls	r2, r3, #16
 80062f4:	23fc      	movs	r3, #252	@ 0xfc
 80062f6:	039b      	lsls	r3, r3, #14
 80062f8:	4013      	ands	r3, r2
 80062fa:	18cb      	adds	r3, r1, r3
 80062fc:	3301      	adds	r3, #1
 80062fe:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	029a      	lsls	r2, r3, #10
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	601a      	str	r2, [r3, #0]
 8006308:	e031      	b.n	800636e <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800630a:	200c      	movs	r0, #12
 800630c:	183b      	adds	r3, r7, r0
 800630e:	795b      	ldrb	r3, [r3, #5]
 8006310:	220f      	movs	r2, #15
 8006312:	4013      	ands	r3, r2
 8006314:	b2da      	uxtb	r2, r3
 8006316:	183b      	adds	r3, r7, r0
 8006318:	7a9b      	ldrb	r3, [r3, #10]
 800631a:	09db      	lsrs	r3, r3, #7
 800631c:	b2db      	uxtb	r3, r3
 800631e:	18d3      	adds	r3, r2, r3
 8006320:	b2da      	uxtb	r2, r3
 8006322:	183b      	adds	r3, r7, r0
 8006324:	7a5b      	ldrb	r3, [r3, #9]
 8006326:	005b      	lsls	r3, r3, #1
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2106      	movs	r1, #6
 800632c:	400b      	ands	r3, r1
 800632e:	b2db      	uxtb	r3, r3
 8006330:	18d3      	adds	r3, r2, r3
 8006332:	b2da      	uxtb	r2, r3
 8006334:	242e      	movs	r4, #46	@ 0x2e
 8006336:	193b      	adds	r3, r7, r4
 8006338:	3202      	adds	r2, #2
 800633a:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800633c:	183b      	adds	r3, r7, r0
 800633e:	7a1b      	ldrb	r3, [r3, #8]
 8006340:	099b      	lsrs	r3, r3, #6
 8006342:	b2db      	uxtb	r3, r3
 8006344:	001a      	movs	r2, r3
 8006346:	183b      	adds	r3, r7, r0
 8006348:	79db      	ldrb	r3, [r3, #7]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	18d2      	adds	r2, r2, r3
 800634e:	183b      	adds	r3, r7, r0
 8006350:	799b      	ldrb	r3, [r3, #6]
 8006352:	0299      	lsls	r1, r3, #10
 8006354:	23c0      	movs	r3, #192	@ 0xc0
 8006356:	011b      	lsls	r3, r3, #4
 8006358:	400b      	ands	r3, r1
 800635a:	18d3      	adds	r3, r2, r3
 800635c:	3301      	adds	r3, #1
 800635e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006360:	193b      	adds	r3, r7, r4
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	3b09      	subs	r3, #9
 8006366:	69fa      	ldr	r2, [r7, #28]
 8006368:	409a      	lsls	r2, r3
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800636e:	232f      	movs	r3, #47	@ 0x2f
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	2200      	movs	r2, #0
 8006374:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006376:	e0dc      	b.n	8006532 <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006378:	4b79      	ldr	r3, [pc, #484]	@ (8006560 <USER_SPI_ioctl+0x320>)
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	001a      	movs	r2, r3
 800637e:	2304      	movs	r3, #4
 8006380:	4013      	ands	r3, r2
 8006382:	d035      	beq.n	80063f0 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006384:	2100      	movs	r1, #0
 8006386:	208d      	movs	r0, #141	@ 0x8d
 8006388:	f7ff fcb1 	bl	8005cee <send_cmd>
 800638c:	1e03      	subs	r3, r0, #0
 800638e:	d000      	beq.n	8006392 <USER_SPI_ioctl+0x152>
 8006390:	e0d1      	b.n	8006536 <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 8006392:	20ff      	movs	r0, #255	@ 0xff
 8006394:	f7ff fba2 	bl	8005adc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006398:	230c      	movs	r3, #12
 800639a:	18fb      	adds	r3, r7, r3
 800639c:	2110      	movs	r1, #16
 800639e:	0018      	movs	r0, r3
 80063a0:	f7ff fc3c 	bl	8005c1c <rcvr_datablock>
 80063a4:	1e03      	subs	r3, r0, #0
 80063a6:	d100      	bne.n	80063aa <USER_SPI_ioctl+0x16a>
 80063a8:	e0c5      	b.n	8006536 <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80063aa:	232e      	movs	r3, #46	@ 0x2e
 80063ac:	18fb      	adds	r3, r7, r3
 80063ae:	2230      	movs	r2, #48	@ 0x30
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	e008      	b.n	80063c6 <USER_SPI_ioctl+0x186>
 80063b4:	20ff      	movs	r0, #255	@ 0xff
 80063b6:	f7ff fb91 	bl	8005adc <xchg_spi>
 80063ba:	212e      	movs	r1, #46	@ 0x2e
 80063bc:	187b      	adds	r3, r7, r1
 80063be:	781a      	ldrb	r2, [r3, #0]
 80063c0:	187b      	adds	r3, r7, r1
 80063c2:	3a01      	subs	r2, #1
 80063c4:	701a      	strb	r2, [r3, #0]
 80063c6:	232e      	movs	r3, #46	@ 0x2e
 80063c8:	18fb      	adds	r3, r7, r3
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f1      	bne.n	80063b4 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80063d0:	230c      	movs	r3, #12
 80063d2:	18fb      	adds	r3, r7, r3
 80063d4:	7a9b      	ldrb	r3, [r3, #10]
 80063d6:	091b      	lsrs	r3, r3, #4
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	001a      	movs	r2, r3
 80063dc:	2310      	movs	r3, #16
 80063de:	4093      	lsls	r3, r2
 80063e0:	001a      	movs	r2, r3
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80063e6:	232f      	movs	r3, #47	@ 0x2f
 80063e8:	18fb      	adds	r3, r7, r3
 80063ea:	2200      	movs	r2, #0
 80063ec:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80063ee:	e0a2      	b.n	8006536 <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80063f0:	2100      	movs	r1, #0
 80063f2:	2009      	movs	r0, #9
 80063f4:	f7ff fc7b 	bl	8005cee <send_cmd>
 80063f8:	1e03      	subs	r3, r0, #0
 80063fa:	d000      	beq.n	80063fe <USER_SPI_ioctl+0x1be>
 80063fc:	e09b      	b.n	8006536 <USER_SPI_ioctl+0x2f6>
 80063fe:	240c      	movs	r4, #12
 8006400:	193b      	adds	r3, r7, r4
 8006402:	2110      	movs	r1, #16
 8006404:	0018      	movs	r0, r3
 8006406:	f7ff fc09 	bl	8005c1c <rcvr_datablock>
 800640a:	1e03      	subs	r3, r0, #0
 800640c:	d100      	bne.n	8006410 <USER_SPI_ioctl+0x1d0>
 800640e:	e092      	b.n	8006536 <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006410:	4b53      	ldr	r3, [pc, #332]	@ (8006560 <USER_SPI_ioctl+0x320>)
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	001a      	movs	r2, r3
 8006416:	2302      	movs	r3, #2
 8006418:	4013      	ands	r3, r2
 800641a:	d016      	beq.n	800644a <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800641c:	0021      	movs	r1, r4
 800641e:	187b      	adds	r3, r7, r1
 8006420:	7a9b      	ldrb	r3, [r3, #10]
 8006422:	005b      	lsls	r3, r3, #1
 8006424:	227e      	movs	r2, #126	@ 0x7e
 8006426:	4013      	ands	r3, r2
 8006428:	187a      	adds	r2, r7, r1
 800642a:	7ad2      	ldrb	r2, [r2, #11]
 800642c:	09d2      	lsrs	r2, r2, #7
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	189b      	adds	r3, r3, r2
 8006432:	1c5a      	adds	r2, r3, #1
 8006434:	187b      	adds	r3, r7, r1
 8006436:	7b5b      	ldrb	r3, [r3, #13]
 8006438:	099b      	lsrs	r3, r3, #6
 800643a:	b2db      	uxtb	r3, r3
 800643c:	3b01      	subs	r3, #1
 800643e:	409a      	lsls	r2, r3
 8006440:	0013      	movs	r3, r2
 8006442:	001a      	movs	r2, r3
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	601a      	str	r2, [r3, #0]
 8006448:	e018      	b.n	800647c <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800644a:	210c      	movs	r1, #12
 800644c:	187b      	adds	r3, r7, r1
 800644e:	7a9b      	ldrb	r3, [r3, #10]
 8006450:	109b      	asrs	r3, r3, #2
 8006452:	b29b      	uxth	r3, r3
 8006454:	001a      	movs	r2, r3
 8006456:	231f      	movs	r3, #31
 8006458:	4013      	ands	r3, r2
 800645a:	3301      	adds	r3, #1
 800645c:	0008      	movs	r0, r1
 800645e:	187a      	adds	r2, r7, r1
 8006460:	7ad2      	ldrb	r2, [r2, #11]
 8006462:	00d2      	lsls	r2, r2, #3
 8006464:	2118      	movs	r1, #24
 8006466:	400a      	ands	r2, r1
 8006468:	1839      	adds	r1, r7, r0
 800646a:	7ac9      	ldrb	r1, [r1, #11]
 800646c:	0949      	lsrs	r1, r1, #5
 800646e:	b2c9      	uxtb	r1, r1
 8006470:	1852      	adds	r2, r2, r1
 8006472:	3201      	adds	r2, #1
 8006474:	4353      	muls	r3, r2
 8006476:	001a      	movs	r2, r3
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800647c:	232f      	movs	r3, #47	@ 0x2f
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	2200      	movs	r2, #0
 8006482:	701a      	strb	r2, [r3, #0]
		break;
 8006484:	e057      	b.n	8006536 <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006486:	4b36      	ldr	r3, [pc, #216]	@ (8006560 <USER_SPI_ioctl+0x320>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	001a      	movs	r2, r3
 800648c:	2306      	movs	r3, #6
 800648e:	4013      	ands	r3, r2
 8006490:	d053      	beq.n	800653a <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006492:	240c      	movs	r4, #12
 8006494:	193a      	adds	r2, r7, r4
 8006496:	1dfb      	adds	r3, r7, #7
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	210b      	movs	r1, #11
 800649c:	0018      	movs	r0, r3
 800649e:	f7ff fecf 	bl	8006240 <USER_SPI_ioctl>
 80064a2:	1e03      	subs	r3, r0, #0
 80064a4:	d14b      	bne.n	800653e <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80064a6:	193b      	adds	r3, r7, r4
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	099b      	lsrs	r3, r3, #6
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d105      	bne.n	80064be <USER_SPI_ioctl+0x27e>
 80064b2:	193b      	adds	r3, r7, r4
 80064b4:	7a9b      	ldrb	r3, [r3, #10]
 80064b6:	001a      	movs	r2, r3
 80064b8:	2340      	movs	r3, #64	@ 0x40
 80064ba:	4013      	ands	r3, r2
 80064bc:	d041      	beq.n	8006542 <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	623b      	str	r3, [r7, #32]
 80064c2:	6a3b      	ldr	r3, [r7, #32]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80064ce:	4b24      	ldr	r3, [pc, #144]	@ (8006560 <USER_SPI_ioctl+0x320>)
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	001a      	movs	r2, r3
 80064d4:	2308      	movs	r3, #8
 80064d6:	4013      	ands	r3, r2
 80064d8:	d105      	bne.n	80064e6 <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 80064da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064dc:	025b      	lsls	r3, r3, #9
 80064de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e2:	025b      	lsls	r3, r3, #9
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80064e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e8:	0019      	movs	r1, r3
 80064ea:	2020      	movs	r0, #32
 80064ec:	f7ff fbff 	bl	8005cee <send_cmd>
 80064f0:	1e03      	subs	r3, r0, #0
 80064f2:	d128      	bne.n	8006546 <USER_SPI_ioctl+0x306>
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f6:	0019      	movs	r1, r3
 80064f8:	2021      	movs	r0, #33	@ 0x21
 80064fa:	f7ff fbf8 	bl	8005cee <send_cmd>
 80064fe:	1e03      	subs	r3, r0, #0
 8006500:	d121      	bne.n	8006546 <USER_SPI_ioctl+0x306>
 8006502:	2100      	movs	r1, #0
 8006504:	2026      	movs	r0, #38	@ 0x26
 8006506:	f7ff fbf2 	bl	8005cee <send_cmd>
 800650a:	1e03      	subs	r3, r0, #0
 800650c:	d11b      	bne.n	8006546 <USER_SPI_ioctl+0x306>
 800650e:	4b15      	ldr	r3, [pc, #84]	@ (8006564 <USER_SPI_ioctl+0x324>)
 8006510:	0018      	movs	r0, r3
 8006512:	f7ff fb2b 	bl	8005b6c <wait_ready>
 8006516:	1e03      	subs	r3, r0, #0
 8006518:	d015      	beq.n	8006546 <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 800651a:	232f      	movs	r3, #47	@ 0x2f
 800651c:	18fb      	adds	r3, r7, r3
 800651e:	2200      	movs	r2, #0
 8006520:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006522:	e010      	b.n	8006546 <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 8006524:	232f      	movs	r3, #47	@ 0x2f
 8006526:	18fb      	adds	r3, r7, r3
 8006528:	2204      	movs	r2, #4
 800652a:	701a      	strb	r2, [r3, #0]
 800652c:	e00c      	b.n	8006548 <USER_SPI_ioctl+0x308>
		break;
 800652e:	46c0      	nop			@ (mov r8, r8)
 8006530:	e00a      	b.n	8006548 <USER_SPI_ioctl+0x308>
		break;
 8006532:	46c0      	nop			@ (mov r8, r8)
 8006534:	e008      	b.n	8006548 <USER_SPI_ioctl+0x308>
		break;
 8006536:	46c0      	nop			@ (mov r8, r8)
 8006538:	e006      	b.n	8006548 <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800653a:	46c0      	nop			@ (mov r8, r8)
 800653c:	e004      	b.n	8006548 <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800653e:	46c0      	nop			@ (mov r8, r8)
 8006540:	e002      	b.n	8006548 <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006542:	46c0      	nop			@ (mov r8, r8)
 8006544:	e000      	b.n	8006548 <USER_SPI_ioctl+0x308>
		break;
 8006546:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 8006548:	f7ff fb38 	bl	8005bbc <despiselect>

	return res;
 800654c:	232f      	movs	r3, #47	@ 0x2f
 800654e:	18fb      	adds	r3, r7, r3
 8006550:	781b      	ldrb	r3, [r3, #0]
}
 8006552:	0018      	movs	r0, r3
 8006554:	46bd      	mov	sp, r7
 8006556:	b00d      	add	sp, #52	@ 0x34
 8006558:	bd90      	pop	{r4, r7, pc}
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	200000e0 	.word	0x200000e0
 8006560:	20000b19 	.word	0x20000b19
 8006564:	00007530 	.word	0x00007530

08006568 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006568:	b5b0      	push	{r4, r5, r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	0002      	movs	r2, r0
 8006570:	1dfb      	adds	r3, r7, #7
 8006572:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006574:	1dfb      	adds	r3, r7, #7
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	4a0b      	ldr	r2, [pc, #44]	@ (80065a8 <disk_status+0x40>)
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	18d3      	adds	r3, r2, r3
 800657e:	3304      	adds	r3, #4
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	1dfa      	adds	r2, r7, #7
 8006586:	7812      	ldrb	r2, [r2, #0]
 8006588:	4907      	ldr	r1, [pc, #28]	@ (80065a8 <disk_status+0x40>)
 800658a:	188a      	adds	r2, r1, r2
 800658c:	7a12      	ldrb	r2, [r2, #8]
 800658e:	250f      	movs	r5, #15
 8006590:	197c      	adds	r4, r7, r5
 8006592:	0010      	movs	r0, r2
 8006594:	4798      	blx	r3
 8006596:	0003      	movs	r3, r0
 8006598:	7023      	strb	r3, [r4, #0]
  return stat;
 800659a:	197b      	adds	r3, r7, r5
 800659c:	781b      	ldrb	r3, [r3, #0]
}
 800659e:	0018      	movs	r0, r3
 80065a0:	46bd      	mov	sp, r7
 80065a2:	b004      	add	sp, #16
 80065a4:	bdb0      	pop	{r4, r5, r7, pc}
 80065a6:	46c0      	nop			@ (mov r8, r8)
 80065a8:	20000b4c 	.word	0x20000b4c

080065ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80065ac:	b590      	push	{r4, r7, lr}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	0002      	movs	r2, r0
 80065b4:	1dfb      	adds	r3, r7, #7
 80065b6:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 80065b8:	200f      	movs	r0, #15
 80065ba:	183b      	adds	r3, r7, r0
 80065bc:	2200      	movs	r2, #0
 80065be:	701a      	strb	r2, [r3, #0]

  if(disk.is_initialized[pdrv] == 0)
 80065c0:	1dfb      	adds	r3, r7, #7
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	4a10      	ldr	r2, [pc, #64]	@ (8006608 <disk_initialize+0x5c>)
 80065c6:	5cd3      	ldrb	r3, [r2, r3]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d116      	bne.n	80065fa <disk_initialize+0x4e>
  {
    disk.is_initialized[pdrv] = 1;
 80065cc:	1dfb      	adds	r3, r7, #7
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	4a0d      	ldr	r2, [pc, #52]	@ (8006608 <disk_initialize+0x5c>)
 80065d2:	2101      	movs	r1, #1
 80065d4:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80065d6:	1dfb      	adds	r3, r7, #7
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	4a0b      	ldr	r2, [pc, #44]	@ (8006608 <disk_initialize+0x5c>)
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	18d3      	adds	r3, r2, r3
 80065e0:	3304      	adds	r3, #4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	1dfa      	adds	r2, r7, #7
 80065e8:	7812      	ldrb	r2, [r2, #0]
 80065ea:	4907      	ldr	r1, [pc, #28]	@ (8006608 <disk_initialize+0x5c>)
 80065ec:	188a      	adds	r2, r1, r2
 80065ee:	7a12      	ldrb	r2, [r2, #8]
 80065f0:	183c      	adds	r4, r7, r0
 80065f2:	0010      	movs	r0, r2
 80065f4:	4798      	blx	r3
 80065f6:	0003      	movs	r3, r0
 80065f8:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 80065fa:	230f      	movs	r3, #15
 80065fc:	18fb      	adds	r3, r7, r3
 80065fe:	781b      	ldrb	r3, [r3, #0]
}
 8006600:	0018      	movs	r0, r3
 8006602:	46bd      	mov	sp, r7
 8006604:	b005      	add	sp, #20
 8006606:	bd90      	pop	{r4, r7, pc}
 8006608:	20000b4c 	.word	0x20000b4c

0800660c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800660c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60b9      	str	r1, [r7, #8]
 8006614:	607a      	str	r2, [r7, #4]
 8006616:	603b      	str	r3, [r7, #0]
 8006618:	210f      	movs	r1, #15
 800661a:	187b      	adds	r3, r7, r1
 800661c:	1c02      	adds	r2, r0, #0
 800661e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006620:	187b      	adds	r3, r7, r1
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	4a0c      	ldr	r2, [pc, #48]	@ (8006658 <disk_read+0x4c>)
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	18d3      	adds	r3, r2, r3
 800662a:	3304      	adds	r3, #4
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689d      	ldr	r5, [r3, #8]
 8006630:	187b      	adds	r3, r7, r1
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	4a08      	ldr	r2, [pc, #32]	@ (8006658 <disk_read+0x4c>)
 8006636:	18d3      	adds	r3, r2, r3
 8006638:	7a18      	ldrb	r0, [r3, #8]
 800663a:	2617      	movs	r6, #23
 800663c:	19bc      	adds	r4, r7, r6
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	68b9      	ldr	r1, [r7, #8]
 8006644:	47a8      	blx	r5
 8006646:	0003      	movs	r3, r0
 8006648:	7023      	strb	r3, [r4, #0]
  return res;
 800664a:	19bb      	adds	r3, r7, r6
 800664c:	781b      	ldrb	r3, [r3, #0]
}
 800664e:	0018      	movs	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	b007      	add	sp, #28
 8006654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006656:	46c0      	nop			@ (mov r8, r8)
 8006658:	20000b4c 	.word	0x20000b4c

0800665c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800665c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60b9      	str	r1, [r7, #8]
 8006664:	607a      	str	r2, [r7, #4]
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	210f      	movs	r1, #15
 800666a:	187b      	adds	r3, r7, r1
 800666c:	1c02      	adds	r2, r0, #0
 800666e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006670:	187b      	adds	r3, r7, r1
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	4a0c      	ldr	r2, [pc, #48]	@ (80066a8 <disk_write+0x4c>)
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	18d3      	adds	r3, r2, r3
 800667a:	3304      	adds	r3, #4
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68dd      	ldr	r5, [r3, #12]
 8006680:	187b      	adds	r3, r7, r1
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	4a08      	ldr	r2, [pc, #32]	@ (80066a8 <disk_write+0x4c>)
 8006686:	18d3      	adds	r3, r2, r3
 8006688:	7a18      	ldrb	r0, [r3, #8]
 800668a:	2617      	movs	r6, #23
 800668c:	19bc      	adds	r4, r7, r6
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	47a8      	blx	r5
 8006696:	0003      	movs	r3, r0
 8006698:	7023      	strb	r3, [r4, #0]
  return res;
 800669a:	19bb      	adds	r3, r7, r6
 800669c:	781b      	ldrb	r3, [r3, #0]
}
 800669e:	0018      	movs	r0, r3
 80066a0:	46bd      	mov	sp, r7
 80066a2:	b007      	add	sp, #28
 80066a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a6:	46c0      	nop			@ (mov r8, r8)
 80066a8:	20000b4c 	.word	0x20000b4c

080066ac <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80066ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	603a      	str	r2, [r7, #0]
 80066b4:	1dfb      	adds	r3, r7, #7
 80066b6:	1c02      	adds	r2, r0, #0
 80066b8:	701a      	strb	r2, [r3, #0]
 80066ba:	1dbb      	adds	r3, r7, #6
 80066bc:	1c0a      	adds	r2, r1, #0
 80066be:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80066c0:	1dfb      	adds	r3, r7, #7
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	4a0c      	ldr	r2, [pc, #48]	@ (80066f8 <disk_ioctl+0x4c>)
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	18d3      	adds	r3, r2, r3
 80066ca:	3304      	adds	r3, #4
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	1dfa      	adds	r2, r7, #7
 80066d2:	7812      	ldrb	r2, [r2, #0]
 80066d4:	4908      	ldr	r1, [pc, #32]	@ (80066f8 <disk_ioctl+0x4c>)
 80066d6:	188a      	adds	r2, r1, r2
 80066d8:	7a10      	ldrb	r0, [r2, #8]
 80066da:	260f      	movs	r6, #15
 80066dc:	19bc      	adds	r4, r7, r6
 80066de:	683d      	ldr	r5, [r7, #0]
 80066e0:	1dba      	adds	r2, r7, #6
 80066e2:	7811      	ldrb	r1, [r2, #0]
 80066e4:	002a      	movs	r2, r5
 80066e6:	4798      	blx	r3
 80066e8:	0003      	movs	r3, r0
 80066ea:	7023      	strb	r3, [r4, #0]
  return res;
 80066ec:	19bb      	adds	r3, r7, r6
 80066ee:	781b      	ldrb	r3, [r3, #0]
}
 80066f0:	0018      	movs	r0, r3
 80066f2:	46bd      	mov	sp, r7
 80066f4:	b005      	add	sp, #20
 80066f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f8:	20000b4c 	.word	0x20000b4c

080066fc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	3301      	adds	r3, #1
 8006708:	781a      	ldrb	r2, [r3, #0]
 800670a:	210e      	movs	r1, #14
 800670c:	187b      	adds	r3, r7, r1
 800670e:	801a      	strh	r2, [r3, #0]
	rv = rv << 8 | ptr[0];
 8006710:	187b      	adds	r3, r7, r1
 8006712:	881b      	ldrh	r3, [r3, #0]
 8006714:	021b      	lsls	r3, r3, #8
 8006716:	b21a      	sxth	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	b21b      	sxth	r3, r3
 800671e:	4313      	orrs	r3, r2
 8006720:	b21a      	sxth	r2, r3
 8006722:	187b      	adds	r3, r7, r1
 8006724:	801a      	strh	r2, [r3, #0]
	return rv;
 8006726:	187b      	adds	r3, r7, r1
 8006728:	881b      	ldrh	r3, [r3, #0]
}
 800672a:	0018      	movs	r0, r3
 800672c:	46bd      	mov	sp, r7
 800672e:	b004      	add	sp, #16
 8006730:	bd80      	pop	{r7, pc}

08006732 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b084      	sub	sp, #16
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	3303      	adds	r3, #3
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	021b      	lsls	r3, r3, #8
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	3202      	adds	r2, #2
 800674a:	7812      	ldrb	r2, [r2, #0]
 800674c:	4313      	orrs	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	3201      	adds	r2, #1
 8006758:	7812      	ldrb	r2, [r2, #0]
 800675a:	4313      	orrs	r3, r2
 800675c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	021b      	lsls	r3, r3, #8
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	7812      	ldrb	r2, [r2, #0]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]
	return rv;
 800676a:	68fb      	ldr	r3, [r7, #12]
}
 800676c:	0018      	movs	r0, r3
 800676e:	46bd      	mov	sp, r7
 8006770:	b004      	add	sp, #16
 8006772:	bd80      	pop	{r7, pc}

08006774 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	000a      	movs	r2, r1
 800677e:	1cbb      	adds	r3, r7, #2
 8006780:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	1cba      	adds	r2, r7, #2
 800678a:	8812      	ldrh	r2, [r2, #0]
 800678c:	b2d2      	uxtb	r2, r2
 800678e:	701a      	strb	r2, [r3, #0]
 8006790:	1cbb      	adds	r3, r7, #2
 8006792:	1cba      	adds	r2, r7, #2
 8006794:	8812      	ldrh	r2, [r2, #0]
 8006796:	0a12      	lsrs	r2, r2, #8
 8006798:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	607a      	str	r2, [r7, #4]
 80067a0:	1cba      	adds	r2, r7, #2
 80067a2:	8812      	ldrh	r2, [r2, #0]
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	701a      	strb	r2, [r3, #0]
}
 80067a8:	46c0      	nop			@ (mov r8, r8)
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b002      	add	sp, #8
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	1c5a      	adds	r2, r3, #1
 80067be:	607a      	str	r2, [r7, #4]
 80067c0:	683a      	ldr	r2, [r7, #0]
 80067c2:	b2d2      	uxtb	r2, r2
 80067c4:	701a      	strb	r2, [r3, #0]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	0a1b      	lsrs	r3, r3, #8
 80067ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	607a      	str	r2, [r7, #4]
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	b2d2      	uxtb	r2, r2
 80067d6:	701a      	strb	r2, [r3, #0]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	0a1b      	lsrs	r3, r3, #8
 80067dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	1c5a      	adds	r2, r3, #1
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	b2d2      	uxtb	r2, r2
 80067e8:	701a      	strb	r2, [r3, #0]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	0a1b      	lsrs	r3, r3, #8
 80067ee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	1c5a      	adds	r2, r3, #1
 80067f4:	607a      	str	r2, [r7, #4]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	701a      	strb	r2, [r3, #0]
}
 80067fc:	46c0      	nop			@ (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}

08006804 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00d      	beq.n	800683a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	1c53      	adds	r3, r2, #1
 8006822:	613b      	str	r3, [r7, #16]
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	1c59      	adds	r1, r3, #1
 8006828:	6179      	str	r1, [r7, #20]
 800682a:	7812      	ldrb	r2, [r2, #0]
 800682c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	3b01      	subs	r3, #1
 8006832:	607b      	str	r3, [r7, #4]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1f1      	bne.n	800681e <mem_cpy+0x1a>
	}
}
 800683a:	46c0      	nop			@ (mov r8, r8)
 800683c:	46bd      	mov	sp, r7
 800683e:	b006      	add	sp, #24
 8006840:	bd80      	pop	{r7, pc}

08006842 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006842:	b580      	push	{r7, lr}
 8006844:	b086      	sub	sp, #24
 8006846:	af00      	add	r7, sp, #0
 8006848:	60f8      	str	r0, [r7, #12]
 800684a:	60b9      	str	r1, [r7, #8]
 800684c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	1c5a      	adds	r2, r3, #1
 8006856:	617a      	str	r2, [r7, #20]
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	3b01      	subs	r3, #1
 8006862:	607b      	str	r3, [r7, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f3      	bne.n	8006852 <mem_set+0x10>
}
 800686a:	46c0      	nop			@ (mov r8, r8)
 800686c:	46c0      	nop			@ (mov r8, r8)
 800686e:	46bd      	mov	sp, r7
 8006870:	b006      	add	sp, #24
 8006872:	bd80      	pop	{r7, pc}

08006874 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	61fb      	str	r3, [r7, #28]
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006888:	2300      	movs	r3, #0
 800688a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	61fa      	str	r2, [r7, #28]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	0019      	movs	r1, r3
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	1c5a      	adds	r2, r3, #1
 800689a:	61ba      	str	r2, [r7, #24]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	1acb      	subs	r3, r1, r3
 80068a0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	3b01      	subs	r3, #1
 80068a6:	607b      	str	r3, [r7, #4]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d002      	beq.n	80068b4 <mem_cmp+0x40>
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d0eb      	beq.n	800688c <mem_cmp+0x18>

	return r;
 80068b4:	697b      	ldr	r3, [r7, #20]
}
 80068b6:	0018      	movs	r0, r3
 80068b8:	46bd      	mov	sp, r7
 80068ba:	b008      	add	sp, #32
 80068bc:	bd80      	pop	{r7, pc}

080068be <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80068be:	b580      	push	{r7, lr}
 80068c0:	b082      	sub	sp, #8
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
 80068c6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80068c8:	e002      	b.n	80068d0 <chk_chr+0x12>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	3301      	adds	r3, #1
 80068ce:	607b      	str	r3, [r7, #4]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <chk_chr+0x26>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	001a      	movs	r2, r3
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d1f2      	bne.n	80068ca <chk_chr+0xc>
	return *str;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	781b      	ldrb	r3, [r3, #0]
}
 80068e8:	0018      	movs	r0, r3
 80068ea:	46bd      	mov	sp, r7
 80068ec:	b002      	add	sp, #8
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d008      	beq.n	8006910 <lock_fs+0x20>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	0018      	movs	r0, r3
 8006904:	f002 faef 	bl	8008ee6 <ff_req_grant>
 8006908:	1e03      	subs	r3, r0, #0
 800690a:	d001      	beq.n	8006910 <lock_fs+0x20>
 800690c:	2301      	movs	r3, #1
 800690e:	e000      	b.n	8006912 <lock_fs+0x22>
 8006910:	2300      	movs	r3, #0
}
 8006912:	0018      	movs	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	b002      	add	sp, #8
 8006918:	bd80      	pop	{r7, pc}

0800691a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b082      	sub	sp, #8
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
 8006922:	000a      	movs	r2, r1
 8006924:	1cfb      	adds	r3, r7, #3
 8006926:	701a      	strb	r2, [r3, #0]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d010      	beq.n	8006950 <unlock_fs+0x36>
 800692e:	1cfb      	adds	r3, r7, #3
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	2b0c      	cmp	r3, #12
 8006934:	d00c      	beq.n	8006950 <unlock_fs+0x36>
 8006936:	1cfb      	adds	r3, r7, #3
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	2b0b      	cmp	r3, #11
 800693c:	d008      	beq.n	8006950 <unlock_fs+0x36>
 800693e:	1cfb      	adds	r3, r7, #3
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2b0f      	cmp	r3, #15
 8006944:	d004      	beq.n	8006950 <unlock_fs+0x36>
		ff_rel_grant(fs->sobj);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	0018      	movs	r0, r3
 800694c:	f002 fae1 	bl	8008f12 <ff_rel_grant>
	}
}
 8006950:	46c0      	nop			@ (mov r8, r8)
 8006952:	46bd      	mov	sp, r7
 8006954:	b002      	add	sp, #8
 8006956:	bd80      	pop	{r7, pc}

08006958 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006962:	2300      	movs	r3, #0
 8006964:	60bb      	str	r3, [r7, #8]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	60fb      	str	r3, [r7, #12]
 800696a:	e027      	b.n	80069bc <chk_lock+0x64>
		if (Files[i].fs) {	/* Existing entry */
 800696c:	4b25      	ldr	r3, [pc, #148]	@ (8006a04 <chk_lock+0xac>)
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	0112      	lsls	r2, r2, #4
 8006972:	58d3      	ldr	r3, [r2, r3]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01c      	beq.n	80069b2 <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006978:	4b22      	ldr	r3, [pc, #136]	@ (8006a04 <chk_lock+0xac>)
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	0112      	lsls	r2, r2, #4
 800697e:	58d2      	ldr	r2, [r2, r3]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d116      	bne.n	80069b6 <chk_lock+0x5e>
				Files[i].clu == dp->obj.sclust &&
 8006988:	4a1e      	ldr	r2, [pc, #120]	@ (8006a04 <chk_lock+0xac>)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	011b      	lsls	r3, r3, #4
 800698e:	18d3      	adds	r3, r2, r3
 8006990:	3304      	adds	r3, #4
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006998:	429a      	cmp	r2, r3
 800699a:	d10c      	bne.n	80069b6 <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 800699c:	4a19      	ldr	r2, [pc, #100]	@ (8006a04 <chk_lock+0xac>)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	18d3      	adds	r3, r2, r3
 80069a4:	3308      	adds	r3, #8
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d102      	bne.n	80069b6 <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 80069b0:	e007      	b.n	80069c2 <chk_lock+0x6a>
		} else {			/* Blank entry */
			be = 1;
 80069b2:	2301      	movs	r3, #1
 80069b4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	3301      	adds	r3, #1
 80069ba:	60fb      	str	r3, [r7, #12]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d9d4      	bls.n	800696c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d109      	bne.n	80069dc <chk_lock+0x84>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d102      	bne.n	80069d4 <chk_lock+0x7c>
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d101      	bne.n	80069d8 <chk_lock+0x80>
 80069d4:	2300      	movs	r3, #0
 80069d6:	e011      	b.n	80069fc <chk_lock+0xa4>
 80069d8:	2312      	movs	r3, #18
 80069da:	e00f      	b.n	80069fc <chk_lock+0xa4>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d109      	bne.n	80069f6 <chk_lock+0x9e>
 80069e2:	4a08      	ldr	r2, [pc, #32]	@ (8006a04 <chk_lock+0xac>)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	011b      	lsls	r3, r3, #4
 80069e8:	18d3      	adds	r3, r2, r3
 80069ea:	330c      	adds	r3, #12
 80069ec:	881a      	ldrh	r2, [r3, #0]
 80069ee:	2380      	movs	r3, #128	@ 0x80
 80069f0:	005b      	lsls	r3, r3, #1
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d101      	bne.n	80069fa <chk_lock+0xa2>
 80069f6:	2310      	movs	r3, #16
 80069f8:	e000      	b.n	80069fc <chk_lock+0xa4>
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	0018      	movs	r0, r3
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b004      	add	sp, #16
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	20000b2c 	.word	0x20000b2c

08006a08 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	607b      	str	r3, [r7, #4]
 8006a12:	e002      	b.n	8006a1a <enq_lock+0x12>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3301      	adds	r3, #1
 8006a18:	607b      	str	r3, [r7, #4]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d805      	bhi.n	8006a2c <enq_lock+0x24>
 8006a20:	4b07      	ldr	r3, [pc, #28]	@ (8006a40 <enq_lock+0x38>)
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	0112      	lsls	r2, r2, #4
 8006a26:	58d3      	ldr	r3, [r2, r3]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1f3      	bne.n	8006a14 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	3b02      	subs	r3, #2
 8006a30:	1e5a      	subs	r2, r3, #1
 8006a32:	4193      	sbcs	r3, r2
 8006a34:	b2db      	uxtb	r3, r3
}
 8006a36:	0018      	movs	r0, r3
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	b002      	add	sp, #8
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	46c0      	nop			@ (mov r8, r8)
 8006a40:	20000b2c 	.word	0x20000b2c

08006a44 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	e01e      	b.n	8006a92 <inc_lock+0x4e>
		if (Files[i].fs == dp->obj.fs &&
 8006a54:	4b3f      	ldr	r3, [pc, #252]	@ (8006b54 <inc_lock+0x110>)
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	0112      	lsls	r2, r2, #4
 8006a5a:	58d2      	ldr	r2, [r2, r3]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d113      	bne.n	8006a8c <inc_lock+0x48>
			Files[i].clu == dp->obj.sclust &&
 8006a64:	4a3b      	ldr	r2, [pc, #236]	@ (8006b54 <inc_lock+0x110>)
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	18d3      	adds	r3, r2, r3
 8006a6c:	3304      	adds	r3, #4
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d109      	bne.n	8006a8c <inc_lock+0x48>
			Files[i].ofs == dp->dptr) break;
 8006a78:	4a36      	ldr	r2, [pc, #216]	@ (8006b54 <inc_lock+0x110>)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	011b      	lsls	r3, r3, #4
 8006a7e:	18d3      	adds	r3, r2, r3
 8006a80:	3308      	adds	r3, #8
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d006      	beq.n	8006a9a <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	60fb      	str	r3, [r7, #12]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d9dd      	bls.n	8006a54 <inc_lock+0x10>
 8006a98:	e000      	b.n	8006a9c <inc_lock+0x58>
			Files[i].ofs == dp->dptr) break;
 8006a9a:	46c0      	nop			@ (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d130      	bne.n	8006b04 <inc_lock+0xc0>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	e002      	b.n	8006aae <inc_lock+0x6a>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d805      	bhi.n	8006ac0 <inc_lock+0x7c>
 8006ab4:	4b27      	ldr	r3, [pc, #156]	@ (8006b54 <inc_lock+0x110>)
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	0112      	lsls	r2, r2, #4
 8006aba:	58d3      	ldr	r3, [r2, r3]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d1f3      	bne.n	8006aa8 <inc_lock+0x64>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d101      	bne.n	8006aca <inc_lock+0x86>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	e03f      	b.n	8006b4a <inc_lock+0x106>
		Files[i].fs = dp->obj.fs;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6819      	ldr	r1, [r3, #0]
 8006ace:	4b21      	ldr	r3, [pc, #132]	@ (8006b54 <inc_lock+0x110>)
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	0112      	lsls	r2, r2, #4
 8006ad4:	50d1      	str	r1, [r2, r3]
		Files[i].clu = dp->obj.sclust;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	491e      	ldr	r1, [pc, #120]	@ (8006b54 <inc_lock+0x110>)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	011b      	lsls	r3, r3, #4
 8006ae0:	18cb      	adds	r3, r1, r3
 8006ae2:	3304      	adds	r3, #4
 8006ae4:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695a      	ldr	r2, [r3, #20]
 8006aea:	491a      	ldr	r1, [pc, #104]	@ (8006b54 <inc_lock+0x110>)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	011b      	lsls	r3, r3, #4
 8006af0:	18cb      	adds	r3, r1, r3
 8006af2:	3308      	adds	r3, #8
 8006af4:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006af6:	4a17      	ldr	r2, [pc, #92]	@ (8006b54 <inc_lock+0x110>)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	011b      	lsls	r3, r3, #4
 8006afc:	18d3      	adds	r3, r2, r3
 8006afe:	330c      	adds	r3, #12
 8006b00:	2200      	movs	r2, #0
 8006b02:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d009      	beq.n	8006b1e <inc_lock+0xda>
 8006b0a:	4a12      	ldr	r2, [pc, #72]	@ (8006b54 <inc_lock+0x110>)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	011b      	lsls	r3, r3, #4
 8006b10:	18d3      	adds	r3, r2, r3
 8006b12:	330c      	adds	r3, #12
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <inc_lock+0xda>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	e015      	b.n	8006b4a <inc_lock+0x106>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d108      	bne.n	8006b36 <inc_lock+0xf2>
 8006b24:	4a0b      	ldr	r2, [pc, #44]	@ (8006b54 <inc_lock+0x110>)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	011b      	lsls	r3, r3, #4
 8006b2a:	18d3      	adds	r3, r2, r3
 8006b2c:	330c      	adds	r3, #12
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	3301      	adds	r3, #1
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	e001      	b.n	8006b3a <inc_lock+0xf6>
 8006b36:	2380      	movs	r3, #128	@ 0x80
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	4906      	ldr	r1, [pc, #24]	@ (8006b54 <inc_lock+0x110>)
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	0112      	lsls	r2, r2, #4
 8006b40:	188a      	adds	r2, r1, r2
 8006b42:	320c      	adds	r2, #12
 8006b44:	8013      	strh	r3, [r2, #0]

	return i + 1;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	3301      	adds	r3, #1
}
 8006b4a:	0018      	movs	r0, r3
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	b004      	add	sp, #16
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	46c0      	nop			@ (mov r8, r8)
 8006b54:	20000b2c 	.word	0x20000b2c

08006b58 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	607b      	str	r3, [r7, #4]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d832      	bhi.n	8006bd2 <dec_lock+0x7a>
		n = Files[i].ctr;
 8006b6c:	200e      	movs	r0, #14
 8006b6e:	183b      	adds	r3, r7, r0
 8006b70:	491d      	ldr	r1, [pc, #116]	@ (8006be8 <dec_lock+0x90>)
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	0112      	lsls	r2, r2, #4
 8006b76:	188a      	adds	r2, r1, r2
 8006b78:	320c      	adds	r2, #12
 8006b7a:	8812      	ldrh	r2, [r2, #0]
 8006b7c:	801a      	strh	r2, [r3, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006b7e:	183b      	adds	r3, r7, r0
 8006b80:	881a      	ldrh	r2, [r3, #0]
 8006b82:	2380      	movs	r3, #128	@ 0x80
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d102      	bne.n	8006b90 <dec_lock+0x38>
 8006b8a:	183b      	adds	r3, r7, r0
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	801a      	strh	r2, [r3, #0]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006b90:	210e      	movs	r1, #14
 8006b92:	187b      	adds	r3, r7, r1
 8006b94:	881b      	ldrh	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d004      	beq.n	8006ba4 <dec_lock+0x4c>
 8006b9a:	187b      	adds	r3, r7, r1
 8006b9c:	881a      	ldrh	r2, [r3, #0]
 8006b9e:	187b      	adds	r3, r7, r1
 8006ba0:	3a01      	subs	r2, #1
 8006ba2:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 8006ba4:	4a10      	ldr	r2, [pc, #64]	@ (8006be8 <dec_lock+0x90>)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	18d3      	adds	r3, r2, r3
 8006bac:	330c      	adds	r3, #12
 8006bae:	210e      	movs	r1, #14
 8006bb0:	187a      	adds	r2, r7, r1
 8006bb2:	8812      	ldrh	r2, [r2, #0]
 8006bb4:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006bb6:	187b      	adds	r3, r7, r1
 8006bb8:	881b      	ldrh	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d104      	bne.n	8006bc8 <dec_lock+0x70>
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8006be8 <dec_lock+0x90>)
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	0112      	lsls	r2, r2, #4
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	50d1      	str	r1, [r2, r3]
		res = FR_OK;
 8006bc8:	230d      	movs	r3, #13
 8006bca:	18fb      	adds	r3, r7, r3
 8006bcc:	2200      	movs	r2, #0
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e003      	b.n	8006bda <dec_lock+0x82>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006bd2:	230d      	movs	r3, #13
 8006bd4:	18fb      	adds	r3, r7, r3
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	701a      	strb	r2, [r3, #0]
	}
	return res;
 8006bda:	230d      	movs	r3, #13
 8006bdc:	18fb      	adds	r3, r7, r3
 8006bde:	781b      	ldrb	r3, [r3, #0]
}
 8006be0:	0018      	movs	r0, r3
 8006be2:	46bd      	mov	sp, r7
 8006be4:	b004      	add	sp, #16
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	20000b2c 	.word	0x20000b2c

08006bec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	e00e      	b.n	8006c18 <clear_lock+0x2c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8006c28 <clear_lock+0x3c>)
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	0112      	lsls	r2, r2, #4
 8006c00:	58d3      	ldr	r3, [r2, r3]
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d104      	bne.n	8006c12 <clear_lock+0x26>
 8006c08:	4b07      	ldr	r3, [pc, #28]	@ (8006c28 <clear_lock+0x3c>)
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	0112      	lsls	r2, r2, #4
 8006c0e:	2100      	movs	r1, #0
 8006c10:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < _FS_LOCK; i++) {
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	3301      	adds	r3, #1
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d9ed      	bls.n	8006bfa <clear_lock+0xe>
	}
}
 8006c1e:	46c0      	nop			@ (mov r8, r8)
 8006c20:	46c0      	nop			@ (mov r8, r8)
 8006c22:	46bd      	mov	sp, r7
 8006c24:	b004      	add	sp, #16
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20000b2c 	.word	0x20000b2c

08006c2c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006c2c:	b590      	push	{r4, r7, lr}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006c34:	240f      	movs	r4, #15
 8006c36:	193b      	adds	r3, r7, r4
 8006c38:	2200      	movs	r2, #0
 8006c3a:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	78db      	ldrb	r3, [r3, #3]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d034      	beq.n	8006cae <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c48:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	7858      	ldrb	r0, [r3, #1]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	3334      	adds	r3, #52	@ 0x34
 8006c52:	0019      	movs	r1, r3
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	2301      	movs	r3, #1
 8006c58:	f7ff fd00 	bl	800665c <disk_write>
 8006c5c:	1e03      	subs	r3, r0, #0
 8006c5e:	d003      	beq.n	8006c68 <sync_window+0x3c>
			res = FR_DISK_ERR;
 8006c60:	193b      	adds	r3, r7, r4
 8006c62:	2201      	movs	r2, #1
 8006c64:	701a      	strb	r2, [r3, #0]
 8006c66:	e022      	b.n	8006cae <sync_window+0x82>
		} else {
			fs->wflag = 0;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	1ad2      	subs	r2, r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	69db      	ldr	r3, [r3, #28]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d217      	bcs.n	8006cae <sync_window+0x82>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	789b      	ldrb	r3, [r3, #2]
 8006c82:	613b      	str	r3, [r7, #16]
 8006c84:	e010      	b.n	8006ca8 <sync_window+0x7c>
					wsect += fs->fsize;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	18d3      	adds	r3, r2, r3
 8006c8e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	7858      	ldrb	r0, [r3, #1]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3334      	adds	r3, #52	@ 0x34
 8006c98:	0019      	movs	r1, r3
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f7ff fcdd 	bl	800665c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d8eb      	bhi.n	8006c86 <sync_window+0x5a>
				}
			}
		}
	}
	return res;
 8006cae:	230f      	movs	r3, #15
 8006cb0:	18fb      	adds	r3, r7, r3
 8006cb2:	781b      	ldrb	r3, [r3, #0]
}
 8006cb4:	0018      	movs	r0, r3
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	b007      	add	sp, #28
 8006cba:	bd90      	pop	{r4, r7, pc}

08006cbc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006cbc:	b5b0      	push	{r4, r5, r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006cc6:	250f      	movs	r5, #15
 8006cc8:	197b      	adds	r3, r7, r5
 8006cca:	2200      	movs	r2, #0
 8006ccc:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd2:	683a      	ldr	r2, [r7, #0]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d01f      	beq.n	8006d18 <move_window+0x5c>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006cd8:	197c      	adds	r4, r7, r5
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	0018      	movs	r0, r3
 8006cde:	f7ff ffa5 	bl	8006c2c <sync_window>
 8006ce2:	0003      	movs	r3, r0
 8006ce4:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006ce6:	002c      	movs	r4, r5
 8006ce8:	193b      	adds	r3, r7, r4
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d113      	bne.n	8006d18 <move_window+0x5c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	7858      	ldrb	r0, [r3, #1]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	3334      	adds	r3, #52	@ 0x34
 8006cf8:	0019      	movs	r1, r3
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	f7ff fc85 	bl	800660c <disk_read>
 8006d02:	1e03      	subs	r3, r0, #0
 8006d04:	d005      	beq.n	8006d12 <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006d06:	2301      	movs	r3, #1
 8006d08:	425b      	negs	r3, r3
 8006d0a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006d0c:	193b      	adds	r3, r7, r4
 8006d0e:	2201      	movs	r2, #1
 8006d10:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8006d18:	230f      	movs	r3, #15
 8006d1a:	18fb      	adds	r3, r7, r3
 8006d1c:	781b      	ldrb	r3, [r3, #0]
}
 8006d1e:	0018      	movs	r0, r3
 8006d20:	46bd      	mov	sp, r7
 8006d22:	b004      	add	sp, #16
 8006d24:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006d28 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006d28:	b5b0      	push	{r4, r5, r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006d30:	250f      	movs	r5, #15
 8006d32:	197c      	adds	r4, r7, r5
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	0018      	movs	r0, r3
 8006d38:	f7ff ff78 	bl	8006c2c <sync_window>
 8006d3c:	0003      	movs	r3, r0
 8006d3e:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8006d40:	197b      	adds	r3, r7, r5
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d15d      	bne.n	8006e04 <sync_fs+0xdc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2b03      	cmp	r3, #3
 8006d4e:	d14c      	bne.n	8006dea <sync_fs+0xc2>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	791b      	ldrb	r3, [r3, #4]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d148      	bne.n	8006dea <sync_fs+0xc2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3334      	adds	r3, #52	@ 0x34
 8006d5c:	2280      	movs	r2, #128	@ 0x80
 8006d5e:	0092      	lsls	r2, r2, #2
 8006d60:	2100      	movs	r1, #0
 8006d62:	0018      	movs	r0, r3
 8006d64:	f7ff fd6d 	bl	8006842 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3334      	adds	r3, #52	@ 0x34
 8006d6c:	33ff      	adds	r3, #255	@ 0xff
 8006d6e:	33ff      	adds	r3, #255	@ 0xff
 8006d70:	4a28      	ldr	r2, [pc, #160]	@ (8006e14 <sync_fs+0xec>)
 8006d72:	0011      	movs	r1, r2
 8006d74:	0018      	movs	r0, r3
 8006d76:	f7ff fcfd 	bl	8006774 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	3334      	adds	r3, #52	@ 0x34
 8006d7e:	4a26      	ldr	r2, [pc, #152]	@ (8006e18 <sync_fs+0xf0>)
 8006d80:	0011      	movs	r1, r2
 8006d82:	0018      	movs	r0, r3
 8006d84:	f7ff fd14 	bl	80067b0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	3334      	adds	r3, #52	@ 0x34
 8006d8c:	33e5      	adds	r3, #229	@ 0xe5
 8006d8e:	33ff      	adds	r3, #255	@ 0xff
 8006d90:	4a22      	ldr	r2, [pc, #136]	@ (8006e1c <sync_fs+0xf4>)
 8006d92:	0011      	movs	r1, r2
 8006d94:	0018      	movs	r0, r3
 8006d96:	f7ff fd0b 	bl	80067b0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	3334      	adds	r3, #52	@ 0x34
 8006d9e:	33e9      	adds	r3, #233	@ 0xe9
 8006da0:	33ff      	adds	r3, #255	@ 0xff
 8006da2:	001a      	movs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	695b      	ldr	r3, [r3, #20]
 8006da8:	0019      	movs	r1, r3
 8006daa:	0010      	movs	r0, r2
 8006dac:	f7ff fd00 	bl	80067b0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3334      	adds	r3, #52	@ 0x34
 8006db4:	33ed      	adds	r3, #237	@ 0xed
 8006db6:	33ff      	adds	r3, #255	@ 0xff
 8006db8:	001a      	movs	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	0019      	movs	r1, r3
 8006dc0:	0010      	movs	r0, r2
 8006dc2:	f7ff fcf5 	bl	80067b0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	7858      	ldrb	r0, [r3, #1]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	3334      	adds	r3, #52	@ 0x34
 8006dd8:	0019      	movs	r1, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dde:	2301      	movs	r3, #1
 8006de0:	f7ff fc3c 	bl	800665c <disk_write>
			fs->fsi_flag = 0;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	785b      	ldrb	r3, [r3, #1]
 8006dee:	2200      	movs	r2, #0
 8006df0:	2100      	movs	r1, #0
 8006df2:	0018      	movs	r0, r3
 8006df4:	f7ff fc5a 	bl	80066ac <disk_ioctl>
 8006df8:	1e03      	subs	r3, r0, #0
 8006dfa:	d003      	beq.n	8006e04 <sync_fs+0xdc>
 8006dfc:	230f      	movs	r3, #15
 8006dfe:	18fb      	adds	r3, r7, r3
 8006e00:	2201      	movs	r2, #1
 8006e02:	701a      	strb	r2, [r3, #0]
	}

	return res;
 8006e04:	230f      	movs	r3, #15
 8006e06:	18fb      	adds	r3, r7, r3
 8006e08:	781b      	ldrb	r3, [r3, #0]
}
 8006e0a:	0018      	movs	r0, r3
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	b004      	add	sp, #16
 8006e10:	bdb0      	pop	{r4, r5, r7, pc}
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	0000aa55 	.word	0x0000aa55
 8006e18:	41615252 	.word	0x41615252
 8006e1c:	61417272 	.word	0x61417272

08006e20 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	3b02      	subs	r3, #2
 8006e2e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	3b02      	subs	r3, #2
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d301      	bcc.n	8006e40 <clust2sect+0x20>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	e007      	b.n	8006e50 <clust2sect+0x30>
	return clst * fs->csize + fs->database;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	895b      	ldrh	r3, [r3, #10]
 8006e44:	001a      	movs	r2, r3
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	435a      	muls	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4e:	18d3      	adds	r3, r2, r3
}
 8006e50:	0018      	movs	r0, r3
 8006e52:	46bd      	mov	sp, r7
 8006e54:	b002      	add	sp, #8
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b086      	sub	sp, #24
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d904      	bls.n	8006e78 <get_fat+0x20>
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d302      	bcc.n	8006e7e <get_fat+0x26>
		val = 1;	/* Internal error */
 8006e78:	2301      	movs	r3, #1
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	e091      	b.n	8006fa2 <get_fat+0x14a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006e7e:	2301      	movs	r3, #1
 8006e80:	425b      	negs	r3, r3
 8006e82:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	2b03      	cmp	r3, #3
 8006e8a:	d063      	beq.n	8006f54 <get_fat+0xfc>
 8006e8c:	dd00      	ble.n	8006e90 <get_fat+0x38>
 8006e8e:	e07e      	b.n	8006f8e <get_fat+0x136>
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d002      	beq.n	8006e9a <get_fat+0x42>
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d042      	beq.n	8006f1e <get_fat+0xc6>
 8006e98:	e079      	b.n	8006f8e <get_fat+0x136>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	60fb      	str	r3, [r7, #12]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	085b      	lsrs	r3, r3, #1
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	18d3      	adds	r3, r2, r3
 8006ea6:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	0a5b      	lsrs	r3, r3, #9
 8006eb0:	18d2      	adds	r2, r2, r3
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	0011      	movs	r1, r2
 8006eb6:	0018      	movs	r0, r3
 8006eb8:	f7ff ff00 	bl	8006cbc <move_window>
 8006ebc:	1e03      	subs	r3, r0, #0
 8006ebe:	d169      	bne.n	8006f94 <get_fat+0x13c>
			wc = fs->win[bc++ % SS(fs)];
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	60fa      	str	r2, [r7, #12]
 8006ec6:	05db      	lsls	r3, r3, #23
 8006ec8:	0ddb      	lsrs	r3, r3, #23
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	2134      	movs	r1, #52	@ 0x34
 8006ece:	18d3      	adds	r3, r2, r3
 8006ed0:	185b      	adds	r3, r3, r1
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	0a5b      	lsrs	r3, r3, #9
 8006ede:	18d2      	adds	r2, r2, r3
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	0011      	movs	r1, r2
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f7ff fee9 	bl	8006cbc <move_window>
 8006eea:	1e03      	subs	r3, r0, #0
 8006eec:	d154      	bne.n	8006f98 <get_fat+0x140>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	05db      	lsls	r3, r3, #23
 8006ef2:	0ddb      	lsrs	r3, r3, #23
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	2134      	movs	r1, #52	@ 0x34
 8006ef8:	18d3      	adds	r3, r2, r3
 8006efa:	185b      	adds	r3, r3, r1
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	021b      	lsls	r3, r3, #8
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	d002      	beq.n	8006f14 <get_fat+0xbc>
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	091b      	lsrs	r3, r3, #4
 8006f12:	e002      	b.n	8006f1a <get_fat+0xc2>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	051b      	lsls	r3, r3, #20
 8006f18:	0d1b      	lsrs	r3, r3, #20
 8006f1a:	617b      	str	r3, [r7, #20]
			break;
 8006f1c:	e041      	b.n	8006fa2 <get_fat+0x14a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	0a1b      	lsrs	r3, r3, #8
 8006f26:	18d2      	adds	r2, r2, r3
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	0011      	movs	r1, r2
 8006f2c:	0018      	movs	r0, r3
 8006f2e:	f7ff fec5 	bl	8006cbc <move_window>
 8006f32:	1e03      	subs	r3, r0, #0
 8006f34:	d132      	bne.n	8006f9c <get_fat+0x144>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	3334      	adds	r3, #52	@ 0x34
 8006f3a:	001a      	movs	r2, r3
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	0059      	lsls	r1, r3, #1
 8006f40:	23ff      	movs	r3, #255	@ 0xff
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	400b      	ands	r3, r1
 8006f46:	18d3      	adds	r3, r2, r3
 8006f48:	0018      	movs	r0, r3
 8006f4a:	f7ff fbd7 	bl	80066fc <ld_word>
 8006f4e:	0003      	movs	r3, r0
 8006f50:	617b      	str	r3, [r7, #20]
			break;
 8006f52:	e026      	b.n	8006fa2 <get_fat+0x14a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	09db      	lsrs	r3, r3, #7
 8006f5c:	18d2      	adds	r2, r2, r3
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	0011      	movs	r1, r2
 8006f62:	0018      	movs	r0, r3
 8006f64:	f7ff feaa 	bl	8006cbc <move_window>
 8006f68:	1e03      	subs	r3, r0, #0
 8006f6a:	d119      	bne.n	8006fa0 <get_fat+0x148>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	3334      	adds	r3, #52	@ 0x34
 8006f70:	001a      	movs	r2, r3
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	0099      	lsls	r1, r3, #2
 8006f76:	23fe      	movs	r3, #254	@ 0xfe
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	400b      	ands	r3, r1
 8006f7c:	18d3      	adds	r3, r2, r3
 8006f7e:	0018      	movs	r0, r3
 8006f80:	f7ff fbd7 	bl	8006732 <ld_dword>
 8006f84:	0003      	movs	r3, r0
 8006f86:	011b      	lsls	r3, r3, #4
 8006f88:	091b      	lsrs	r3, r3, #4
 8006f8a:	617b      	str	r3, [r7, #20]
			break;
 8006f8c:	e009      	b.n	8006fa2 <get_fat+0x14a>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006f8e:	2301      	movs	r3, #1
 8006f90:	617b      	str	r3, [r7, #20]
 8006f92:	e006      	b.n	8006fa2 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f94:	46c0      	nop			@ (mov r8, r8)
 8006f96:	e004      	b.n	8006fa2 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f98:	46c0      	nop			@ (mov r8, r8)
 8006f9a:	e002      	b.n	8006fa2 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f9c:	46c0      	nop			@ (mov r8, r8)
 8006f9e:	e000      	b.n	8006fa2 <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006fa0:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return val;
 8006fa2:	697b      	ldr	r3, [r7, #20]
}
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	b006      	add	sp, #24
 8006faa:	bd80      	pop	{r7, pc}

08006fac <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006fac:	b5b0      	push	{r4, r5, r7, lr}
 8006fae:	b088      	sub	sp, #32
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006fb8:	231f      	movs	r3, #31
 8006fba:	18fb      	adds	r3, r7, r3
 8006fbc:	2202      	movs	r2, #2
 8006fbe:	701a      	strb	r2, [r3, #0]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d800      	bhi.n	8006fc8 <put_fat+0x1c>
 8006fc6:	e0eb      	b.n	80071a0 <put_fat+0x1f4>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d300      	bcc.n	8006fd4 <put_fat+0x28>
 8006fd2:	e0e5      	b.n	80071a0 <put_fat+0x1f4>
		switch (fs->fs_type) {
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	2b03      	cmp	r3, #3
 8006fda:	d100      	bne.n	8006fde <put_fat+0x32>
 8006fdc:	e0a1      	b.n	8007122 <put_fat+0x176>
 8006fde:	dd00      	ble.n	8006fe2 <put_fat+0x36>
 8006fe0:	e0de      	b.n	80071a0 <put_fat+0x1f4>
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d003      	beq.n	8006fee <put_fat+0x42>
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d100      	bne.n	8006fec <put_fat+0x40>
 8006fea:	e075      	b.n	80070d8 <put_fat+0x12c>
 8006fec:	e0d8      	b.n	80071a0 <put_fat+0x1f4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	085b      	lsrs	r3, r3, #1
 8006ff6:	69ba      	ldr	r2, [r7, #24]
 8006ff8:	18d3      	adds	r3, r2, r3
 8006ffa:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	0a5b      	lsrs	r3, r3, #9
 8007004:	18d2      	adds	r2, r2, r3
 8007006:	251f      	movs	r5, #31
 8007008:	197c      	adds	r4, r7, r5
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	0011      	movs	r1, r2
 800700e:	0018      	movs	r0, r3
 8007010:	f7ff fe54 	bl	8006cbc <move_window>
 8007014:	0003      	movs	r3, r0
 8007016:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8007018:	197b      	adds	r3, r7, r5
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d000      	beq.n	8007022 <put_fat+0x76>
 8007020:	e0b7      	b.n	8007192 <put_fat+0x1e6>
			p = fs->win + bc++ % SS(fs);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	3334      	adds	r3, #52	@ 0x34
 8007026:	001a      	movs	r2, r3
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	1c59      	adds	r1, r3, #1
 800702c:	61b9      	str	r1, [r7, #24]
 800702e:	05db      	lsls	r3, r3, #23
 8007030:	0ddb      	lsrs	r3, r3, #23
 8007032:	18d3      	adds	r3, r2, r3
 8007034:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	2201      	movs	r2, #1
 800703a:	4013      	ands	r3, r2
 800703c:	d00d      	beq.n	800705a <put_fat+0xae>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	b25b      	sxtb	r3, r3
 8007044:	220f      	movs	r2, #15
 8007046:	4013      	ands	r3, r2
 8007048:	b25a      	sxtb	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	b2db      	uxtb	r3, r3
 800704e:	011b      	lsls	r3, r3, #4
 8007050:	b25b      	sxtb	r3, r3
 8007052:	4313      	orrs	r3, r2
 8007054:	b25b      	sxtb	r3, r3
 8007056:	b2db      	uxtb	r3, r3
 8007058:	e001      	b.n	800705e <put_fat+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	b2db      	uxtb	r3, r3
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2201      	movs	r2, #1
 8007066:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	0a5b      	lsrs	r3, r3, #9
 8007070:	18d2      	adds	r2, r2, r3
 8007072:	251f      	movs	r5, #31
 8007074:	197c      	adds	r4, r7, r5
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	0011      	movs	r1, r2
 800707a:	0018      	movs	r0, r3
 800707c:	f7ff fe1e 	bl	8006cbc <move_window>
 8007080:	0003      	movs	r3, r0
 8007082:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8007084:	197b      	adds	r3, r7, r5
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d000      	beq.n	800708e <put_fat+0xe2>
 800708c:	e083      	b.n	8007196 <put_fat+0x1ea>
			p = fs->win + bc % SS(fs);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3334      	adds	r3, #52	@ 0x34
 8007092:	001a      	movs	r2, r3
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	05db      	lsls	r3, r3, #23
 8007098:	0ddb      	lsrs	r3, r3, #23
 800709a:	18d3      	adds	r3, r2, r3
 800709c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2201      	movs	r2, #1
 80070a2:	4013      	ands	r3, r2
 80070a4:	d003      	beq.n	80070ae <put_fat+0x102>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	091b      	lsrs	r3, r3, #4
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	e00e      	b.n	80070cc <put_fat+0x120>
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	b25b      	sxtb	r3, r3
 80070b4:	220f      	movs	r2, #15
 80070b6:	4393      	bics	r3, r2
 80070b8:	b25a      	sxtb	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	0a1b      	lsrs	r3, r3, #8
 80070be:	b25b      	sxtb	r3, r3
 80070c0:	210f      	movs	r1, #15
 80070c2:	400b      	ands	r3, r1
 80070c4:	b25b      	sxtb	r3, r3
 80070c6:	4313      	orrs	r3, r2
 80070c8:	b25b      	sxtb	r3, r3
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2201      	movs	r2, #1
 80070d4:	70da      	strb	r2, [r3, #3]
			break;
 80070d6:	e063      	b.n	80071a0 <put_fat+0x1f4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	0a1b      	lsrs	r3, r3, #8
 80070e0:	18d2      	adds	r2, r2, r3
 80070e2:	251f      	movs	r5, #31
 80070e4:	197c      	adds	r4, r7, r5
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	0011      	movs	r1, r2
 80070ea:	0018      	movs	r0, r3
 80070ec:	f7ff fde6 	bl	8006cbc <move_window>
 80070f0:	0003      	movs	r3, r0
 80070f2:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80070f4:	197b      	adds	r3, r7, r5
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d14e      	bne.n	800719a <put_fat+0x1ee>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	3334      	adds	r3, #52	@ 0x34
 8007100:	001a      	movs	r2, r3
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	0059      	lsls	r1, r3, #1
 8007106:	23ff      	movs	r3, #255	@ 0xff
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	400b      	ands	r3, r1
 800710c:	18d3      	adds	r3, r2, r3
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	b292      	uxth	r2, r2
 8007112:	0011      	movs	r1, r2
 8007114:	0018      	movs	r0, r3
 8007116:	f7ff fb2d 	bl	8006774 <st_word>
			fs->wflag = 1;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2201      	movs	r2, #1
 800711e:	70da      	strb	r2, [r3, #3]
			break;
 8007120:	e03e      	b.n	80071a0 <put_fat+0x1f4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	09db      	lsrs	r3, r3, #7
 800712a:	18d2      	adds	r2, r2, r3
 800712c:	251f      	movs	r5, #31
 800712e:	197c      	adds	r4, r7, r5
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	0011      	movs	r1, r2
 8007134:	0018      	movs	r0, r3
 8007136:	f7ff fdc1 	bl	8006cbc <move_window>
 800713a:	0003      	movs	r3, r0
 800713c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800713e:	197b      	adds	r3, r7, r5
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d12b      	bne.n	800719e <put_fat+0x1f2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	011b      	lsls	r3, r3, #4
 800714a:	091c      	lsrs	r4, r3, #4
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	3334      	adds	r3, #52	@ 0x34
 8007150:	001a      	movs	r2, r3
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	0099      	lsls	r1, r3, #2
 8007156:	23fe      	movs	r3, #254	@ 0xfe
 8007158:	005b      	lsls	r3, r3, #1
 800715a:	400b      	ands	r3, r1
 800715c:	18d3      	adds	r3, r2, r3
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fae7 	bl	8006732 <ld_dword>
 8007164:	0003      	movs	r3, r0
 8007166:	0f1b      	lsrs	r3, r3, #28
 8007168:	071b      	lsls	r3, r3, #28
 800716a:	4323      	orrs	r3, r4
 800716c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	3334      	adds	r3, #52	@ 0x34
 8007172:	001a      	movs	r2, r3
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	0099      	lsls	r1, r3, #2
 8007178:	23fe      	movs	r3, #254	@ 0xfe
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	400b      	ands	r3, r1
 800717e:	18d3      	adds	r3, r2, r3
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	0011      	movs	r1, r2
 8007184:	0018      	movs	r0, r3
 8007186:	f7ff fb13 	bl	80067b0 <st_dword>
			fs->wflag = 1;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2201      	movs	r2, #1
 800718e:	70da      	strb	r2, [r3, #3]
			break;
 8007190:	e006      	b.n	80071a0 <put_fat+0x1f4>
			if (res != FR_OK) break;
 8007192:	46c0      	nop			@ (mov r8, r8)
 8007194:	e004      	b.n	80071a0 <put_fat+0x1f4>
			if (res != FR_OK) break;
 8007196:	46c0      	nop			@ (mov r8, r8)
 8007198:	e002      	b.n	80071a0 <put_fat+0x1f4>
			if (res != FR_OK) break;
 800719a:	46c0      	nop			@ (mov r8, r8)
 800719c:	e000      	b.n	80071a0 <put_fat+0x1f4>
			if (res != FR_OK) break;
 800719e:	46c0      	nop			@ (mov r8, r8)
		}
	}
	return res;
 80071a0:	231f      	movs	r3, #31
 80071a2:	18fb      	adds	r3, r7, r3
 80071a4:	781b      	ldrb	r3, [r3, #0]
}
 80071a6:	0018      	movs	r0, r3
 80071a8:	46bd      	mov	sp, r7
 80071aa:	b008      	add	sp, #32
 80071ac:	bdb0      	pop	{r4, r5, r7, pc}

080071ae <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80071ae:	b5b0      	push	{r4, r5, r7, lr}
 80071b0:	b088      	sub	sp, #32
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	60f8      	str	r0, [r7, #12]
 80071b6:	60b9      	str	r1, [r7, #8]
 80071b8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80071ba:	231f      	movs	r3, #31
 80071bc:	18fb      	adds	r3, r7, r3
 80071be:	2200      	movs	r2, #0
 80071c0:	701a      	strb	r2, [r3, #0]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d904      	bls.n	80071d8 <remove_chain+0x2a>
 80071ce:	69bb      	ldr	r3, [r7, #24]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	68ba      	ldr	r2, [r7, #8]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d301      	bcc.n	80071dc <remove_chain+0x2e>
 80071d8:	2302      	movs	r3, #2
 80071da:	e057      	b.n	800728c <remove_chain+0xde>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d011      	beq.n	8007206 <remove_chain+0x58>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80071e2:	251f      	movs	r5, #31
 80071e4:	197c      	adds	r4, r7, r5
 80071e6:	2301      	movs	r3, #1
 80071e8:	425a      	negs	r2, r3
 80071ea:	6879      	ldr	r1, [r7, #4]
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	0018      	movs	r0, r3
 80071f0:	f7ff fedc 	bl	8006fac <put_fat>
 80071f4:	0003      	movs	r3, r0
 80071f6:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) return res;
 80071f8:	197b      	adds	r3, r7, r5
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <remove_chain+0x58>
 8007200:	197b      	adds	r3, r7, r5
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	e042      	b.n	800728c <remove_chain+0xde>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007206:	68ba      	ldr	r2, [r7, #8]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	0011      	movs	r1, r2
 800720c:	0018      	movs	r0, r3
 800720e:	f7ff fe23 	bl	8006e58 <get_fat>
 8007212:	0003      	movs	r3, r0
 8007214:	617b      	str	r3, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d035      	beq.n	8007288 <remove_chain+0xda>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d101      	bne.n	8007226 <remove_chain+0x78>
 8007222:	2302      	movs	r3, #2
 8007224:	e032      	b.n	800728c <remove_chain+0xde>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	3301      	adds	r3, #1
 800722a:	d101      	bne.n	8007230 <remove_chain+0x82>
 800722c:	2301      	movs	r3, #1
 800722e:	e02d      	b.n	800728c <remove_chain+0xde>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007230:	251f      	movs	r5, #31
 8007232:	197c      	adds	r4, r7, r5
 8007234:	68b9      	ldr	r1, [r7, #8]
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	2200      	movs	r2, #0
 800723a:	0018      	movs	r0, r3
 800723c:	f7ff feb6 	bl	8006fac <put_fat>
 8007240:	0003      	movs	r3, r0
 8007242:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) return res;
 8007244:	197b      	adds	r3, r7, r5
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <remove_chain+0xa4>
 800724c:	197b      	adds	r3, r7, r5
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	e01c      	b.n	800728c <remove_chain+0xde>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	695a      	ldr	r2, [r3, #20]
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	3b02      	subs	r3, #2
 800725c:	429a      	cmp	r2, r3
 800725e:	d20b      	bcs.n	8007278 <remove_chain+0xca>
			fs->free_clst++;
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	695b      	ldr	r3, [r3, #20]
 8007264:	1c5a      	adds	r2, r3, #1
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	791b      	ldrb	r3, [r3, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	4313      	orrs	r3, r2
 8007272:	b2da      	uxtb	r2, r3
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	429a      	cmp	r2, r3
 8007284:	d3bf      	bcc.n	8007206 <remove_chain+0x58>
 8007286:	e000      	b.n	800728a <remove_chain+0xdc>
		if (nxt == 0) break;				/* Empty cluster? */
 8007288:	46c0      	nop			@ (mov r8, r8)
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	0018      	movs	r0, r3
 800728e:	46bd      	mov	sp, r7
 8007290:	b008      	add	sp, #32
 8007292:	bdb0      	pop	{r4, r5, r7, pc}

08007294 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007294:	b5b0      	push	{r4, r5, r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10d      	bne.n	80072c6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d004      	beq.n	80072c0 <create_chain+0x2c>
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	69ba      	ldr	r2, [r7, #24]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d31d      	bcc.n	80072fc <create_chain+0x68>
 80072c0:	2301      	movs	r3, #1
 80072c2:	61bb      	str	r3, [r7, #24]
 80072c4:	e01a      	b.n	80072fc <create_chain+0x68>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80072c6:	683a      	ldr	r2, [r7, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	0011      	movs	r1, r2
 80072cc:	0018      	movs	r0, r3
 80072ce:	f7ff fdc3 	bl	8006e58 <get_fat>
 80072d2:	0003      	movs	r3, r0
 80072d4:	60fb      	str	r3, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d801      	bhi.n	80072e0 <create_chain+0x4c>
 80072dc:	2301      	movs	r3, #1
 80072de:	e07b      	b.n	80073d8 <create_chain+0x144>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3301      	adds	r3, #1
 80072e4:	d101      	bne.n	80072ea <create_chain+0x56>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	e076      	b.n	80073d8 <create_chain+0x144>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d201      	bcs.n	80072f8 <create_chain+0x64>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	e06f      	b.n	80073d8 <create_chain+0x144>
		scl = clst;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	3301      	adds	r3, #1
 8007304:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	69fa      	ldr	r2, [r7, #28]
 800730c:	429a      	cmp	r2, r3
 800730e:	d307      	bcc.n	8007320 <create_chain+0x8c>
				ncl = 2;
 8007310:	2302      	movs	r3, #2
 8007312:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	429a      	cmp	r2, r3
 800731a:	d901      	bls.n	8007320 <create_chain+0x8c>
 800731c:	2300      	movs	r3, #0
 800731e:	e05b      	b.n	80073d8 <create_chain+0x144>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007320:	69fa      	ldr	r2, [r7, #28]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	0011      	movs	r1, r2
 8007326:	0018      	movs	r0, r3
 8007328:	f7ff fd96 	bl	8006e58 <get_fat>
 800732c:	0003      	movs	r3, r0
 800732e:	60fb      	str	r3, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00d      	beq.n	8007352 <create_chain+0xbe>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d002      	beq.n	8007342 <create_chain+0xae>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3301      	adds	r3, #1
 8007340:	d101      	bne.n	8007346 <create_chain+0xb2>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	e048      	b.n	80073d8 <create_chain+0x144>
			if (ncl == scl) return 0;		/* No free cluster */
 8007346:	69fa      	ldr	r2, [r7, #28]
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	429a      	cmp	r2, r3
 800734c:	d1d8      	bne.n	8007300 <create_chain+0x6c>
 800734e:	2300      	movs	r3, #0
 8007350:	e042      	b.n	80073d8 <create_chain+0x144>
			if (cs == 0) break;				/* Found a free cluster */
 8007352:	46c0      	nop			@ (mov r8, r8)
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007354:	2517      	movs	r5, #23
 8007356:	197c      	adds	r4, r7, r5
 8007358:	2301      	movs	r3, #1
 800735a:	425a      	negs	r2, r3
 800735c:	69f9      	ldr	r1, [r7, #28]
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	0018      	movs	r0, r3
 8007362:	f7ff fe23 	bl	8006fac <put_fat>
 8007366:	0003      	movs	r3, r0
 8007368:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK && clst != 0) {
 800736a:	197b      	adds	r3, r7, r5
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10b      	bne.n	800738a <create_chain+0xf6>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d008      	beq.n	800738a <create_chain+0xf6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007378:	197c      	adds	r4, r7, r5
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	6839      	ldr	r1, [r7, #0]
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	0018      	movs	r0, r3
 8007382:	f7ff fe13 	bl	8006fac <put_fat>
 8007386:	0003      	movs	r3, r0
 8007388:	7023      	strb	r3, [r4, #0]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800738a:	2317      	movs	r3, #23
 800738c:	18fb      	adds	r3, r7, r3
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d116      	bne.n	80073c2 <create_chain+0x12e>
		fs->last_clst = ncl;
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	69fa      	ldr	r2, [r7, #28]
 8007398:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	695a      	ldr	r2, [r3, #20]
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	3b02      	subs	r3, #2
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d804      	bhi.n	80073b2 <create_chain+0x11e>
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	1e5a      	subs	r2, r3, #1
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	791b      	ldrb	r3, [r3, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	4313      	orrs	r3, r2
 80073ba:	b2da      	uxtb	r2, r3
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	711a      	strb	r2, [r3, #4]
 80073c0:	e009      	b.n	80073d6 <create_chain+0x142>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80073c2:	2317      	movs	r3, #23
 80073c4:	18fb      	adds	r3, r7, r3
 80073c6:	781b      	ldrb	r3, [r3, #0]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d102      	bne.n	80073d2 <create_chain+0x13e>
 80073cc:	2301      	movs	r3, #1
 80073ce:	425b      	negs	r3, r3
 80073d0:	e000      	b.n	80073d4 <create_chain+0x140>
 80073d2:	2301      	movs	r3, #1
 80073d4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80073d6:	69fb      	ldr	r3, [r7, #28]
}
 80073d8:	0018      	movs	r0, r3
 80073da:	46bd      	mov	sp, r7
 80073dc:	b008      	add	sp, #32
 80073de:	bdb0      	pop	{r4, r5, r7, pc}

080073e0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	3304      	adds	r3, #4
 80073f6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	0a5a      	lsrs	r2, r3, #9
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	895b      	ldrh	r3, [r3, #10]
 8007400:	0019      	movs	r1, r3
 8007402:	0010      	movs	r0, r2
 8007404:	f7f8 fe8a 	bl	800011c <__udivsi3>
 8007408:	0003      	movs	r3, r0
 800740a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1d1a      	adds	r2, r3, #4
 8007410:	613a      	str	r2, [r7, #16]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <clmt_clust+0x40>
 800741c:	2300      	movs	r3, #0
 800741e:	e010      	b.n	8007442 <clmt_clust+0x62>
		if (cl < ncl) break;	/* In this fragment? */
 8007420:	697a      	ldr	r2, [r7, #20]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	429a      	cmp	r2, r3
 8007426:	d307      	bcc.n	8007438 <clmt_clust+0x58>
		cl -= ncl; tbl++;		/* Next fragment */
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	3304      	adds	r3, #4
 8007434:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007436:	e7e9      	b.n	800740c <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8007438:	46c0      	nop			@ (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	18d3      	adds	r3, r2, r3
}
 8007442:	0018      	movs	r0, r3
 8007444:	46bd      	mov	sp, r7
 8007446:	b006      	add	sp, #24
 8007448:	bd80      	pop	{r7, pc}

0800744a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800744a:	b580      	push	{r7, lr}
 800744c:	b086      	sub	sp, #24
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
 8007452:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	2380      	movs	r3, #128	@ 0x80
 800745e:	039b      	lsls	r3, r3, #14
 8007460:	429a      	cmp	r2, r3
 8007462:	d203      	bcs.n	800746c <dir_sdi+0x22>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	221f      	movs	r2, #31
 8007468:	4013      	ands	r3, r2
 800746a:	d001      	beq.n	8007470 <dir_sdi+0x26>
		return FR_INT_ERR;
 800746c:	2302      	movs	r3, #2
 800746e:	e066      	b.n	800753e <dir_sdi+0xf4>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d106      	bne.n	8007490 <dir_sdi+0x46>
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d902      	bls.n	8007490 <dir_sdi+0x46>
		clst = fs->dirbase;
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10c      	bne.n	80074b0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	095b      	lsrs	r3, r3, #5
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	8912      	ldrh	r2, [r2, #8]
 800749e:	4293      	cmp	r3, r2
 80074a0:	d301      	bcc.n	80074a6 <dir_sdi+0x5c>
 80074a2:	2302      	movs	r3, #2
 80074a4:	e04b      	b.n	800753e <dir_sdi+0xf4>
		dp->sect = fs->dirbase;
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	61da      	str	r2, [r3, #28]
 80074ae:	e02c      	b.n	800750a <dir_sdi+0xc0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	895b      	ldrh	r3, [r3, #10]
 80074b4:	025b      	lsls	r3, r3, #9
 80074b6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80074b8:	e01a      	b.n	80074f0 <dir_sdi+0xa6>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	0011      	movs	r1, r2
 80074c0:	0018      	movs	r0, r3
 80074c2:	f7ff fcc9 	bl	8006e58 <get_fat>
 80074c6:	0003      	movs	r3, r0
 80074c8:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	3301      	adds	r3, #1
 80074ce:	d101      	bne.n	80074d4 <dir_sdi+0x8a>
 80074d0:	2301      	movs	r3, #1
 80074d2:	e034      	b.n	800753e <dir_sdi+0xf4>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d904      	bls.n	80074e4 <dir_sdi+0x9a>
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d301      	bcc.n	80074e8 <dir_sdi+0x9e>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e02a      	b.n	800753e <dir_sdi+0xf4>
			ofs -= csz;
 80074e8:	683a      	ldr	r2, [r7, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80074f0:	683a      	ldr	r2, [r7, #0]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d2e0      	bcs.n	80074ba <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	0011      	movs	r1, r2
 80074fe:	0018      	movs	r0, r3
 8007500:	f7ff fc8e 	bl	8006e20 <clust2sect>
 8007504:	0002      	movs	r2, r0
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	69db      	ldr	r3, [r3, #28]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <dir_sdi+0xd2>
 8007518:	2302      	movs	r3, #2
 800751a:	e010      	b.n	800753e <dir_sdi+0xf4>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	69da      	ldr	r2, [r3, #28]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	0a5b      	lsrs	r3, r3, #9
 8007524:	18d2      	adds	r2, r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	3334      	adds	r3, #52	@ 0x34
 800752e:	001a      	movs	r2, r3
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	05db      	lsls	r3, r3, #23
 8007534:	0ddb      	lsrs	r3, r3, #23
 8007536:	18d2      	adds	r2, r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	0018      	movs	r0, r3
 8007540:	46bd      	mov	sp, r7
 8007542:	b006      	add	sp, #24
 8007544:	bd80      	pop	{r7, pc}

08007546 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b086      	sub	sp, #24
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	3320      	adds	r3, #32
 800755c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	69db      	ldr	r3, [r3, #28]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d004      	beq.n	8007570 <dir_next+0x2a>
 8007566:	68ba      	ldr	r2, [r7, #8]
 8007568:	2380      	movs	r3, #128	@ 0x80
 800756a:	039b      	lsls	r3, r3, #14
 800756c:	429a      	cmp	r2, r3
 800756e:	d301      	bcc.n	8007574 <dir_next+0x2e>
 8007570:	2304      	movs	r3, #4
 8007572:	e0ad      	b.n	80076d0 <dir_next+0x18a>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	05db      	lsls	r3, r3, #23
 8007578:	0ddb      	lsrs	r3, r3, #23
 800757a:	d000      	beq.n	800757e <dir_next+0x38>
 800757c:	e09b      	b.n	80076b6 <dir_next+0x170>
		dp->sect++;				/* Next sector */
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	1c5a      	adds	r2, r3, #1
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d10b      	bne.n	80075a8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	8912      	ldrh	r2, [r2, #8]
 8007598:	4293      	cmp	r3, r2
 800759a:	d200      	bcs.n	800759e <dir_next+0x58>
 800759c:	e08b      	b.n	80076b6 <dir_next+0x170>
				dp->sect = 0; return FR_NO_FILE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	61da      	str	r2, [r3, #28]
 80075a4:	2304      	movs	r3, #4
 80075a6:	e093      	b.n	80076d0 <dir_next+0x18a>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	0a5b      	lsrs	r3, r3, #9
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	8952      	ldrh	r2, [r2, #10]
 80075b0:	3a01      	subs	r2, #1
 80075b2:	4013      	ands	r3, r2
 80075b4:	d000      	beq.n	80075b8 <dir_next+0x72>
 80075b6:	e07e      	b.n	80076b6 <dir_next+0x170>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	0019      	movs	r1, r3
 80075c0:	0010      	movs	r0, r2
 80075c2:	f7ff fc49 	bl	8006e58 <get_fat>
 80075c6:	0003      	movs	r3, r0
 80075c8:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d801      	bhi.n	80075d4 <dir_next+0x8e>
 80075d0:	2302      	movs	r3, #2
 80075d2:	e07d      	b.n	80076d0 <dir_next+0x18a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	3301      	adds	r3, #1
 80075d8:	d101      	bne.n	80075de <dir_next+0x98>
 80075da:	2301      	movs	r3, #1
 80075dc:	e078      	b.n	80076d0 <dir_next+0x18a>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d35a      	bcc.n	800769e <dir_next+0x158>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d104      	bne.n	80075f8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	61da      	str	r2, [r3, #28]
 80075f4:	2304      	movs	r3, #4
 80075f6:	e06b      	b.n	80076d0 <dir_next+0x18a>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	0019      	movs	r1, r3
 8007600:	0010      	movs	r0, r2
 8007602:	f7ff fe47 	bl	8007294 <create_chain>
 8007606:	0003      	movs	r3, r0
 8007608:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d101      	bne.n	8007614 <dir_next+0xce>
 8007610:	2307      	movs	r3, #7
 8007612:	e05d      	b.n	80076d0 <dir_next+0x18a>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	2b01      	cmp	r3, #1
 8007618:	d101      	bne.n	800761e <dir_next+0xd8>
 800761a:	2302      	movs	r3, #2
 800761c:	e058      	b.n	80076d0 <dir_next+0x18a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	3301      	adds	r3, #1
 8007622:	d101      	bne.n	8007628 <dir_next+0xe2>
 8007624:	2301      	movs	r3, #1
 8007626:	e053      	b.n	80076d0 <dir_next+0x18a>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	0018      	movs	r0, r3
 800762c:	f7ff fafe 	bl	8006c2c <sync_window>
 8007630:	1e03      	subs	r3, r0, #0
 8007632:	d001      	beq.n	8007638 <dir_next+0xf2>
 8007634:	2301      	movs	r3, #1
 8007636:	e04b      	b.n	80076d0 <dir_next+0x18a>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	3334      	adds	r3, #52	@ 0x34
 800763c:	2280      	movs	r2, #128	@ 0x80
 800763e:	0092      	lsls	r2, r2, #2
 8007640:	2100      	movs	r1, #0
 8007642:	0018      	movs	r0, r3
 8007644:	f7ff f8fd 	bl	8006842 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007648:	2300      	movs	r3, #0
 800764a:	613b      	str	r3, [r7, #16]
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	0011      	movs	r1, r2
 8007652:	0018      	movs	r0, r3
 8007654:	f7ff fbe4 	bl	8006e20 <clust2sect>
 8007658:	0002      	movs	r2, r0
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	631a      	str	r2, [r3, #48]	@ 0x30
 800765e:	e012      	b.n	8007686 <dir_next+0x140>
						fs->wflag = 1;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2201      	movs	r2, #1
 8007664:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	0018      	movs	r0, r3
 800766a:	f7ff fadf 	bl	8006c2c <sync_window>
 800766e:	1e03      	subs	r3, r0, #0
 8007670:	d001      	beq.n	8007676 <dir_next+0x130>
 8007672:	2301      	movs	r3, #1
 8007674:	e02c      	b.n	80076d0 <dir_next+0x18a>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	3301      	adds	r3, #1
 800767a:	613b      	str	r3, [r7, #16]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007680:	1c5a      	adds	r2, r3, #1
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	631a      	str	r2, [r3, #48]	@ 0x30
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	895b      	ldrh	r3, [r3, #10]
 800768a:	001a      	movs	r2, r3
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	4293      	cmp	r3, r2
 8007690:	d3e6      	bcc.n	8007660 <dir_next+0x11a>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad2      	subs	r2, r2, r3
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80076a4:	697a      	ldr	r2, [r7, #20]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	0011      	movs	r1, r2
 80076aa:	0018      	movs	r0, r3
 80076ac:	f7ff fbb8 	bl	8006e20 <clust2sect>
 80076b0:	0002      	movs	r2, r0
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	3334      	adds	r3, #52	@ 0x34
 80076c0:	001a      	movs	r2, r3
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	05db      	lsls	r3, r3, #23
 80076c6:	0ddb      	lsrs	r3, r3, #23
 80076c8:	18d2      	adds	r2, r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	0018      	movs	r0, r3
 80076d2:	46bd      	mov	sp, r7
 80076d4:	b006      	add	sp, #24
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80076d8:	b5b0      	push	{r4, r5, r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80076e8:	2517      	movs	r5, #23
 80076ea:	197c      	adds	r4, r7, r5
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2100      	movs	r1, #0
 80076f0:	0018      	movs	r0, r3
 80076f2:	f7ff feaa 	bl	800744a <dir_sdi>
 80076f6:	0003      	movs	r3, r0
 80076f8:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 80076fa:	197b      	adds	r3, r7, r5
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d133      	bne.n	800776a <dir_alloc+0x92>
		n = 0;
 8007702:	2300      	movs	r3, #0
 8007704:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	69da      	ldr	r2, [r3, #28]
 800770a:	2517      	movs	r5, #23
 800770c:	197c      	adds	r4, r7, r5
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	0011      	movs	r1, r2
 8007712:	0018      	movs	r0, r3
 8007714:	f7ff fad2 	bl	8006cbc <move_window>
 8007718:	0003      	movs	r3, r0
 800771a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800771c:	197b      	adds	r3, r7, r5
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d121      	bne.n	8007768 <dir_alloc+0x90>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a1b      	ldr	r3, [r3, #32]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	2be5      	cmp	r3, #229	@ 0xe5
 800772c:	d004      	beq.n	8007738 <dir_alloc+0x60>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d107      	bne.n	8007748 <dir_alloc+0x70>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	3301      	adds	r3, #1
 800773c:	613b      	str	r3, [r7, #16]
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	429a      	cmp	r2, r3
 8007744:	d102      	bne.n	800774c <dir_alloc+0x74>
 8007746:	e010      	b.n	800776a <dir_alloc+0x92>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007748:	2300      	movs	r3, #0
 800774a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800774c:	2517      	movs	r5, #23
 800774e:	197c      	adds	r4, r7, r5
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2101      	movs	r1, #1
 8007754:	0018      	movs	r0, r3
 8007756:	f7ff fef6 	bl	8007546 <dir_next>
 800775a:	0003      	movs	r3, r0
 800775c:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800775e:	197b      	adds	r3, r7, r5
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d0cf      	beq.n	8007706 <dir_alloc+0x2e>
 8007766:	e000      	b.n	800776a <dir_alloc+0x92>
			if (res != FR_OK) break;
 8007768:	46c0      	nop			@ (mov r8, r8)
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800776a:	2217      	movs	r2, #23
 800776c:	18bb      	adds	r3, r7, r2
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d102      	bne.n	800777a <dir_alloc+0xa2>
 8007774:	18bb      	adds	r3, r7, r2
 8007776:	2207      	movs	r2, #7
 8007778:	701a      	strb	r2, [r3, #0]
	return res;
 800777a:	2317      	movs	r3, #23
 800777c:	18fb      	adds	r3, r7, r3
 800777e:	781b      	ldrb	r3, [r3, #0]
}
 8007780:	0018      	movs	r0, r3
 8007782:	46bd      	mov	sp, r7
 8007784:	b006      	add	sp, #24
 8007786:	bdb0      	pop	{r4, r5, r7, pc}

08007788 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	331a      	adds	r3, #26
 8007796:	0018      	movs	r0, r3
 8007798:	f7fe ffb0 	bl	80066fc <ld_word>
 800779c:	0003      	movs	r3, r0
 800779e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d109      	bne.n	80077bc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	3314      	adds	r3, #20
 80077ac:	0018      	movs	r0, r3
 80077ae:	f7fe ffa5 	bl	80066fc <ld_word>
 80077b2:	0003      	movs	r3, r0
 80077b4:	041b      	lsls	r3, r3, #16
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80077bc:	68fb      	ldr	r3, [r7, #12]
}
 80077be:	0018      	movs	r0, r3
 80077c0:	46bd      	mov	sp, r7
 80077c2:	b004      	add	sp, #16
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b084      	sub	sp, #16
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	60f8      	str	r0, [r7, #12]
 80077ce:	60b9      	str	r1, [r7, #8]
 80077d0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	331a      	adds	r3, #26
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	b292      	uxth	r2, r2
 80077da:	0011      	movs	r1, r2
 80077dc:	0018      	movs	r0, r3
 80077de:	f7fe ffc9 	bl	8006774 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d109      	bne.n	80077fe <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	3314      	adds	r3, #20
 80077ee:	001a      	movs	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	0c1b      	lsrs	r3, r3, #16
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	0019      	movs	r1, r3
 80077f8:	0010      	movs	r0, r2
 80077fa:	f7fe ffbb 	bl	8006774 <st_word>
	}
}
 80077fe:	46c0      	nop			@ (mov r8, r8)
 8007800:	46bd      	mov	sp, r7
 8007802:	b004      	add	sp, #16
 8007804:	bd80      	pop	{r7, pc}

08007806 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007806:	b5b0      	push	{r4, r5, r7, lr}
 8007808:	b086      	sub	sp, #24
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007814:	2517      	movs	r5, #23
 8007816:	197c      	adds	r4, r7, r5
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2100      	movs	r1, #0
 800781c:	0018      	movs	r0, r3
 800781e:	f7ff fe14 	bl	800744a <dir_sdi>
 8007822:	0003      	movs	r3, r0
 8007824:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 8007826:	197b      	adds	r3, r7, r5
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d002      	beq.n	8007834 <dir_find+0x2e>
 800782e:	197b      	adds	r3, r7, r5
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	e04c      	b.n	80078ce <dir_find+0xc8>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	69da      	ldr	r2, [r3, #28]
 8007838:	2517      	movs	r5, #23
 800783a:	197c      	adds	r4, r7, r5
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	0011      	movs	r1, r2
 8007840:	0018      	movs	r0, r3
 8007842:	f7ff fa3b 	bl	8006cbc <move_window>
 8007846:	0003      	movs	r3, r0
 8007848:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 800784a:	0029      	movs	r1, r5
 800784c:	187b      	adds	r3, r7, r1
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d136      	bne.n	80078c2 <dir_find+0xbc>
		c = dp->dir[DIR_Name];
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a1a      	ldr	r2, [r3, #32]
 8007858:	200f      	movs	r0, #15
 800785a:	183b      	adds	r3, r7, r0
 800785c:	7812      	ldrb	r2, [r2, #0]
 800785e:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007860:	183b      	adds	r3, r7, r0
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d103      	bne.n	8007870 <dir_find+0x6a>
 8007868:	187b      	adds	r3, r7, r1
 800786a:	2204      	movs	r2, #4
 800786c:	701a      	strb	r2, [r3, #0]
 800786e:	e02b      	b.n	80078c8 <dir_find+0xc2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a1b      	ldr	r3, [r3, #32]
 8007874:	330b      	adds	r3, #11
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	223f      	movs	r2, #63	@ 0x3f
 800787a:	4013      	ands	r3, r2
 800787c:	b2da      	uxtb	r2, r3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	330b      	adds	r3, #11
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	001a      	movs	r2, r3
 800788c:	2308      	movs	r3, #8
 800788e:	4013      	ands	r3, r2
 8007890:	d109      	bne.n	80078a6 <dir_find+0xa0>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6a18      	ldr	r0, [r3, #32]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	3324      	adds	r3, #36	@ 0x24
 800789a:	220b      	movs	r2, #11
 800789c:	0019      	movs	r1, r3
 800789e:	f7fe ffe9 	bl	8006874 <mem_cmp>
 80078a2:	1e03      	subs	r3, r0, #0
 80078a4:	d00f      	beq.n	80078c6 <dir_find+0xc0>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80078a6:	2517      	movs	r5, #23
 80078a8:	197c      	adds	r4, r7, r5
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2100      	movs	r1, #0
 80078ae:	0018      	movs	r0, r3
 80078b0:	f7ff fe49 	bl	8007546 <dir_next>
 80078b4:	0003      	movs	r3, r0
 80078b6:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 80078b8:	197b      	adds	r3, r7, r5
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d0b9      	beq.n	8007834 <dir_find+0x2e>
 80078c0:	e002      	b.n	80078c8 <dir_find+0xc2>
		if (res != FR_OK) break;
 80078c2:	46c0      	nop			@ (mov r8, r8)
 80078c4:	e000      	b.n	80078c8 <dir_find+0xc2>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80078c6:	46c0      	nop			@ (mov r8, r8)

	return res;
 80078c8:	2317      	movs	r3, #23
 80078ca:	18fb      	adds	r3, r7, r3
 80078cc:	781b      	ldrb	r3, [r3, #0]
}
 80078ce:	0018      	movs	r0, r3
 80078d0:	46bd      	mov	sp, r7
 80078d2:	b006      	add	sp, #24
 80078d4:	bdb0      	pop	{r4, r5, r7, pc}

080078d6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80078d6:	b5b0      	push	{r4, r5, r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80078e4:	250f      	movs	r5, #15
 80078e6:	197c      	adds	r4, r7, r5
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2101      	movs	r1, #1
 80078ec:	0018      	movs	r0, r3
 80078ee:	f7ff fef3 	bl	80076d8 <dir_alloc>
 80078f2:	0003      	movs	r3, r0
 80078f4:	7023      	strb	r3, [r4, #0]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80078f6:	197b      	adds	r3, r7, r5
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d11f      	bne.n	800793e <dir_register+0x68>
		res = move_window(fs, dp->sect);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	69da      	ldr	r2, [r3, #28]
 8007902:	197c      	adds	r4, r7, r5
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	0011      	movs	r1, r2
 8007908:	0018      	movs	r0, r3
 800790a:	f7ff f9d7 	bl	8006cbc <move_window>
 800790e:	0003      	movs	r3, r0
 8007910:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8007912:	197b      	adds	r3, r7, r5
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d111      	bne.n	800793e <dir_register+0x68>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	2220      	movs	r2, #32
 8007920:	2100      	movs	r1, #0
 8007922:	0018      	movs	r0, r3
 8007924:	f7fe ff8d 	bl	8006842 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a18      	ldr	r0, [r3, #32]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	3324      	adds	r3, #36	@ 0x24
 8007930:	220b      	movs	r2, #11
 8007932:	0019      	movs	r1, r3
 8007934:	f7fe ff66 	bl	8006804 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	2201      	movs	r2, #1
 800793c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800793e:	230f      	movs	r3, #15
 8007940:	18fb      	adds	r3, r7, r3
 8007942:	781b      	ldrb	r3, [r3, #0]
}
 8007944:	0018      	movs	r0, r3
 8007946:	46bd      	mov	sp, r7
 8007948:	b004      	add	sp, #16
 800794a:	bdb0      	pop	{r4, r5, r7, pc}

0800794c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b088      	sub	sp, #32
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	60fb      	str	r3, [r7, #12]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3324      	adds	r3, #36	@ 0x24
 8007960:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	220b      	movs	r2, #11
 8007966:	2120      	movs	r1, #32
 8007968:	0018      	movs	r0, r3
 800796a:	f7fe ff6a 	bl	8006842 <mem_set>
	si = i = 0; ni = 8;
 800796e:	2300      	movs	r3, #0
 8007970:	613b      	str	r3, [r7, #16]
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	61fb      	str	r3, [r7, #28]
 8007976:	2308      	movs	r3, #8
 8007978:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	1c5a      	adds	r2, r3, #1
 800797e:	61fa      	str	r2, [r7, #28]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	18d2      	adds	r2, r2, r3
 8007984:	211b      	movs	r1, #27
 8007986:	187b      	adds	r3, r7, r1
 8007988:	7812      	ldrb	r2, [r2, #0]
 800798a:	701a      	strb	r2, [r3, #0]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800798c:	000a      	movs	r2, r1
 800798e:	18bb      	adds	r3, r7, r2
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	2b20      	cmp	r3, #32
 8007994:	d800      	bhi.n	8007998 <create_name+0x4c>
 8007996:	e062      	b.n	8007a5e <create_name+0x112>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007998:	18bb      	adds	r3, r7, r2
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	2b2f      	cmp	r3, #47	@ 0x2f
 800799e:	d007      	beq.n	80079b0 <create_name+0x64>
 80079a0:	18bb      	adds	r3, r7, r2
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	2b5c      	cmp	r3, #92	@ 0x5c
 80079a6:	d110      	bne.n	80079ca <create_name+0x7e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80079a8:	e002      	b.n	80079b0 <create_name+0x64>
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	3301      	adds	r3, #1
 80079ae:	61fb      	str	r3, [r7, #28]
 80079b0:	68fa      	ldr	r2, [r7, #12]
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	18d3      	adds	r3, r2, r3
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80079ba:	d0f6      	beq.n	80079aa <create_name+0x5e>
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	18d3      	adds	r3, r2, r3
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	2b5c      	cmp	r3, #92	@ 0x5c
 80079c6:	d0f0      	beq.n	80079aa <create_name+0x5e>
			break;
 80079c8:	e04a      	b.n	8007a60 <create_name+0x114>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80079ca:	231b      	movs	r3, #27
 80079cc:	18fb      	adds	r3, r7, r3
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80079d2:	d003      	beq.n	80079dc <create_name+0x90>
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d30e      	bcc.n	80079fa <create_name+0xae>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	2b0b      	cmp	r3, #11
 80079e0:	d004      	beq.n	80079ec <create_name+0xa0>
 80079e2:	231b      	movs	r3, #27
 80079e4:	18fb      	adds	r3, r7, r3
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80079ea:	d001      	beq.n	80079f0 <create_name+0xa4>
 80079ec:	2306      	movs	r3, #6
 80079ee:	e054      	b.n	8007a9a <create_name+0x14e>
			i = 8; ni = 11;				/* Goto extension */
 80079f0:	2308      	movs	r3, #8
 80079f2:	613b      	str	r3, [r7, #16]
 80079f4:	230b      	movs	r3, #11
 80079f6:	617b      	str	r3, [r7, #20]
			continue;
 80079f8:	e030      	b.n	8007a5c <create_name+0x110>
		}
		if (c >= 0x80) {				/* Extended character? */
 80079fa:	211b      	movs	r1, #27
 80079fc:	187b      	adds	r3, r7, r1
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	b25b      	sxtb	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	da07      	bge.n	8007a16 <create_name+0xca>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007a06:	187b      	adds	r3, r7, r1
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	3b80      	subs	r3, #128	@ 0x80
 8007a0c:	001a      	movs	r2, r3
 8007a0e:	187b      	adds	r3, r7, r1
 8007a10:	4924      	ldr	r1, [pc, #144]	@ (8007aa4 <create_name+0x158>)
 8007a12:	5c8a      	ldrb	r2, [r1, r2]
 8007a14:	701a      	strb	r2, [r3, #0]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007a16:	231b      	movs	r3, #27
 8007a18:	18fb      	adds	r3, r7, r3
 8007a1a:	781a      	ldrb	r2, [r3, #0]
 8007a1c:	4b22      	ldr	r3, [pc, #136]	@ (8007aa8 <create_name+0x15c>)
 8007a1e:	0011      	movs	r1, r2
 8007a20:	0018      	movs	r0, r3
 8007a22:	f7fe ff4c 	bl	80068be <chk_chr>
 8007a26:	1e03      	subs	r3, r0, #0
 8007a28:	d001      	beq.n	8007a2e <create_name+0xe2>
 8007a2a:	2306      	movs	r3, #6
 8007a2c:	e035      	b.n	8007a9a <create_name+0x14e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007a2e:	221b      	movs	r2, #27
 8007a30:	18bb      	adds	r3, r7, r2
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	2b60      	cmp	r3, #96	@ 0x60
 8007a36:	d908      	bls.n	8007a4a <create_name+0xfe>
 8007a38:	18bb      	adds	r3, r7, r2
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	2b7a      	cmp	r3, #122	@ 0x7a
 8007a3e:	d804      	bhi.n	8007a4a <create_name+0xfe>
 8007a40:	18bb      	adds	r3, r7, r2
 8007a42:	18ba      	adds	r2, r7, r2
 8007a44:	7812      	ldrb	r2, [r2, #0]
 8007a46:	3a20      	subs	r2, #32
 8007a48:	701a      	strb	r2, [r3, #0]
			sfn[i++] = c;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	1c5a      	adds	r2, r3, #1
 8007a4e:	613a      	str	r2, [r7, #16]
 8007a50:	68ba      	ldr	r2, [r7, #8]
 8007a52:	18d3      	adds	r3, r2, r3
 8007a54:	221b      	movs	r2, #27
 8007a56:	18ba      	adds	r2, r7, r2
 8007a58:	7812      	ldrb	r2, [r2, #0]
 8007a5a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007a5c:	e78d      	b.n	800797a <create_name+0x2e>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007a5e:	46c0      	nop			@ (mov r8, r8)
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	18d2      	adds	r2, r2, r3
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d101      	bne.n	8007a74 <create_name+0x128>
 8007a70:	2306      	movs	r3, #6
 8007a72:	e012      	b.n	8007a9a <create_name+0x14e>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	2be5      	cmp	r3, #229	@ 0xe5
 8007a7a:	d102      	bne.n	8007a82 <create_name+0x136>
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2205      	movs	r2, #5
 8007a80:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007a82:	231b      	movs	r3, #27
 8007a84:	18fb      	adds	r3, r7, r3
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	2b20      	cmp	r3, #32
 8007a8a:	d801      	bhi.n	8007a90 <create_name+0x144>
 8007a8c:	2204      	movs	r2, #4
 8007a8e:	e000      	b.n	8007a92 <create_name+0x146>
 8007a90:	2200      	movs	r2, #0
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	330b      	adds	r3, #11
 8007a96:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007a98:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007a9a:	0018      	movs	r0, r3
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	b008      	add	sp, #32
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	46c0      	nop			@ (mov r8, r8)
 8007aa4:	0800b6cc 	.word	0x0800b6cc
 8007aa8:	0800b5ac 	.word	0x0800b5ac

08007aac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007aac:	b5b0      	push	{r4, r5, r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007ac0:	e002      	b.n	8007ac8 <follow_path+0x1c>
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	603b      	str	r3, [r7, #0]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	2b2f      	cmp	r3, #47	@ 0x2f
 8007ace:	d0f8      	beq.n	8007ac2 <follow_path+0x16>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	2b5c      	cmp	r3, #92	@ 0x5c
 8007ad6:	d0f4      	beq.n	8007ac2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	2200      	movs	r2, #0
 8007adc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	2b1f      	cmp	r3, #31
 8007ae4:	d80d      	bhi.n	8007b02 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	222f      	movs	r2, #47	@ 0x2f
 8007aea:	2180      	movs	r1, #128	@ 0x80
 8007aec:	5499      	strb	r1, [r3, r2]
		res = dir_sdi(dp, 0);
 8007aee:	2317      	movs	r3, #23
 8007af0:	18fc      	adds	r4, r7, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2100      	movs	r1, #0
 8007af6:	0018      	movs	r0, r3
 8007af8:	f7ff fca7 	bl	800744a <dir_sdi>
 8007afc:	0003      	movs	r3, r0
 8007afe:	7023      	strb	r3, [r4, #0]
 8007b00:	e052      	b.n	8007ba8 <follow_path+0xfc>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007b02:	2517      	movs	r5, #23
 8007b04:	197c      	adds	r4, r7, r5
 8007b06:	003a      	movs	r2, r7
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	0011      	movs	r1, r2
 8007b0c:	0018      	movs	r0, r3
 8007b0e:	f7ff ff1d 	bl	800794c <create_name>
 8007b12:	0003      	movs	r3, r0
 8007b14:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8007b16:	197b      	adds	r3, r7, r5
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d13f      	bne.n	8007b9e <follow_path+0xf2>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007b1e:	197c      	adds	r4, r7, r5
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	0018      	movs	r0, r3
 8007b24:	f7ff fe6f 	bl	8007806 <dir_find>
 8007b28:	0003      	movs	r3, r0
 8007b2a:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 8007b2c:	200b      	movs	r0, #11
 8007b2e:	183b      	adds	r3, r7, r0
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	212f      	movs	r1, #47	@ 0x2f
 8007b34:	5c52      	ldrb	r2, [r2, r1]
 8007b36:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 8007b38:	197b      	adds	r3, r7, r5
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00c      	beq.n	8007b5a <follow_path+0xae>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007b40:	197b      	adds	r3, r7, r5
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	2b04      	cmp	r3, #4
 8007b46:	d12c      	bne.n	8007ba2 <follow_path+0xf6>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007b48:	183b      	adds	r3, r7, r0
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	4013      	ands	r3, r2
 8007b50:	d127      	bne.n	8007ba2 <follow_path+0xf6>
 8007b52:	197b      	adds	r3, r7, r5
 8007b54:	2205      	movs	r2, #5
 8007b56:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 8007b58:	e023      	b.n	8007ba2 <follow_path+0xf6>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007b5a:	230b      	movs	r3, #11
 8007b5c:	18fb      	adds	r3, r7, r3
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2204      	movs	r2, #4
 8007b62:	4013      	ands	r3, r2
 8007b64:	d11f      	bne.n	8007ba6 <follow_path+0xfa>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	799b      	ldrb	r3, [r3, #6]
 8007b6a:	001a      	movs	r2, r3
 8007b6c:	2310      	movs	r3, #16
 8007b6e:	4013      	ands	r3, r2
 8007b70:	d104      	bne.n	8007b7c <follow_path+0xd0>
				res = FR_NO_PATH; break;
 8007b72:	2317      	movs	r3, #23
 8007b74:	18fb      	adds	r3, r7, r3
 8007b76:	2205      	movs	r2, #5
 8007b78:	701a      	strb	r2, [r3, #0]
 8007b7a:	e015      	b.n	8007ba8 <follow_path+0xfc>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3334      	adds	r3, #52	@ 0x34
 8007b80:	001a      	movs	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	05db      	lsls	r3, r3, #23
 8007b88:	0ddb      	lsrs	r3, r3, #23
 8007b8a:	18d2      	adds	r2, r2, r3
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	0011      	movs	r1, r2
 8007b90:	0018      	movs	r0, r3
 8007b92:	f7ff fdf9 	bl	8007788 <ld_clust>
 8007b96:	0002      	movs	r2, r0
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007b9c:	e7b1      	b.n	8007b02 <follow_path+0x56>
			if (res != FR_OK) break;
 8007b9e:	46c0      	nop			@ (mov r8, r8)
 8007ba0:	e002      	b.n	8007ba8 <follow_path+0xfc>
				break;
 8007ba2:	46c0      	nop			@ (mov r8, r8)
 8007ba4:	e000      	b.n	8007ba8 <follow_path+0xfc>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007ba6:	46c0      	nop			@ (mov r8, r8)
			}
		}
	}

	return res;
 8007ba8:	2317      	movs	r3, #23
 8007baa:	18fb      	adds	r3, r7, r3
 8007bac:	781b      	ldrb	r3, [r3, #0]
}
 8007bae:	0018      	movs	r0, r3
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	b006      	add	sp, #24
 8007bb4:	bdb0      	pop	{r4, r5, r7, pc}

08007bb6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b086      	sub	sp, #24
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	425b      	negs	r3, r3
 8007bc2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d031      	beq.n	8007c30 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	617b      	str	r3, [r7, #20]
 8007bd2:	e002      	b.n	8007bda <get_ldnumber+0x24>
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	617b      	str	r3, [r7, #20]
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	2b20      	cmp	r3, #32
 8007be0:	d903      	bls.n	8007bea <get_ldnumber+0x34>
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	2b3a      	cmp	r3, #58	@ 0x3a
 8007be8:	d1f4      	bne.n	8007bd4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	781b      	ldrb	r3, [r3, #0]
 8007bee:	2b3a      	cmp	r3, #58	@ 0x3a
 8007bf0:	d11c      	bne.n	8007c2c <get_ldnumber+0x76>
			tp = *path;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	1c5a      	adds	r2, r3, #1
 8007bfc:	60fa      	str	r2, [r7, #12]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	3b30      	subs	r3, #48	@ 0x30
 8007c02:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	2b09      	cmp	r3, #9
 8007c08:	d80e      	bhi.n	8007c28 <get_ldnumber+0x72>
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d10a      	bne.n	8007c28 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d107      	bne.n	8007c28 <get_ldnumber+0x72>
					vol = (int)i;
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	3301      	adds	r3, #1
 8007c20:	617b      	str	r3, [r7, #20]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	e002      	b.n	8007c32 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007c30:	693b      	ldr	r3, [r7, #16]
}
 8007c32:	0018      	movs	r0, r3
 8007c34:	46bd      	mov	sp, r7
 8007c36:	b006      	add	sp, #24
 8007c38:	bd80      	pop	{r7, pc}
	...

08007c3c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	70da      	strb	r2, [r3, #3]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	4252      	negs	r2, r2
 8007c52:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	0011      	movs	r1, r2
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	f7ff f82e 	bl	8006cbc <move_window>
 8007c60:	1e03      	subs	r3, r0, #0
 8007c62:	d001      	beq.n	8007c68 <check_fs+0x2c>
 8007c64:	2304      	movs	r3, #4
 8007c66:	e037      	b.n	8007cd8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	3334      	adds	r3, #52	@ 0x34
 8007c6c:	33ff      	adds	r3, #255	@ 0xff
 8007c6e:	33ff      	adds	r3, #255	@ 0xff
 8007c70:	0018      	movs	r0, r3
 8007c72:	f7fe fd43 	bl	80066fc <ld_word>
 8007c76:	0003      	movs	r3, r0
 8007c78:	001a      	movs	r2, r3
 8007c7a:	4b19      	ldr	r3, [pc, #100]	@ (8007ce0 <check_fs+0xa4>)
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d001      	beq.n	8007c84 <check_fs+0x48>
 8007c80:	2303      	movs	r3, #3
 8007c82:	e029      	b.n	8007cd8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2234      	movs	r2, #52	@ 0x34
 8007c88:	5c9b      	ldrb	r3, [r3, r2]
 8007c8a:	2be9      	cmp	r3, #233	@ 0xe9
 8007c8c:	d009      	beq.n	8007ca2 <check_fs+0x66>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2234      	movs	r2, #52	@ 0x34
 8007c92:	5c9b      	ldrb	r3, [r3, r2]
 8007c94:	2beb      	cmp	r3, #235	@ 0xeb
 8007c96:	d11e      	bne.n	8007cd6 <check_fs+0x9a>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2236      	movs	r2, #54	@ 0x36
 8007c9c:	5c9b      	ldrb	r3, [r3, r2]
 8007c9e:	2b90      	cmp	r3, #144	@ 0x90
 8007ca0:	d119      	bne.n	8007cd6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	3334      	adds	r3, #52	@ 0x34
 8007ca6:	3336      	adds	r3, #54	@ 0x36
 8007ca8:	0018      	movs	r0, r3
 8007caa:	f7fe fd42 	bl	8006732 <ld_dword>
 8007cae:	0003      	movs	r3, r0
 8007cb0:	021b      	lsls	r3, r3, #8
 8007cb2:	0a1b      	lsrs	r3, r3, #8
 8007cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8007ce4 <check_fs+0xa8>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d101      	bne.n	8007cbe <check_fs+0x82>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	e00c      	b.n	8007cd8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	3334      	adds	r3, #52	@ 0x34
 8007cc2:	3352      	adds	r3, #82	@ 0x52
 8007cc4:	0018      	movs	r0, r3
 8007cc6:	f7fe fd34 	bl	8006732 <ld_dword>
 8007cca:	0003      	movs	r3, r0
 8007ccc:	4a06      	ldr	r2, [pc, #24]	@ (8007ce8 <check_fs+0xac>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d101      	bne.n	8007cd6 <check_fs+0x9a>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	e000      	b.n	8007cd8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007cd6:	2302      	movs	r3, #2
}
 8007cd8:	0018      	movs	r0, r3
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	b002      	add	sp, #8
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	0000aa55 	.word	0x0000aa55
 8007ce4:	00544146 	.word	0x00544146
 8007ce8:	33544146 	.word	0x33544146

08007cec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007cec:	b5b0      	push	{r4, r5, r7, lr}
 8007cee:	b096      	sub	sp, #88	@ 0x58
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	1dfb      	adds	r3, r7, #7
 8007cf8:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	0018      	movs	r0, r3
 8007d04:	f7ff ff57 	bl	8007bb6 <get_ldnumber>
 8007d08:	0003      	movs	r3, r0
 8007d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	da01      	bge.n	8007d16 <find_volume+0x2a>
 8007d12:	230b      	movs	r3, #11
 8007d14:	e250      	b.n	80081b8 <find_volume+0x4cc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007d16:	4bb6      	ldr	r3, [pc, #728]	@ (8007ff0 <find_volume+0x304>)
 8007d18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d1a:	0092      	lsls	r2, r2, #2
 8007d1c:	58d3      	ldr	r3, [r2, r3]
 8007d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d101      	bne.n	8007d2a <find_volume+0x3e>
 8007d26:	230c      	movs	r3, #12
 8007d28:	e246      	b.n	80081b8 <find_volume+0x4cc>

	ENTER_FF(fs);						/* Lock the volume */
 8007d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2c:	0018      	movs	r0, r3
 8007d2e:	f7fe fddf 	bl	80068f0 <lock_fs>
 8007d32:	1e03      	subs	r3, r0, #0
 8007d34:	d101      	bne.n	8007d3a <find_volume+0x4e>
 8007d36:	230f      	movs	r3, #15
 8007d38:	e23e      	b.n	80081b8 <find_volume+0x4cc>
	*rfs = fs;							/* Return pointer to the file system object */
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d3e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007d40:	1dfb      	adds	r3, r7, #7
 8007d42:	1dfa      	adds	r2, r7, #7
 8007d44:	7812      	ldrb	r2, [r2, #0]
 8007d46:	2101      	movs	r1, #1
 8007d48:	438a      	bics	r2, r1
 8007d4a:	701a      	strb	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d01b      	beq.n	8007d8c <find_volume+0xa0>
		stat = disk_status(fs->drv);
 8007d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d56:	785b      	ldrb	r3, [r3, #1]
 8007d58:	2537      	movs	r5, #55	@ 0x37
 8007d5a:	197c      	adds	r4, r7, r5
 8007d5c:	0018      	movs	r0, r3
 8007d5e:	f7fe fc03 	bl	8006568 <disk_status>
 8007d62:	0003      	movs	r3, r0
 8007d64:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007d66:	0029      	movs	r1, r5
 8007d68:	187b      	adds	r3, r7, r1
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d10c      	bne.n	8007d8c <find_volume+0xa0>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007d72:	1dfb      	adds	r3, r7, #7
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d006      	beq.n	8007d88 <find_volume+0x9c>
 8007d7a:	187b      	adds	r3, r7, r1
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	2204      	movs	r2, #4
 8007d80:	4013      	ands	r3, r2
 8007d82:	d001      	beq.n	8007d88 <find_volume+0x9c>
				return FR_WRITE_PROTECTED;
 8007d84:	230a      	movs	r3, #10
 8007d86:	e217      	b.n	80081b8 <find_volume+0x4cc>
			}
			return FR_OK;				/* The file system object is valid */
 8007d88:	2300      	movs	r3, #0
 8007d8a:	e215      	b.n	80081b8 <find_volume+0x4cc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d8e:	2200      	movs	r2, #0
 8007d90:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d94:	b2da      	uxtb	r2, r3
 8007d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d98:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d9c:	785b      	ldrb	r3, [r3, #1]
 8007d9e:	2537      	movs	r5, #55	@ 0x37
 8007da0:	197c      	adds	r4, r7, r5
 8007da2:	0018      	movs	r0, r3
 8007da4:	f7fe fc02 	bl	80065ac <disk_initialize>
 8007da8:	0003      	movs	r3, r0
 8007daa:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007dac:	197b      	adds	r3, r7, r5
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	2201      	movs	r2, #1
 8007db2:	4013      	ands	r3, r2
 8007db4:	d001      	beq.n	8007dba <find_volume+0xce>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007db6:	2303      	movs	r3, #3
 8007db8:	e1fe      	b.n	80081b8 <find_volume+0x4cc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007dba:	1dfb      	adds	r3, r7, #7
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d007      	beq.n	8007dd2 <find_volume+0xe6>
 8007dc2:	2337      	movs	r3, #55	@ 0x37
 8007dc4:	18fb      	adds	r3, r7, r3
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	2204      	movs	r2, #4
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d001      	beq.n	8007dd2 <find_volume+0xe6>
		return FR_WRITE_PROTECTED;
 8007dce:	230a      	movs	r3, #10
 8007dd0:	e1f2      	b.n	80081b8 <find_volume+0x4cc>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007dd6:	2557      	movs	r5, #87	@ 0x57
 8007dd8:	197c      	adds	r4, r7, r5
 8007dda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dde:	0011      	movs	r1, r2
 8007de0:	0018      	movs	r0, r3
 8007de2:	f7ff ff2b 	bl	8007c3c <check_fs>
 8007de6:	0003      	movs	r3, r0
 8007de8:	7023      	strb	r3, [r4, #0]
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007dea:	197b      	adds	r3, r7, r5
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d14b      	bne.n	8007e8a <find_volume+0x19e>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007df2:	2300      	movs	r3, #0
 8007df4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007df6:	e01d      	b.n	8007e34 <find_volume+0x148>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfa:	3334      	adds	r3, #52	@ 0x34
 8007dfc:	001a      	movs	r2, r3
 8007dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e00:	011b      	lsls	r3, r3, #4
 8007e02:	33bf      	adds	r3, #191	@ 0xbf
 8007e04:	33ff      	adds	r3, #255	@ 0xff
 8007e06:	18d3      	adds	r3, r2, r3
 8007e08:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	3304      	adds	r3, #4
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d006      	beq.n	8007e22 <find_volume+0x136>
 8007e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e16:	3308      	adds	r3, #8
 8007e18:	0018      	movs	r0, r3
 8007e1a:	f7fe fc8a 	bl	8006732 <ld_dword>
 8007e1e:	0003      	movs	r3, r0
 8007e20:	e000      	b.n	8007e24 <find_volume+0x138>
 8007e22:	2300      	movs	r3, #0
 8007e24:	2214      	movs	r2, #20
 8007e26:	18ba      	adds	r2, r7, r2
 8007e28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e2a:	0089      	lsls	r1, r1, #2
 8007e2c:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e30:	3301      	adds	r3, #1
 8007e32:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e36:	2b03      	cmp	r3, #3
 8007e38:	d9de      	bls.n	8007df8 <find_volume+0x10c>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8007e3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <find_volume+0x15e>
 8007e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e46:	3b01      	subs	r3, #1
 8007e48:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007e4a:	2314      	movs	r3, #20
 8007e4c:	18fb      	adds	r3, r7, r3
 8007e4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e50:	0092      	lsls	r2, r2, #2
 8007e52:	58d3      	ldr	r3, [r2, r3]
 8007e54:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d008      	beq.n	8007e6e <find_volume+0x182>
 8007e5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e60:	0011      	movs	r1, r2
 8007e62:	0018      	movs	r0, r3
 8007e64:	f7ff feea 	bl	8007c3c <check_fs>
 8007e68:	0003      	movs	r3, r0
 8007e6a:	001a      	movs	r2, r3
 8007e6c:	e000      	b.n	8007e70 <find_volume+0x184>
 8007e6e:	2203      	movs	r2, #3
 8007e70:	2157      	movs	r1, #87	@ 0x57
 8007e72:	187b      	adds	r3, r7, r1
 8007e74:	701a      	strb	r2, [r3, #0]
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007e76:	187b      	adds	r3, r7, r1
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d905      	bls.n	8007e8a <find_volume+0x19e>
 8007e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e80:	3301      	adds	r3, #1
 8007e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e86:	2b03      	cmp	r3, #3
 8007e88:	d9df      	bls.n	8007e4a <find_volume+0x15e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007e8a:	2357      	movs	r3, #87	@ 0x57
 8007e8c:	18fb      	adds	r3, r7, r3
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	2b04      	cmp	r3, #4
 8007e92:	d101      	bne.n	8007e98 <find_volume+0x1ac>
 8007e94:	2301      	movs	r3, #1
 8007e96:	e18f      	b.n	80081b8 <find_volume+0x4cc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007e98:	2357      	movs	r3, #87	@ 0x57
 8007e9a:	18fb      	adds	r3, r7, r3
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d901      	bls.n	8007ea6 <find_volume+0x1ba>
 8007ea2:	230d      	movs	r3, #13
 8007ea4:	e188      	b.n	80081b8 <find_volume+0x4cc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea8:	3334      	adds	r3, #52	@ 0x34
 8007eaa:	330b      	adds	r3, #11
 8007eac:	0018      	movs	r0, r3
 8007eae:	f7fe fc25 	bl	80066fc <ld_word>
 8007eb2:	0003      	movs	r3, r0
 8007eb4:	001a      	movs	r2, r3
 8007eb6:	2380      	movs	r3, #128	@ 0x80
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d001      	beq.n	8007ec2 <find_volume+0x1d6>
 8007ebe:	230d      	movs	r3, #13
 8007ec0:	e17a      	b.n	80081b8 <find_volume+0x4cc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec4:	3334      	adds	r3, #52	@ 0x34
 8007ec6:	3316      	adds	r3, #22
 8007ec8:	0018      	movs	r0, r3
 8007eca:	f7fe fc17 	bl	80066fc <ld_word>
 8007ece:	0003      	movs	r3, r0
 8007ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d107      	bne.n	8007ee8 <find_volume+0x1fc>
 8007ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eda:	3334      	adds	r3, #52	@ 0x34
 8007edc:	3324      	adds	r3, #36	@ 0x24
 8007ede:	0018      	movs	r0, r3
 8007ee0:	f7fe fc27 	bl	8006732 <ld_dword>
 8007ee4:	0003      	movs	r3, r0
 8007ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8007ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007eec:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef0:	2244      	movs	r2, #68	@ 0x44
 8007ef2:	5c9a      	ldrb	r2, [r3, r2]
 8007ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007efa:	789b      	ldrb	r3, [r3, #2]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d005      	beq.n	8007f0c <find_volume+0x220>
 8007f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f02:	789b      	ldrb	r3, [r3, #2]
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d001      	beq.n	8007f0c <find_volume+0x220>
 8007f08:	230d      	movs	r3, #13
 8007f0a:	e155      	b.n	80081b8 <find_volume+0x4cc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0e:	789b      	ldrb	r3, [r3, #2]
 8007f10:	001a      	movs	r2, r3
 8007f12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f14:	4353      	muls	r3, r2
 8007f16:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1a:	2241      	movs	r2, #65	@ 0x41
 8007f1c:	5c9b      	ldrb	r3, [r3, r2]
 8007f1e:	001a      	movs	r2, r3
 8007f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f22:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f26:	895b      	ldrh	r3, [r3, #10]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d007      	beq.n	8007f3c <find_volume+0x250>
 8007f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f2e:	895b      	ldrh	r3, [r3, #10]
 8007f30:	001a      	movs	r2, r3
 8007f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f34:	895b      	ldrh	r3, [r3, #10]
 8007f36:	3b01      	subs	r3, #1
 8007f38:	4013      	ands	r3, r2
 8007f3a:	d001      	beq.n	8007f40 <find_volume+0x254>
 8007f3c:	230d      	movs	r3, #13
 8007f3e:	e13b      	b.n	80081b8 <find_volume+0x4cc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f42:	3334      	adds	r3, #52	@ 0x34
 8007f44:	3311      	adds	r3, #17
 8007f46:	0018      	movs	r0, r3
 8007f48:	f7fe fbd8 	bl	80066fc <ld_word>
 8007f4c:	0003      	movs	r3, r0
 8007f4e:	001a      	movs	r2, r3
 8007f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f52:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f56:	891b      	ldrh	r3, [r3, #8]
 8007f58:	220f      	movs	r2, #15
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <find_volume+0x27a>
 8007f62:	230d      	movs	r3, #13
 8007f64:	e128      	b.n	80081b8 <find_volume+0x4cc>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f68:	3334      	adds	r3, #52	@ 0x34
 8007f6a:	3313      	adds	r3, #19
 8007f6c:	0018      	movs	r0, r3
 8007f6e:	f7fe fbc5 	bl	80066fc <ld_word>
 8007f72:	0003      	movs	r3, r0
 8007f74:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007f76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d107      	bne.n	8007f8c <find_volume+0x2a0>
 8007f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f7e:	3334      	adds	r3, #52	@ 0x34
 8007f80:	3320      	adds	r3, #32
 8007f82:	0018      	movs	r0, r3
 8007f84:	f7fe fbd5 	bl	8006732 <ld_dword>
 8007f88:	0003      	movs	r3, r0
 8007f8a:	64bb      	str	r3, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f8e:	3334      	adds	r3, #52	@ 0x34
 8007f90:	330e      	adds	r3, #14
 8007f92:	252e      	movs	r5, #46	@ 0x2e
 8007f94:	197c      	adds	r4, r7, r5
 8007f96:	0018      	movs	r0, r3
 8007f98:	f7fe fbb0 	bl	80066fc <ld_word>
 8007f9c:	0003      	movs	r3, r0
 8007f9e:	8023      	strh	r3, [r4, #0]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007fa0:	197b      	adds	r3, r7, r5
 8007fa2:	881b      	ldrh	r3, [r3, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d101      	bne.n	8007fac <find_volume+0x2c0>
 8007fa8:	230d      	movs	r3, #13
 8007faa:	e105      	b.n	80081b8 <find_volume+0x4cc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007fac:	232e      	movs	r3, #46	@ 0x2e
 8007fae:	18fb      	adds	r3, r7, r3
 8007fb0:	881a      	ldrh	r2, [r3, #0]
 8007fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fb4:	18d3      	adds	r3, r2, r3
 8007fb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007fb8:	8912      	ldrh	r2, [r2, #8]
 8007fba:	0912      	lsrs	r2, r2, #4
 8007fbc:	b292      	uxth	r2, r2
 8007fbe:	189b      	adds	r3, r3, r2
 8007fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007fc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d201      	bcs.n	8007fce <find_volume+0x2e2>
 8007fca:	230d      	movs	r3, #13
 8007fcc:	e0f4      	b.n	80081b8 <find_volume+0x4cc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007fce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd2:	1ad2      	subs	r2, r2, r3
 8007fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fd6:	895b      	ldrh	r3, [r3, #10]
 8007fd8:	0019      	movs	r1, r3
 8007fda:	0010      	movs	r0, r2
 8007fdc:	f7f8 f89e 	bl	800011c <__udivsi3>
 8007fe0:	0003      	movs	r3, r0
 8007fe2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d104      	bne.n	8007ff4 <find_volume+0x308>
 8007fea:	230d      	movs	r3, #13
 8007fec:	e0e4      	b.n	80081b8 <find_volume+0x4cc>
 8007fee:	46c0      	nop			@ (mov r8, r8)
 8007ff0:	20000b24 	.word	0x20000b24
		fmt = FS_FAT32;
 8007ff4:	2157      	movs	r1, #87	@ 0x57
 8007ff6:	187b      	adds	r3, r7, r1
 8007ff8:	2203      	movs	r2, #3
 8007ffa:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	4a70      	ldr	r2, [pc, #448]	@ (80081c0 <find_volume+0x4d4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d802      	bhi.n	800800a <find_volume+0x31e>
 8008004:	187b      	adds	r3, r7, r1
 8008006:	2202      	movs	r2, #2
 8008008:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	4a6d      	ldr	r2, [pc, #436]	@ (80081c4 <find_volume+0x4d8>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d803      	bhi.n	800801a <find_volume+0x32e>
 8008012:	2357      	movs	r3, #87	@ 0x57
 8008014:	18fb      	adds	r3, r7, r3
 8008016:	2201      	movs	r2, #1
 8008018:	701a      	strb	r2, [r3, #0]

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	1c9a      	adds	r2, r3, #2
 800801e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008020:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008024:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008026:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008028:	232e      	movs	r3, #46	@ 0x2e
 800802a:	18fb      	adds	r3, r7, r3
 800802c:	881a      	ldrh	r2, [r3, #0]
 800802e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008030:	18d2      	adds	r2, r2, r3
 8008032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008034:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008036:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803a:	18d2      	adds	r2, r2, r3
 800803c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803e:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8008040:	2357      	movs	r3, #87	@ 0x57
 8008042:	18fb      	adds	r3, r7, r3
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	2b03      	cmp	r3, #3
 8008048:	d11d      	bne.n	8008086 <find_volume+0x39a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800804a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800804c:	3334      	adds	r3, #52	@ 0x34
 800804e:	332a      	adds	r3, #42	@ 0x2a
 8008050:	0018      	movs	r0, r3
 8008052:	f7fe fb53 	bl	80066fc <ld_word>
 8008056:	1e03      	subs	r3, r0, #0
 8008058:	d001      	beq.n	800805e <find_volume+0x372>
 800805a:	230d      	movs	r3, #13
 800805c:	e0ac      	b.n	80081b8 <find_volume+0x4cc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800805e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008060:	891b      	ldrh	r3, [r3, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <find_volume+0x37e>
 8008066:	230d      	movs	r3, #13
 8008068:	e0a6      	b.n	80081b8 <find_volume+0x4cc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800806a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806c:	3334      	adds	r3, #52	@ 0x34
 800806e:	332c      	adds	r3, #44	@ 0x2c
 8008070:	0018      	movs	r0, r3
 8008072:	f7fe fb5e 	bl	8006732 <ld_dword>
 8008076:	0002      	movs	r2, r0
 8008078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800807a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800807c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800807e:	699b      	ldr	r3, [r3, #24]
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	647b      	str	r3, [r7, #68]	@ 0x44
 8008084:	e020      	b.n	80080c8 <find_volume+0x3dc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008088:	891b      	ldrh	r3, [r3, #8]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <find_volume+0x3a6>
 800808e:	230d      	movs	r3, #13
 8008090:	e092      	b.n	80081b8 <find_volume+0x4cc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008098:	18d2      	adds	r2, r2, r3
 800809a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800809e:	2357      	movs	r3, #87	@ 0x57
 80080a0:	18fb      	adds	r3, r7, r3
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d103      	bne.n	80080b0 <find_volume+0x3c4>
 80080a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	005b      	lsls	r3, r3, #1
 80080ae:	e00a      	b.n	80080c6 <find_volume+0x3da>
 80080b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b2:	699a      	ldr	r2, [r3, #24]
 80080b4:	0013      	movs	r3, r2
 80080b6:	005b      	lsls	r3, r3, #1
 80080b8:	189b      	adds	r3, r3, r2
 80080ba:	085a      	lsrs	r2, r3, #1
 80080bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	2101      	movs	r1, #1
 80080c2:	400b      	ands	r3, r1
 80080c4:	18d3      	adds	r3, r2, r3
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80080c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80080c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ca:	69da      	ldr	r2, [r3, #28]
 80080cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080ce:	493e      	ldr	r1, [pc, #248]	@ (80081c8 <find_volume+0x4dc>)
 80080d0:	468c      	mov	ip, r1
 80080d2:	4463      	add	r3, ip
 80080d4:	0a5b      	lsrs	r3, r3, #9
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d201      	bcs.n	80080de <find_volume+0x3f2>
 80080da:	230d      	movs	r3, #13
 80080dc:	e06c      	b.n	80081b8 <find_volume+0x4cc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80080de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e0:	2201      	movs	r2, #1
 80080e2:	4252      	negs	r2, r2
 80080e4:	615a      	str	r2, [r3, #20]
 80080e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e8:	695a      	ldr	r2, [r3, #20]
 80080ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ec:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80080ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f0:	2280      	movs	r2, #128	@ 0x80
 80080f2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80080f4:	2357      	movs	r3, #87	@ 0x57
 80080f6:	18fb      	adds	r3, r7, r3
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2b03      	cmp	r3, #3
 80080fc:	d148      	bne.n	8008190 <find_volume+0x4a4>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80080fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008100:	3334      	adds	r3, #52	@ 0x34
 8008102:	3330      	adds	r3, #48	@ 0x30
 8008104:	0018      	movs	r0, r3
 8008106:	f7fe faf9 	bl	80066fc <ld_word>
 800810a:	0003      	movs	r3, r0
 800810c:	2b01      	cmp	r3, #1
 800810e:	d13f      	bne.n	8008190 <find_volume+0x4a4>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008116:	0011      	movs	r1, r2
 8008118:	0018      	movs	r0, r3
 800811a:	f7fe fdcf 	bl	8006cbc <move_window>
 800811e:	1e03      	subs	r3, r0, #0
 8008120:	d136      	bne.n	8008190 <find_volume+0x4a4>
		{
			fs->fsi_flag = 0;
 8008122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008124:	2200      	movs	r2, #0
 8008126:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800812a:	3334      	adds	r3, #52	@ 0x34
 800812c:	33ff      	adds	r3, #255	@ 0xff
 800812e:	33ff      	adds	r3, #255	@ 0xff
 8008130:	0018      	movs	r0, r3
 8008132:	f7fe fae3 	bl	80066fc <ld_word>
 8008136:	0003      	movs	r3, r0
 8008138:	001a      	movs	r2, r3
 800813a:	4b24      	ldr	r3, [pc, #144]	@ (80081cc <find_volume+0x4e0>)
 800813c:	429a      	cmp	r2, r3
 800813e:	d127      	bne.n	8008190 <find_volume+0x4a4>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008142:	3334      	adds	r3, #52	@ 0x34
 8008144:	0018      	movs	r0, r3
 8008146:	f7fe faf4 	bl	8006732 <ld_dword>
 800814a:	0003      	movs	r3, r0
 800814c:	4a20      	ldr	r2, [pc, #128]	@ (80081d0 <find_volume+0x4e4>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d11e      	bne.n	8008190 <find_volume+0x4a4>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008154:	3334      	adds	r3, #52	@ 0x34
 8008156:	33e5      	adds	r3, #229	@ 0xe5
 8008158:	33ff      	adds	r3, #255	@ 0xff
 800815a:	0018      	movs	r0, r3
 800815c:	f7fe fae9 	bl	8006732 <ld_dword>
 8008160:	0003      	movs	r3, r0
 8008162:	4a1c      	ldr	r2, [pc, #112]	@ (80081d4 <find_volume+0x4e8>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d113      	bne.n	8008190 <find_volume+0x4a4>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816a:	3334      	adds	r3, #52	@ 0x34
 800816c:	33e9      	adds	r3, #233	@ 0xe9
 800816e:	33ff      	adds	r3, #255	@ 0xff
 8008170:	0018      	movs	r0, r3
 8008172:	f7fe fade 	bl	8006732 <ld_dword>
 8008176:	0002      	movs	r2, r0
 8008178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800817c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817e:	3334      	adds	r3, #52	@ 0x34
 8008180:	33ed      	adds	r3, #237	@ 0xed
 8008182:	33ff      	adds	r3, #255	@ 0xff
 8008184:	0018      	movs	r0, r3
 8008186:	f7fe fad4 	bl	8006732 <ld_dword>
 800818a:	0002      	movs	r2, r0
 800818c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008192:	2257      	movs	r2, #87	@ 0x57
 8008194:	18ba      	adds	r2, r7, r2
 8008196:	7812      	ldrb	r2, [r2, #0]
 8008198:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800819a:	4b0f      	ldr	r3, [pc, #60]	@ (80081d8 <find_volume+0x4ec>)
 800819c:	881b      	ldrh	r3, [r3, #0]
 800819e:	3301      	adds	r3, #1
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	4b0d      	ldr	r3, [pc, #52]	@ (80081d8 <find_volume+0x4ec>)
 80081a4:	801a      	strh	r2, [r3, #0]
 80081a6:	4b0c      	ldr	r3, [pc, #48]	@ (80081d8 <find_volume+0x4ec>)
 80081a8:	881a      	ldrh	r2, [r3, #0]
 80081aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ac:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80081ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b0:	0018      	movs	r0, r3
 80081b2:	f7fe fd1b 	bl	8006bec <clear_lock>
#endif
	return FR_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	0018      	movs	r0, r3
 80081ba:	46bd      	mov	sp, r7
 80081bc:	b016      	add	sp, #88	@ 0x58
 80081be:	bdb0      	pop	{r4, r5, r7, pc}
 80081c0:	0000fff5 	.word	0x0000fff5
 80081c4:	00000ff5 	.word	0x00000ff5
 80081c8:	000001ff 	.word	0x000001ff
 80081cc:	0000aa55 	.word	0x0000aa55
 80081d0:	41615252 	.word	0x41615252
 80081d4:	61417272 	.word	0x61417272
 80081d8:	20000b28 	.word	0x20000b28

080081dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80081dc:	b590      	push	{r4, r7, lr}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80081e6:	240f      	movs	r4, #15
 80081e8:	193b      	adds	r3, r7, r4
 80081ea:	2209      	movs	r2, #9
 80081ec:	701a      	strb	r2, [r3, #0]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d030      	beq.n	8008256 <validate+0x7a>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d02c      	beq.n	8008256 <validate+0x7a>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d027      	beq.n	8008256 <validate+0x7a>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	889a      	ldrh	r2, [r3, #4]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	88db      	ldrh	r3, [r3, #6]
 8008210:	429a      	cmp	r2, r3
 8008212:	d120      	bne.n	8008256 <validate+0x7a>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	0018      	movs	r0, r3
 800821a:	f7fe fb69 	bl	80068f0 <lock_fs>
 800821e:	1e03      	subs	r3, r0, #0
 8008220:	d015      	beq.n	800824e <validate+0x72>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	785b      	ldrb	r3, [r3, #1]
 8008228:	0018      	movs	r0, r3
 800822a:	f7fe f99d 	bl	8006568 <disk_status>
 800822e:	0003      	movs	r3, r0
 8008230:	001a      	movs	r2, r3
 8008232:	2301      	movs	r3, #1
 8008234:	4013      	ands	r3, r2
 8008236:	d103      	bne.n	8008240 <validate+0x64>
				res = FR_OK;
 8008238:	193b      	adds	r3, r7, r4
 800823a:	2200      	movs	r2, #0
 800823c:	701a      	strb	r2, [r3, #0]
 800823e:	e00a      	b.n	8008256 <validate+0x7a>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2100      	movs	r1, #0
 8008246:	0018      	movs	r0, r3
 8008248:	f7fe fb67 	bl	800691a <unlock_fs>
 800824c:	e003      	b.n	8008256 <validate+0x7a>
			}
		} else {
			res = FR_TIMEOUT;
 800824e:	230f      	movs	r3, #15
 8008250:	18fb      	adds	r3, r7, r3
 8008252:	220f      	movs	r2, #15
 8008254:	701a      	strb	r2, [r3, #0]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008256:	230f      	movs	r3, #15
 8008258:	18fb      	adds	r3, r7, r3
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d102      	bne.n	8008266 <validate+0x8a>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	e000      	b.n	8008268 <validate+0x8c>
 8008266:	2200      	movs	r2, #0
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	601a      	str	r2, [r3, #0]
	return res;
 800826c:	230f      	movs	r3, #15
 800826e:	18fb      	adds	r3, r7, r3
 8008270:	781b      	ldrb	r3, [r3, #0]
}
 8008272:	0018      	movs	r0, r3
 8008274:	46bd      	mov	sp, r7
 8008276:	b005      	add	sp, #20
 8008278:	bd90      	pop	{r4, r7, pc}
	...

0800827c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800827c:	b5b0      	push	{r4, r5, r7, lr}
 800827e:	b088      	sub	sp, #32
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	1dfb      	adds	r3, r7, #7
 8008288:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800828e:	2310      	movs	r3, #16
 8008290:	18fb      	adds	r3, r7, r3
 8008292:	0018      	movs	r0, r3
 8008294:	f7ff fc8f 	bl	8007bb6 <get_ldnumber>
 8008298:	0003      	movs	r3, r0
 800829a:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	da01      	bge.n	80082a6 <f_mount+0x2a>
 80082a2:	230b      	movs	r3, #11
 80082a4:	e04c      	b.n	8008340 <f_mount+0xc4>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80082a6:	4b28      	ldr	r3, [pc, #160]	@ (8008348 <f_mount+0xcc>)
 80082a8:	69fa      	ldr	r2, [r7, #28]
 80082aa:	0092      	lsls	r2, r2, #2
 80082ac:	58d3      	ldr	r3, [r2, r3]
 80082ae:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00f      	beq.n	80082d6 <f_mount+0x5a>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	0018      	movs	r0, r3
 80082ba:	f7fe fc97 	bl	8006bec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	0018      	movs	r0, r3
 80082c4:	f000 fe02 	bl	8008ecc <ff_del_syncobj>
 80082c8:	1e03      	subs	r3, r0, #0
 80082ca:	d101      	bne.n	80082d0 <f_mount+0x54>
 80082cc:	2302      	movs	r3, #2
 80082ce:	e037      	b.n	8008340 <f_mount+0xc4>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	2200      	movs	r2, #0
 80082d4:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00e      	beq.n	80082fa <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	330c      	adds	r3, #12
 80082ea:	0019      	movs	r1, r3
 80082ec:	0010      	movs	r0, r2
 80082ee:	f000 fdd3 	bl	8008e98 <ff_cre_syncobj>
 80082f2:	1e03      	subs	r3, r0, #0
 80082f4:	d101      	bne.n	80082fa <f_mount+0x7e>
 80082f6:	2302      	movs	r3, #2
 80082f8:	e022      	b.n	8008340 <f_mount+0xc4>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	4b12      	ldr	r3, [pc, #72]	@ (8008348 <f_mount+0xcc>)
 80082fe:	69fa      	ldr	r2, [r7, #28]
 8008300:	0092      	lsls	r2, r2, #2
 8008302:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <f_mount+0x96>
 800830a:	1dfb      	adds	r3, r7, #7
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	2b01      	cmp	r3, #1
 8008310:	d001      	beq.n	8008316 <f_mount+0x9a>
 8008312:	2300      	movs	r3, #0
 8008314:	e014      	b.n	8008340 <f_mount+0xc4>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008316:	2517      	movs	r5, #23
 8008318:	197c      	adds	r4, r7, r5
 800831a:	230c      	movs	r3, #12
 800831c:	18f9      	adds	r1, r7, r3
 800831e:	2308      	movs	r3, #8
 8008320:	18fb      	adds	r3, r7, r3
 8008322:	2200      	movs	r2, #0
 8008324:	0018      	movs	r0, r3
 8008326:	f7ff fce1 	bl	8007cec <find_volume>
 800832a:	0003      	movs	r3, r0
 800832c:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	197b      	adds	r3, r7, r5
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	0019      	movs	r1, r3
 8008336:	0010      	movs	r0, r2
 8008338:	f7fe faef 	bl	800691a <unlock_fs>
 800833c:	197b      	adds	r3, r7, r5
 800833e:	781b      	ldrb	r3, [r3, #0]
}
 8008340:	0018      	movs	r0, r3
 8008342:	46bd      	mov	sp, r7
 8008344:	b008      	add	sp, #32
 8008346:	bdb0      	pop	{r4, r5, r7, pc}
 8008348:	20000b24 	.word	0x20000b24

0800834c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800834c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834e:	b099      	sub	sp, #100	@ 0x64
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	1dfb      	adds	r3, r7, #7
 8008358:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <f_open+0x18>
 8008360:	2309      	movs	r3, #9
 8008362:	e1ea      	b.n	800873a <f_open+0x3ee>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008364:	1dfb      	adds	r3, r7, #7
 8008366:	1dfa      	adds	r2, r7, #7
 8008368:	7812      	ldrb	r2, [r2, #0]
 800836a:	213f      	movs	r1, #63	@ 0x3f
 800836c:	400a      	ands	r2, r1
 800836e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8008370:	255f      	movs	r5, #95	@ 0x5f
 8008372:	197c      	adds	r4, r7, r5
 8008374:	1dfb      	adds	r3, r7, #7
 8008376:	781a      	ldrb	r2, [r3, #0]
 8008378:	2310      	movs	r3, #16
 800837a:	18f9      	adds	r1, r7, r3
 800837c:	2308      	movs	r3, #8
 800837e:	18fb      	adds	r3, r7, r3
 8008380:	0018      	movs	r0, r3
 8008382:	f7ff fcb3 	bl	8007cec <find_volume>
 8008386:	0003      	movs	r3, r0
 8008388:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800838a:	197b      	adds	r3, r7, r5
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d000      	beq.n	8008394 <f_open+0x48>
 8008392:	e1c0      	b.n	8008716 <f_open+0x3ca>
		dj.obj.fs = fs;
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	2614      	movs	r6, #20
 8008398:	19bb      	adds	r3, r7, r6
 800839a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800839c:	68ba      	ldr	r2, [r7, #8]
 800839e:	197c      	adds	r4, r7, r5
 80083a0:	19bb      	adds	r3, r7, r6
 80083a2:	0011      	movs	r1, r2
 80083a4:	0018      	movs	r0, r3
 80083a6:	f7ff fb81 	bl	8007aac <follow_path>
 80083aa:	0003      	movs	r3, r0
 80083ac:	7023      	strb	r3, [r4, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80083ae:	0029      	movs	r1, r5
 80083b0:	197b      	adds	r3, r7, r5
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d11b      	bne.n	80083f0 <f_open+0xa4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80083b8:	19bb      	adds	r3, r7, r6
 80083ba:	222f      	movs	r2, #47	@ 0x2f
 80083bc:	5c9b      	ldrb	r3, [r3, r2]
 80083be:	b25b      	sxtb	r3, r3
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	da03      	bge.n	80083cc <f_open+0x80>
				res = FR_INVALID_NAME;
 80083c4:	187b      	adds	r3, r7, r1
 80083c6:	2206      	movs	r2, #6
 80083c8:	701a      	strb	r2, [r3, #0]
 80083ca:	e011      	b.n	80083f0 <f_open+0xa4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80083cc:	1dfb      	adds	r3, r7, #7
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	2201      	movs	r2, #1
 80083d2:	429a      	cmp	r2, r3
 80083d4:	419b      	sbcs	r3, r3
 80083d6:	425b      	negs	r3, r3
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	001a      	movs	r2, r3
 80083dc:	235f      	movs	r3, #95	@ 0x5f
 80083de:	18fc      	adds	r4, r7, r3
 80083e0:	2314      	movs	r3, #20
 80083e2:	18fb      	adds	r3, r7, r3
 80083e4:	0011      	movs	r1, r2
 80083e6:	0018      	movs	r0, r3
 80083e8:	f7fe fab6 	bl	8006958 <chk_lock>
 80083ec:	0003      	movs	r3, r0
 80083ee:	7023      	strb	r3, [r4, #0]
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80083f0:	1dfb      	adds	r3, r7, #7
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	221c      	movs	r2, #28
 80083f6:	4013      	ands	r3, r2
 80083f8:	d100      	bne.n	80083fc <f_open+0xb0>
 80083fa:	e096      	b.n	800852a <f_open+0x1de>
			if (res != FR_OK) {					/* No file, create new */
 80083fc:	225f      	movs	r2, #95	@ 0x5f
 80083fe:	18bb      	adds	r3, r7, r2
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d01a      	beq.n	800843c <f_open+0xf0>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008406:	18bb      	adds	r3, r7, r2
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b04      	cmp	r3, #4
 800840c:	d10f      	bne.n	800842e <f_open+0xe2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800840e:	f7fe fafb 	bl	8006a08 <enq_lock>
 8008412:	1e03      	subs	r3, r0, #0
 8008414:	d007      	beq.n	8008426 <f_open+0xda>
 8008416:	2314      	movs	r3, #20
 8008418:	18fb      	adds	r3, r7, r3
 800841a:	0018      	movs	r0, r3
 800841c:	f7ff fa5b 	bl	80078d6 <dir_register>
 8008420:	0003      	movs	r3, r0
 8008422:	001a      	movs	r2, r3
 8008424:	e000      	b.n	8008428 <f_open+0xdc>
 8008426:	2212      	movs	r2, #18
 8008428:	235f      	movs	r3, #95	@ 0x5f
 800842a:	18fb      	adds	r3, r7, r3
 800842c:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800842e:	1dfb      	adds	r3, r7, #7
 8008430:	1dfa      	adds	r2, r7, #7
 8008432:	7812      	ldrb	r2, [r2, #0]
 8008434:	2108      	movs	r1, #8
 8008436:	430a      	orrs	r2, r1
 8008438:	701a      	strb	r2, [r3, #0]
 800843a:	e014      	b.n	8008466 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800843c:	2314      	movs	r3, #20
 800843e:	18fb      	adds	r3, r7, r3
 8008440:	799b      	ldrb	r3, [r3, #6]
 8008442:	001a      	movs	r2, r3
 8008444:	2311      	movs	r3, #17
 8008446:	4013      	ands	r3, r2
 8008448:	d004      	beq.n	8008454 <f_open+0x108>
					res = FR_DENIED;
 800844a:	235f      	movs	r3, #95	@ 0x5f
 800844c:	18fb      	adds	r3, r7, r3
 800844e:	2207      	movs	r2, #7
 8008450:	701a      	strb	r2, [r3, #0]
 8008452:	e008      	b.n	8008466 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008454:	1dfb      	adds	r3, r7, #7
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	2204      	movs	r2, #4
 800845a:	4013      	ands	r3, r2
 800845c:	d003      	beq.n	8008466 <f_open+0x11a>
 800845e:	235f      	movs	r3, #95	@ 0x5f
 8008460:	18fb      	adds	r3, r7, r3
 8008462:	2208      	movs	r2, #8
 8008464:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008466:	245f      	movs	r4, #95	@ 0x5f
 8008468:	193b      	adds	r3, r7, r4
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d000      	beq.n	8008472 <f_open+0x126>
 8008470:	e07b      	b.n	800856a <f_open+0x21e>
 8008472:	1dfb      	adds	r3, r7, #7
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	2208      	movs	r2, #8
 8008478:	4013      	ands	r3, r2
 800847a:	d100      	bne.n	800847e <f_open+0x132>
 800847c:	e075      	b.n	800856a <f_open+0x21e>
				dw = GET_FATTIME();
 800847e:	f7fd fa97 	bl	80059b0 <get_fattime>
 8008482:	0003      	movs	r3, r0
 8008484:	653b      	str	r3, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008486:	2514      	movs	r5, #20
 8008488:	197b      	adds	r3, r7, r5
 800848a:	6a1b      	ldr	r3, [r3, #32]
 800848c:	330e      	adds	r3, #14
 800848e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008490:	0011      	movs	r1, r2
 8008492:	0018      	movs	r0, r3
 8008494:	f7fe f98c 	bl	80067b0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008498:	197b      	adds	r3, r7, r5
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	3316      	adds	r3, #22
 800849e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80084a0:	0011      	movs	r1, r2
 80084a2:	0018      	movs	r0, r3
 80084a4:	f7fe f984 	bl	80067b0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80084a8:	197b      	adds	r3, r7, r5
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	330b      	adds	r3, #11
 80084ae:	2220      	movs	r2, #32
 80084b0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	197b      	adds	r3, r7, r5
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	0019      	movs	r1, r3
 80084ba:	0010      	movs	r0, r2
 80084bc:	f7ff f964 	bl	8007788 <ld_clust>
 80084c0:	0003      	movs	r3, r0
 80084c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80084c4:	6938      	ldr	r0, [r7, #16]
 80084c6:	197b      	adds	r3, r7, r5
 80084c8:	6a1b      	ldr	r3, [r3, #32]
 80084ca:	2200      	movs	r2, #0
 80084cc:	0019      	movs	r1, r3
 80084ce:	f7ff f97a 	bl	80077c6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80084d2:	197b      	adds	r3, r7, r5
 80084d4:	6a1b      	ldr	r3, [r3, #32]
 80084d6:	331c      	adds	r3, #28
 80084d8:	2100      	movs	r1, #0
 80084da:	0018      	movs	r0, r3
 80084dc:	f7fe f968 	bl	80067b0 <st_dword>
					fs->wflag = 1;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	2201      	movs	r2, #1
 80084e4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80084e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d03e      	beq.n	800856a <f_open+0x21e>
						dw = fs->winsect;
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80084f2:	0026      	movs	r6, r4
 80084f4:	193c      	adds	r4, r7, r4
 80084f6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80084f8:	197b      	adds	r3, r7, r5
 80084fa:	2200      	movs	r2, #0
 80084fc:	0018      	movs	r0, r3
 80084fe:	f7fe fe56 	bl	80071ae <remove_chain>
 8008502:	0003      	movs	r3, r0
 8008504:	7023      	strb	r3, [r4, #0]
						if (res == FR_OK) {
 8008506:	19bb      	adds	r3, r7, r6
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d12d      	bne.n	800856a <f_open+0x21e>
							res = move_window(fs, dw);
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	19bc      	adds	r4, r7, r6
 8008512:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008514:	0011      	movs	r1, r2
 8008516:	0018      	movs	r0, r3
 8008518:	f7fe fbd0 	bl	8006cbc <move_window>
 800851c:	0003      	movs	r3, r0
 800851e:	7023      	strb	r3, [r4, #0]
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008524:	3a01      	subs	r2, #1
 8008526:	611a      	str	r2, [r3, #16]
 8008528:	e01f      	b.n	800856a <f_open+0x21e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800852a:	215f      	movs	r1, #95	@ 0x5f
 800852c:	187b      	adds	r3, r7, r1
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d11a      	bne.n	800856a <f_open+0x21e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008534:	2314      	movs	r3, #20
 8008536:	18fb      	adds	r3, r7, r3
 8008538:	799b      	ldrb	r3, [r3, #6]
 800853a:	001a      	movs	r2, r3
 800853c:	2310      	movs	r3, #16
 800853e:	4013      	ands	r3, r2
 8008540:	d003      	beq.n	800854a <f_open+0x1fe>
					res = FR_NO_FILE;
 8008542:	187b      	adds	r3, r7, r1
 8008544:	2204      	movs	r2, #4
 8008546:	701a      	strb	r2, [r3, #0]
 8008548:	e00f      	b.n	800856a <f_open+0x21e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800854a:	1dfb      	adds	r3, r7, #7
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	2202      	movs	r2, #2
 8008550:	4013      	ands	r3, r2
 8008552:	d00a      	beq.n	800856a <f_open+0x21e>
 8008554:	2314      	movs	r3, #20
 8008556:	18fb      	adds	r3, r7, r3
 8008558:	799b      	ldrb	r3, [r3, #6]
 800855a:	001a      	movs	r2, r3
 800855c:	2301      	movs	r3, #1
 800855e:	4013      	ands	r3, r2
 8008560:	d003      	beq.n	800856a <f_open+0x21e>
						res = FR_DENIED;
 8008562:	235f      	movs	r3, #95	@ 0x5f
 8008564:	18fb      	adds	r3, r7, r3
 8008566:	2207      	movs	r2, #7
 8008568:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if (res == FR_OK) {
 800856a:	235f      	movs	r3, #95	@ 0x5f
 800856c:	18fb      	adds	r3, r7, r3
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d12b      	bne.n	80085cc <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008574:	1dfb      	adds	r3, r7, #7
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2208      	movs	r2, #8
 800857a:	4013      	ands	r3, r2
 800857c:	d005      	beq.n	800858a <f_open+0x23e>
				mode |= FA_MODIFIED;
 800857e:	1dfb      	adds	r3, r7, #7
 8008580:	1dfa      	adds	r2, r7, #7
 8008582:	7812      	ldrb	r2, [r2, #0]
 8008584:	2140      	movs	r1, #64	@ 0x40
 8008586:	430a      	orrs	r2, r1
 8008588:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8008592:	2114      	movs	r1, #20
 8008594:	187b      	adds	r3, r7, r1
 8008596:	6a1a      	ldr	r2, [r3, #32]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800859c:	1dfb      	adds	r3, r7, #7
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	2201      	movs	r2, #1
 80085a2:	429a      	cmp	r2, r3
 80085a4:	419b      	sbcs	r3, r3
 80085a6:	425b      	negs	r3, r3
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	001a      	movs	r2, r3
 80085ac:	187b      	adds	r3, r7, r1
 80085ae:	0011      	movs	r1, r2
 80085b0:	0018      	movs	r0, r3
 80085b2:	f7fe fa47 	bl	8006a44 <inc_lock>
 80085b6:	0002      	movs	r2, r0
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d103      	bne.n	80085cc <f_open+0x280>
 80085c4:	235f      	movs	r3, #95	@ 0x5f
 80085c6:	18fb      	adds	r3, r7, r3
 80085c8:	2202      	movs	r2, #2
 80085ca:	701a      	strb	r2, [r3, #0]
				}
			}
		}
#endif

		if (res == FR_OK) {
 80085cc:	235f      	movs	r3, #95	@ 0x5f
 80085ce:	18fb      	adds	r3, r7, r3
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d000      	beq.n	80085d8 <f_open+0x28c>
 80085d6:	e09e      	b.n	8008716 <f_open+0x3ca>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	2414      	movs	r4, #20
 80085dc:	193b      	adds	r3, r7, r4
 80085de:	6a1b      	ldr	r3, [r3, #32]
 80085e0:	0019      	movs	r1, r3
 80085e2:	0010      	movs	r0, r2
 80085e4:	f7ff f8d0 	bl	8007788 <ld_clust>
 80085e8:	0002      	movs	r2, r0
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80085ee:	193b      	adds	r3, r7, r4
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	331c      	adds	r3, #28
 80085f4:	0018      	movs	r0, r3
 80085f6:	f7fe f89c 	bl	8006732 <ld_dword>
 80085fa:	0002      	movs	r2, r0
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008606:	693a      	ldr	r2, [r7, #16]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	88da      	ldrh	r2, [r3, #6]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	1dfa      	adds	r2, r7, #7
 8008618:	7812      	ldrb	r2, [r2, #0]
 800861a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	3330      	adds	r3, #48	@ 0x30
 8008632:	2280      	movs	r2, #128	@ 0x80
 8008634:	0092      	lsls	r2, r2, #2
 8008636:	2100      	movs	r1, #0
 8008638:	0018      	movs	r0, r3
 800863a:	f7fe f902 	bl	8006842 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800863e:	1dfb      	adds	r3, r7, #7
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2220      	movs	r2, #32
 8008644:	4013      	ands	r3, r2
 8008646:	d066      	beq.n	8008716 <f_open+0x3ca>
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d062      	beq.n	8008716 <f_open+0x3ca>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	68da      	ldr	r2, [r3, #12]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	895b      	ldrh	r3, [r3, #10]
 800865c:	025b      	lsls	r3, r3, #9
 800865e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	657b      	str	r3, [r7, #84]	@ 0x54
 800866c:	e019      	b.n	80086a2 <f_open+0x356>
					clst = get_fat(&fp->obj, clst);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008672:	0011      	movs	r1, r2
 8008674:	0018      	movs	r0, r3
 8008676:	f7fe fbef 	bl	8006e58 <get_fat>
 800867a:	0003      	movs	r3, r0
 800867c:	65bb      	str	r3, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800867e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008680:	2b01      	cmp	r3, #1
 8008682:	d803      	bhi.n	800868c <f_open+0x340>
 8008684:	235f      	movs	r3, #95	@ 0x5f
 8008686:	18fb      	adds	r3, r7, r3
 8008688:	2202      	movs	r2, #2
 800868a:	701a      	strb	r2, [r3, #0]
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800868c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800868e:	3301      	adds	r3, #1
 8008690:	d103      	bne.n	800869a <f_open+0x34e>
 8008692:	235f      	movs	r3, #95	@ 0x5f
 8008694:	18fb      	adds	r3, r7, r3
 8008696:	2201      	movs	r2, #1
 8008698:	701a      	strb	r2, [r3, #0]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800869a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800869c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80086a2:	235f      	movs	r3, #95	@ 0x5f
 80086a4:	18fb      	adds	r3, r7, r3
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d103      	bne.n	80086b4 <f_open+0x368>
 80086ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d8dc      	bhi.n	800866e <f_open+0x322>
				}
				fp->clust = clst;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086b8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80086ba:	245f      	movs	r4, #95	@ 0x5f
 80086bc:	193b      	adds	r3, r7, r4
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d128      	bne.n	8008716 <f_open+0x3ca>
 80086c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086c6:	05db      	lsls	r3, r3, #23
 80086c8:	0ddb      	lsrs	r3, r3, #23
 80086ca:	d024      	beq.n	8008716 <f_open+0x3ca>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086d0:	0011      	movs	r1, r2
 80086d2:	0018      	movs	r0, r3
 80086d4:	f7fe fba4 	bl	8006e20 <clust2sect>
 80086d8:	0003      	movs	r3, r0
 80086da:	647b      	str	r3, [r7, #68]	@ 0x44
 80086dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d103      	bne.n	80086ea <f_open+0x39e>
						res = FR_INT_ERR;
 80086e2:	193b      	adds	r3, r7, r4
 80086e4:	2202      	movs	r2, #2
 80086e6:	701a      	strb	r2, [r3, #0]
 80086e8:	e015      	b.n	8008716 <f_open+0x3ca>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80086ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086ec:	0a5a      	lsrs	r2, r3, #9
 80086ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086f0:	18d2      	adds	r2, r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	7858      	ldrb	r0, [r3, #1]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	3330      	adds	r3, #48	@ 0x30
 80086fe:	0019      	movs	r1, r3
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6a1a      	ldr	r2, [r3, #32]
 8008704:	2301      	movs	r3, #1
 8008706:	f7fd ff81 	bl	800660c <disk_read>
 800870a:	1e03      	subs	r3, r0, #0
 800870c:	d003      	beq.n	8008716 <f_open+0x3ca>
 800870e:	235f      	movs	r3, #95	@ 0x5f
 8008710:	18fb      	adds	r3, r7, r3
 8008712:	2201      	movs	r2, #1
 8008714:	701a      	strb	r2, [r3, #0]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008716:	235f      	movs	r3, #95	@ 0x5f
 8008718:	18fb      	adds	r3, r7, r3
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d002      	beq.n	8008726 <f_open+0x3da>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2200      	movs	r2, #0
 8008724:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008726:	693a      	ldr	r2, [r7, #16]
 8008728:	245f      	movs	r4, #95	@ 0x5f
 800872a:	193b      	adds	r3, r7, r4
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	0019      	movs	r1, r3
 8008730:	0010      	movs	r0, r2
 8008732:	f7fe f8f2 	bl	800691a <unlock_fs>
 8008736:	193b      	adds	r3, r7, r4
 8008738:	781b      	ldrb	r3, [r3, #0]
}
 800873a:	0018      	movs	r0, r3
 800873c:	46bd      	mov	sp, r7
 800873e:	b019      	add	sp, #100	@ 0x64
 8008740:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008742 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008742:	b5b0      	push	{r4, r5, r7, lr}
 8008744:	b08e      	sub	sp, #56	@ 0x38
 8008746:	af00      	add	r7, sp, #0
 8008748:	60f8      	str	r0, [r7, #12]
 800874a:	60b9      	str	r1, [r7, #8]
 800874c:	607a      	str	r2, [r7, #4]
 800874e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2537      	movs	r5, #55	@ 0x37
 800875e:	197c      	adds	r4, r7, r5
 8008760:	2214      	movs	r2, #20
 8008762:	18ba      	adds	r2, r7, r2
 8008764:	0011      	movs	r1, r2
 8008766:	0018      	movs	r0, r3
 8008768:	f7ff fd38 	bl	80081dc <validate>
 800876c:	0003      	movs	r3, r0
 800876e:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008770:	197b      	adds	r3, r7, r5
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d107      	bne.n	8008788 <f_read+0x46>
 8008778:	197b      	adds	r3, r7, r5
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	7d52      	ldrb	r2, [r2, #21]
 800877e:	701a      	strb	r2, [r3, #0]
 8008780:	197b      	adds	r3, r7, r5
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00a      	beq.n	800879e <f_read+0x5c>
 8008788:	697a      	ldr	r2, [r7, #20]
 800878a:	2437      	movs	r4, #55	@ 0x37
 800878c:	193b      	adds	r3, r7, r4
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	0019      	movs	r1, r3
 8008792:	0010      	movs	r0, r2
 8008794:	f7fe f8c1 	bl	800691a <unlock_fs>
 8008798:	193b      	adds	r3, r7, r4
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	e13d      	b.n	8008a1a <f_read+0x2d8>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	7d1b      	ldrb	r3, [r3, #20]
 80087a2:	001a      	movs	r2, r3
 80087a4:	2301      	movs	r3, #1
 80087a6:	4013      	ands	r3, r2
 80087a8:	d106      	bne.n	80087b8 <f_read+0x76>
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2107      	movs	r1, #7
 80087ae:	0018      	movs	r0, r3
 80087b0:	f7fe f8b3 	bl	800691a <unlock_fs>
 80087b4:	2307      	movs	r3, #7
 80087b6:	e130      	b.n	8008a1a <f_read+0x2d8>
	remain = fp->obj.objsize - fp->fptr;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	68da      	ldr	r2, [r3, #12]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	699b      	ldr	r3, [r3, #24]
 80087c0:	1ad3      	subs	r3, r2, r3
 80087c2:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d800      	bhi.n	80087ce <f_read+0x8c>
 80087cc:	e11b      	b.n	8008a06 <f_read+0x2c4>
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80087d2:	e118      	b.n	8008a06 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	699b      	ldr	r3, [r3, #24]
 80087d8:	05db      	lsls	r3, r3, #23
 80087da:	0ddb      	lsrs	r3, r3, #23
 80087dc:	d000      	beq.n	80087e0 <f_read+0x9e>
 80087de:	e0e3      	b.n	80089a8 <f_read+0x266>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	0a5b      	lsrs	r3, r3, #9
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	8952      	ldrh	r2, [r2, #10]
 80087ea:	3a01      	subs	r2, #1
 80087ec:	4013      	ands	r3, r2
 80087ee:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d13b      	bne.n	800886e <f_read+0x12c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d103      	bne.n	8008806 <f_read+0xc4>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	633b      	str	r3, [r7, #48]	@ 0x30
 8008804:	e016      	b.n	8008834 <f_read+0xf2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880a:	2b00      	cmp	r3, #0
 800880c:	d009      	beq.n	8008822 <f_read+0xe0>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	699a      	ldr	r2, [r3, #24]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	0011      	movs	r1, r2
 8008816:	0018      	movs	r0, r3
 8008818:	f7fe fde2 	bl	80073e0 <clmt_clust>
 800881c:	0003      	movs	r3, r0
 800881e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008820:	e008      	b.n	8008834 <f_read+0xf2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008822:	68fa      	ldr	r2, [r7, #12]
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	0019      	movs	r1, r3
 800882a:	0010      	movs	r0, r2
 800882c:	f7fe fb14 	bl	8006e58 <get_fat>
 8008830:	0003      	movs	r3, r0
 8008832:	633b      	str	r3, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008836:	2b01      	cmp	r3, #1
 8008838:	d809      	bhi.n	800884e <f_read+0x10c>
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2202      	movs	r2, #2
 800883e:	755a      	strb	r2, [r3, #21]
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	2102      	movs	r1, #2
 8008844:	0018      	movs	r0, r3
 8008846:	f7fe f868 	bl	800691a <unlock_fs>
 800884a:	2302      	movs	r3, #2
 800884c:	e0e5      	b.n	8008a1a <f_read+0x2d8>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800884e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008850:	3301      	adds	r3, #1
 8008852:	d109      	bne.n	8008868 <f_read+0x126>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2201      	movs	r2, #1
 8008858:	755a      	strb	r2, [r3, #21]
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	2101      	movs	r1, #1
 800885e:	0018      	movs	r0, r3
 8008860:	f7fe f85b 	bl	800691a <unlock_fs>
 8008864:	2301      	movs	r3, #1
 8008866:	e0d8      	b.n	8008a1a <f_read+0x2d8>
				fp->clust = clst;				/* Update current cluster */
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800886c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	69db      	ldr	r3, [r3, #28]
 8008874:	0019      	movs	r1, r3
 8008876:	0010      	movs	r0, r2
 8008878:	f7fe fad2 	bl	8006e20 <clust2sect>
 800887c:	0003      	movs	r3, r0
 800887e:	61bb      	str	r3, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d109      	bne.n	800889a <f_read+0x158>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2202      	movs	r2, #2
 800888a:	755a      	strb	r2, [r3, #21]
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	2102      	movs	r1, #2
 8008890:	0018      	movs	r0, r3
 8008892:	f7fe f842 	bl	800691a <unlock_fs>
 8008896:	2302      	movs	r3, #2
 8008898:	e0bf      	b.n	8008a1a <f_read+0x2d8>
			sect += csect;
 800889a:	69ba      	ldr	r2, [r7, #24]
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	18d3      	adds	r3, r2, r3
 80088a0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	0a5b      	lsrs	r3, r3, #9
 80088a6:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80088a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d03d      	beq.n	800892a <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80088ae:	69fa      	ldr	r2, [r7, #28]
 80088b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b2:	18d3      	adds	r3, r2, r3
 80088b4:	697a      	ldr	r2, [r7, #20]
 80088b6:	8952      	ldrh	r2, [r2, #10]
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d905      	bls.n	80088c8 <f_read+0x186>
					cc = fs->csize - csect;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	895b      	ldrh	r3, [r3, #10]
 80088c0:	001a      	movs	r2, r3
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	1ad3      	subs	r3, r2, r3
 80088c6:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	7858      	ldrb	r0, [r3, #1]
 80088cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80088d2:	f7fd fe9b 	bl	800660c <disk_read>
 80088d6:	1e03      	subs	r3, r0, #0
 80088d8:	d009      	beq.n	80088ee <f_read+0x1ac>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2201      	movs	r2, #1
 80088de:	755a      	strb	r2, [r3, #21]
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	2101      	movs	r1, #1
 80088e4:	0018      	movs	r0, r3
 80088e6:	f7fe f818 	bl	800691a <unlock_fs>
 80088ea:	2301      	movs	r3, #1
 80088ec:	e095      	b.n	8008a1a <f_read+0x2d8>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	7d1b      	ldrb	r3, [r3, #20]
 80088f2:	b25b      	sxtb	r3, r3
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	da14      	bge.n	8008922 <f_read+0x1e0>
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a1a      	ldr	r2, [r3, #32]
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	1ad3      	subs	r3, r2, r3
 8008900:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008902:	429a      	cmp	r2, r3
 8008904:	d90d      	bls.n	8008922 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6a1a      	ldr	r2, [r3, #32]
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	1ad3      	subs	r3, r2, r3
 800890e:	025b      	lsls	r3, r3, #9
 8008910:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008912:	18d0      	adds	r0, r2, r3
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	3330      	adds	r3, #48	@ 0x30
 8008918:	2280      	movs	r2, #128	@ 0x80
 800891a:	0092      	lsls	r2, r2, #2
 800891c:	0019      	movs	r1, r3
 800891e:	f7fd ff71 	bl	8006804 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008924:	025b      	lsls	r3, r3, #9
 8008926:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8008928:	e059      	b.n	80089de <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	69ba      	ldr	r2, [r7, #24]
 8008930:	429a      	cmp	r2, r3
 8008932:	d036      	beq.n	80089a2 <f_read+0x260>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	7d1b      	ldrb	r3, [r3, #20]
 8008938:	b25b      	sxtb	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	da1c      	bge.n	8008978 <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	7858      	ldrb	r0, [r3, #1]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3330      	adds	r3, #48	@ 0x30
 8008946:	0019      	movs	r1, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6a1a      	ldr	r2, [r3, #32]
 800894c:	2301      	movs	r3, #1
 800894e:	f7fd fe85 	bl	800665c <disk_write>
 8008952:	1e03      	subs	r3, r0, #0
 8008954:	d009      	beq.n	800896a <f_read+0x228>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2201      	movs	r2, #1
 800895a:	755a      	strb	r2, [r3, #21]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2101      	movs	r1, #1
 8008960:	0018      	movs	r0, r3
 8008962:	f7fd ffda 	bl	800691a <unlock_fs>
 8008966:	2301      	movs	r3, #1
 8008968:	e057      	b.n	8008a1a <f_read+0x2d8>
					fp->flag &= (BYTE)~FA_DIRTY;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	7d1b      	ldrb	r3, [r3, #20]
 800896e:	227f      	movs	r2, #127	@ 0x7f
 8008970:	4013      	ands	r3, r2
 8008972:	b2da      	uxtb	r2, r3
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	7858      	ldrb	r0, [r3, #1]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3330      	adds	r3, #48	@ 0x30
 8008980:	0019      	movs	r1, r3
 8008982:	69ba      	ldr	r2, [r7, #24]
 8008984:	2301      	movs	r3, #1
 8008986:	f7fd fe41 	bl	800660c <disk_read>
 800898a:	1e03      	subs	r3, r0, #0
 800898c:	d009      	beq.n	80089a2 <f_read+0x260>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2201      	movs	r2, #1
 8008992:	755a      	strb	r2, [r3, #21]
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	2101      	movs	r1, #1
 8008998:	0018      	movs	r0, r3
 800899a:	f7fd ffbe 	bl	800691a <unlock_fs>
 800899e:	2301      	movs	r3, #1
 80089a0:	e03b      	b.n	8008a1a <f_read+0x2d8>
			}
#endif
			fp->sect = sect;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	05db      	lsls	r3, r3, #23
 80089ae:	0ddb      	lsrs	r3, r3, #23
 80089b0:	2280      	movs	r2, #128	@ 0x80
 80089b2:	0092      	lsls	r2, r2, #2
 80089b4:	1ad3      	subs	r3, r2, r3
 80089b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80089b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d901      	bls.n	80089c4 <f_read+0x282>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	3330      	adds	r3, #48	@ 0x30
 80089c8:	001a      	movs	r2, r3
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	699b      	ldr	r3, [r3, #24]
 80089ce:	05db      	lsls	r3, r3, #23
 80089d0:	0ddb      	lsrs	r3, r3, #23
 80089d2:	18d1      	adds	r1, r2, r3
 80089d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d8:	0018      	movs	r0, r3
 80089da:	f7fd ff13 	bl	8006804 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80089de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e2:	18d3      	adds	r3, r2, r3
 80089e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	699a      	ldr	r2, [r3, #24]
 80089ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ec:	18d2      	adds	r2, r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	619a      	str	r2, [r3, #24]
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f8:	18d2      	adds	r2, r2, r3
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	601a      	str	r2, [r3, #0]
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d000      	beq.n	8008a0e <f_read+0x2cc>
 8008a0c:	e6e2      	b.n	80087d4 <f_read+0x92>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2100      	movs	r1, #0
 8008a12:	0018      	movs	r0, r3
 8008a14:	f7fd ff81 	bl	800691a <unlock_fs>
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	0018      	movs	r0, r3
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	b00e      	add	sp, #56	@ 0x38
 8008a20:	bdb0      	pop	{r4, r5, r7, pc}

08008a22 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008a22:	b5b0      	push	{r4, r5, r7, lr}
 8008a24:	b086      	sub	sp, #24
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2517      	movs	r5, #23
 8008a2e:	197c      	adds	r4, r7, r5
 8008a30:	2208      	movs	r2, #8
 8008a32:	18ba      	adds	r2, r7, r2
 8008a34:	0011      	movs	r1, r2
 8008a36:	0018      	movs	r0, r3
 8008a38:	f7ff fbd0 	bl	80081dc <validate>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8008a40:	197b      	adds	r3, r7, r5
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d173      	bne.n	8008b30 <f_sync+0x10e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	7d1b      	ldrb	r3, [r3, #20]
 8008a4c:	001a      	movs	r2, r3
 8008a4e:	2340      	movs	r3, #64	@ 0x40
 8008a50:	4013      	ands	r3, r2
 8008a52:	d06d      	beq.n	8008b30 <f_sync+0x10e>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	7d1b      	ldrb	r3, [r3, #20]
 8008a58:	b25b      	sxtb	r3, r3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	da19      	bge.n	8008a92 <f_sync+0x70>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	7858      	ldrb	r0, [r3, #1]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	3330      	adds	r3, #48	@ 0x30
 8008a66:	0019      	movs	r1, r3
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6a1a      	ldr	r2, [r3, #32]
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	f7fd fdf5 	bl	800665c <disk_write>
 8008a72:	1e03      	subs	r3, r0, #0
 8008a74:	d006      	beq.n	8008a84 <f_sync+0x62>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	2101      	movs	r1, #1
 8008a7a:	0018      	movs	r0, r3
 8008a7c:	f7fd ff4d 	bl	800691a <unlock_fs>
 8008a80:	2301      	movs	r3, #1
 8008a82:	e05f      	b.n	8008b44 <f_sync+0x122>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	7d1b      	ldrb	r3, [r3, #20]
 8008a88:	227f      	movs	r2, #127	@ 0x7f
 8008a8a:	4013      	ands	r3, r2
 8008a8c:	b2da      	uxtb	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008a92:	f7fc ff8d 	bl	80059b0 <get_fattime>
 8008a96:	0003      	movs	r3, r0
 8008a98:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008a9a:	68ba      	ldr	r2, [r7, #8]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa0:	2517      	movs	r5, #23
 8008aa2:	197c      	adds	r4, r7, r5
 8008aa4:	0019      	movs	r1, r3
 8008aa6:	0010      	movs	r0, r2
 8008aa8:	f7fe f908 	bl	8006cbc <move_window>
 8008aac:	0003      	movs	r3, r0
 8008aae:	7023      	strb	r3, [r4, #0]
				if (res == FR_OK) {
 8008ab0:	002c      	movs	r4, r5
 8008ab2:	193b      	adds	r3, r7, r4
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d13a      	bne.n	8008b30 <f_sync+0x10e>
					dir = fp->dir_ptr;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008abe:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	330b      	adds	r3, #11
 8008ac4:	781a      	ldrb	r2, [r3, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	330b      	adds	r3, #11
 8008aca:	2120      	movs	r1, #32
 8008acc:	430a      	orrs	r2, r1
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	0019      	movs	r1, r3
 8008ade:	f7fe fe72 	bl	80077c6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	331c      	adds	r3, #28
 8008ae6:	001a      	movs	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	0019      	movs	r1, r3
 8008aee:	0010      	movs	r0, r2
 8008af0:	f7fd fe5e 	bl	80067b0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	3316      	adds	r3, #22
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	0011      	movs	r1, r2
 8008afc:	0018      	movs	r0, r3
 8008afe:	f7fd fe57 	bl	80067b0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3312      	adds	r3, #18
 8008b06:	2100      	movs	r1, #0
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fd fe33 	bl	8006774 <st_word>
					fs->wflag = 1;
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	2201      	movs	r2, #1
 8008b12:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	193c      	adds	r4, r7, r4
 8008b18:	0018      	movs	r0, r3
 8008b1a:	f7fe f905 	bl	8006d28 <sync_fs>
 8008b1e:	0003      	movs	r3, r0
 8008b20:	7023      	strb	r3, [r4, #0]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	7d1b      	ldrb	r3, [r3, #20]
 8008b26:	2240      	movs	r2, #64	@ 0x40
 8008b28:	4393      	bics	r3, r2
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	2417      	movs	r4, #23
 8008b34:	193b      	adds	r3, r7, r4
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	0019      	movs	r1, r3
 8008b3a:	0010      	movs	r0, r2
 8008b3c:	f7fd feed 	bl	800691a <unlock_fs>
 8008b40:	193b      	adds	r3, r7, r4
 8008b42:	781b      	ldrb	r3, [r3, #0]
}
 8008b44:	0018      	movs	r0, r3
 8008b46:	46bd      	mov	sp, r7
 8008b48:	b006      	add	sp, #24
 8008b4a:	bdb0      	pop	{r4, r5, r7, pc}

08008b4c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008b4c:	b5b0      	push	{r4, r5, r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008b54:	250f      	movs	r5, #15
 8008b56:	197c      	adds	r4, r7, r5
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	f7ff ff61 	bl	8008a22 <f_sync>
 8008b60:	0003      	movs	r3, r0
 8008b62:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 8008b64:	197b      	adds	r3, r7, r5
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d121      	bne.n	8008bb0 <f_close+0x64>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	197c      	adds	r4, r7, r5
 8008b70:	2208      	movs	r2, #8
 8008b72:	18ba      	adds	r2, r7, r2
 8008b74:	0011      	movs	r1, r2
 8008b76:	0018      	movs	r0, r3
 8008b78:	f7ff fb30 	bl	80081dc <validate>
 8008b7c:	0003      	movs	r3, r0
 8008b7e:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8008b80:	197b      	adds	r3, r7, r5
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d113      	bne.n	8008bb0 <f_close+0x64>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	197c      	adds	r4, r7, r5
 8008b8e:	0018      	movs	r0, r3
 8008b90:	f7fd ffe2 	bl	8006b58 <dec_lock>
 8008b94:	0003      	movs	r3, r0
 8008b96:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 8008b98:	197b      	adds	r3, r7, r5
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d102      	bne.n	8008ba6 <f_close+0x5a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2100      	movs	r1, #0
 8008baa:	0018      	movs	r0, r3
 8008bac:	f7fd feb5 	bl	800691a <unlock_fs>
#endif
		}
	}
	return res;
 8008bb0:	230f      	movs	r3, #15
 8008bb2:	18fb      	adds	r3, r7, r3
 8008bb4:	781b      	ldrb	r3, [r3, #0]
}
 8008bb6:	0018      	movs	r0, r3
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	b004      	add	sp, #16
 8008bbc:	bdb0      	pop	{r4, r5, r7, pc}

08008bbe <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8008bbe:	b5b0      	push	{r4, r5, r7, lr}
 8008bc0:	b092      	sub	sp, #72	@ 0x48
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	60f8      	str	r0, [r7, #12]
 8008bc6:	60b9      	str	r1, [r7, #8]
 8008bc8:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8008bca:	2547      	movs	r5, #71	@ 0x47
 8008bcc:	197c      	adds	r4, r7, r5
 8008bce:	2328      	movs	r3, #40	@ 0x28
 8008bd0:	18f9      	adds	r1, r7, r3
 8008bd2:	230c      	movs	r3, #12
 8008bd4:	18fb      	adds	r3, r7, r3
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	0018      	movs	r0, r3
 8008bda:	f7ff f887 	bl	8007cec <find_volume>
 8008bde:	0003      	movs	r3, r0
 8008be0:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8008be2:	197b      	adds	r3, r7, r5
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d000      	beq.n	8008bec <f_getfree+0x2e>
 8008bea:	e09e      	b.n	8008d2a <f_getfree+0x16c>
		*fatfs = fs;				/* Return ptr to the fs object */
 8008bec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	695a      	ldr	r2, [r3, #20]
 8008bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf8:	699b      	ldr	r3, [r3, #24]
 8008bfa:	3b02      	subs	r3, #2
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d804      	bhi.n	8008c0a <f_getfree+0x4c>
			*nclst = fs->free_clst;
 8008c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c02:	695a      	ldr	r2, [r3, #20]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	601a      	str	r2, [r3, #0]
 8008c08:	e08f      	b.n	8008d2a <f_getfree+0x16c>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8008c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d12d      	bne.n	8008c72 <f_getfree+0xb4>
				clst = 2; obj.fs = fs;
 8008c16:	2302      	movs	r3, #2
 8008c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c1c:	2314      	movs	r3, #20
 8008c1e:	18fb      	adds	r3, r7, r3
 8008c20:	601a      	str	r2, [r3, #0]
				do {
					stat = get_fat(&obj, clst);
 8008c22:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008c24:	2314      	movs	r3, #20
 8008c26:	18fb      	adds	r3, r7, r3
 8008c28:	0011      	movs	r1, r2
 8008c2a:	0018      	movs	r0, r3
 8008c2c:	f7fe f914 	bl	8006e58 <get_fat>
 8008c30:	0003      	movs	r3, r0
 8008c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8008c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c36:	3301      	adds	r3, #1
 8008c38:	d104      	bne.n	8008c44 <f_getfree+0x86>
 8008c3a:	2347      	movs	r3, #71	@ 0x47
 8008c3c:	18fb      	adds	r3, r7, r3
 8008c3e:	2201      	movs	r2, #1
 8008c40:	701a      	strb	r2, [r3, #0]
 8008c42:	e065      	b.n	8008d10 <f_getfree+0x152>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8008c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d104      	bne.n	8008c54 <f_getfree+0x96>
 8008c4a:	2347      	movs	r3, #71	@ 0x47
 8008c4c:	18fb      	adds	r3, r7, r3
 8008c4e:	2202      	movs	r2, #2
 8008c50:	701a      	strb	r2, [r3, #0]
 8008c52:	e05d      	b.n	8008d10 <f_getfree+0x152>
					if (stat == 0) nfree++;
 8008c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d102      	bne.n	8008c60 <f_getfree+0xa2>
 8008c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8008c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c62:	3301      	adds	r3, #1
 8008c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c68:	699b      	ldr	r3, [r3, #24]
 8008c6a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d3d8      	bcc.n	8008c22 <f_getfree+0x64>
 8008c70:	e04e      	b.n	8008d10 <f_getfree+0x152>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8008c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c74:	699b      	ldr	r3, [r3, #24]
 8008c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c82:	2300      	movs	r3, #0
 8008c84:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8008c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d114      	bne.n	8008cb6 <f_getfree+0xf8>
							res = move_window(fs, sect++);
 8008c8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008c94:	2547      	movs	r5, #71	@ 0x47
 8008c96:	197c      	adds	r4, r7, r5
 8008c98:	0019      	movs	r1, r3
 8008c9a:	f7fe f80f 	bl	8006cbc <move_window>
 8008c9e:	0003      	movs	r3, r0
 8008ca0:	7023      	strb	r3, [r4, #0]
							if (res != FR_OK) break;
 8008ca2:	197b      	adds	r3, r7, r5
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d131      	bne.n	8008d0e <f_getfree+0x150>
							p = fs->win;
 8008caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cac:	3334      	adds	r3, #52	@ 0x34
 8008cae:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8008cb0:	2380      	movs	r3, #128	@ 0x80
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8008cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d10f      	bne.n	8008cde <f_getfree+0x120>
							if (ld_word(p) == 0) nfree++;
 8008cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc0:	0018      	movs	r0, r3
 8008cc2:	f7fd fd1b 	bl	80066fc <ld_word>
 8008cc6:	1e03      	subs	r3, r0, #0
 8008cc8:	d102      	bne.n	8008cd0 <f_getfree+0x112>
 8008cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ccc:	3301      	adds	r3, #1
 8008cce:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8008cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd2:	3302      	adds	r3, #2
 8008cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cd8:	3b02      	subs	r3, #2
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cdc:	e010      	b.n	8008d00 <f_getfree+0x142>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8008cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce0:	0018      	movs	r0, r3
 8008ce2:	f7fd fd26 	bl	8006732 <ld_dword>
 8008ce6:	0003      	movs	r3, r0
 8008ce8:	011b      	lsls	r3, r3, #4
 8008cea:	091b      	lsrs	r3, r3, #4
 8008cec:	d102      	bne.n	8008cf4 <f_getfree+0x136>
 8008cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cfc:	3b04      	subs	r3, #4
 8008cfe:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8008d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d02:	3b01      	subs	r3, #1
 8008d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1bc      	bne.n	8008c86 <f_getfree+0xc8>
 8008d0c:	e000      	b.n	8008d10 <f_getfree+0x152>
							if (res != FR_OK) break;
 8008d0e:	46c0      	nop			@ (mov r8, r8)
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d14:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8008d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d1a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8008d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1e:	791a      	ldrb	r2, [r3, #4]
 8008d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d22:	2101      	movs	r1, #1
 8008d24:	430a      	orrs	r2, r1
 8008d26:	b2d2      	uxtb	r2, r2
 8008d28:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8008d2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d2c:	2447      	movs	r4, #71	@ 0x47
 8008d2e:	193b      	adds	r3, r7, r4
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	0019      	movs	r1, r3
 8008d34:	0010      	movs	r0, r2
 8008d36:	f7fd fdf0 	bl	800691a <unlock_fs>
 8008d3a:	193b      	adds	r3, r7, r4
 8008d3c:	781b      	ldrb	r3, [r3, #0]
}
 8008d3e:	0018      	movs	r0, r3
 8008d40:	46bd      	mov	sp, r7
 8008d42:	b012      	add	sp, #72	@ 0x48
 8008d44:	bdb0      	pop	{r4, r5, r7, pc}

08008d46 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8008d46:	b590      	push	{r4, r7, lr}
 8008d48:	b089      	sub	sp, #36	@ 0x24
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]
	int n = 0;
 8008d52:	2300      	movs	r3, #0
 8008d54:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8008d5a:	e022      	b.n	8008da2 <f_gets+0x5c>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8008d5c:	2310      	movs	r3, #16
 8008d5e:	18fb      	adds	r3, r7, r3
 8008d60:	2414      	movs	r4, #20
 8008d62:	1939      	adds	r1, r7, r4
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f7ff fceb 	bl	8008742 <f_read>
		if (rc != 1) break;
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d11d      	bne.n	8008dae <f_gets+0x68>
		c = s[0];
 8008d72:	2117      	movs	r1, #23
 8008d74:	187b      	adds	r3, r7, r1
 8008d76:	193a      	adds	r2, r7, r4
 8008d78:	7812      	ldrb	r2, [r2, #0]
 8008d7a:	701a      	strb	r2, [r3, #0]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8008d7c:	187b      	adds	r3, r7, r1
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	2b0d      	cmp	r3, #13
 8008d82:	d00d      	beq.n	8008da0 <f_gets+0x5a>
		*p++ = c;
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	61ba      	str	r2, [r7, #24]
 8008d8a:	187a      	adds	r2, r7, r1
 8008d8c:	7812      	ldrb	r2, [r2, #0]
 8008d8e:	701a      	strb	r2, [r3, #0]
		n++;
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	3301      	adds	r3, #1
 8008d94:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8008d96:	187b      	adds	r3, r7, r1
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	2b0a      	cmp	r3, #10
 8008d9c:	d009      	beq.n	8008db2 <f_gets+0x6c>
 8008d9e:	e000      	b.n	8008da2 <f_gets+0x5c>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8008da0:	46c0      	nop			@ (mov r8, r8)
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	3b01      	subs	r3, #1
 8008da6:	69fa      	ldr	r2, [r7, #28]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	dbd7      	blt.n	8008d5c <f_gets+0x16>
 8008dac:	e002      	b.n	8008db4 <f_gets+0x6e>
		if (rc != 1) break;
 8008dae:	46c0      	nop			@ (mov r8, r8)
 8008db0:	e000      	b.n	8008db4 <f_gets+0x6e>
		if (c == '\n') break;		/* Break on EOL */
 8008db2:	46c0      	nop			@ (mov r8, r8)
	}
	*p = 0;
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	2200      	movs	r2, #0
 8008db8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d001      	beq.n	8008dc4 <f_gets+0x7e>
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	e000      	b.n	8008dc6 <f_gets+0x80>
 8008dc4:	2300      	movs	r3, #0
}
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	b009      	add	sp, #36	@ 0x24
 8008dcc:	bd90      	pop	{r4, r7, pc}
	...

08008dd0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008dd0:	b590      	push	{r4, r7, lr}
 8008dd2:	b087      	sub	sp, #28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	1dfb      	adds	r3, r7, #7
 8008ddc:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 8008dde:	2417      	movs	r4, #23
 8008de0:	193b      	adds	r3, r7, r4
 8008de2:	2201      	movs	r2, #1
 8008de4:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8008de6:	2016      	movs	r0, #22
 8008de8:	183b      	adds	r3, r7, r0
 8008dea:	2200      	movs	r2, #0
 8008dec:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 8008dee:	4b21      	ldr	r3, [pc, #132]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008df0:	7a5b      	ldrb	r3, [r3, #9]
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d136      	bne.n	8008e66 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008df8:	4b1e      	ldr	r3, [pc, #120]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008dfa:	7a5b      	ldrb	r3, [r3, #9]
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	001a      	movs	r2, r3
 8008e00:	4b1c      	ldr	r3, [pc, #112]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e02:	2100      	movs	r1, #0
 8008e04:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008e06:	4b1b      	ldr	r3, [pc, #108]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e08:	7a5b      	ldrb	r3, [r3, #9]
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	4a19      	ldr	r2, [pc, #100]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	18d3      	adds	r3, r2, r3
 8008e12:	3304      	adds	r3, #4
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 8008e18:	4b16      	ldr	r3, [pc, #88]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e1a:	7a5b      	ldrb	r3, [r3, #9]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	001a      	movs	r2, r3
 8008e20:	4b14      	ldr	r3, [pc, #80]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e22:	189b      	adds	r3, r3, r2
 8008e24:	1dfa      	adds	r2, r7, #7
 8008e26:	7812      	ldrb	r2, [r2, #0]
 8008e28:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008e2a:	4b12      	ldr	r3, [pc, #72]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e2c:	7a5b      	ldrb	r3, [r3, #9]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	1c5a      	adds	r2, r3, #1
 8008e32:	b2d1      	uxtb	r1, r2
 8008e34:	4a0f      	ldr	r2, [pc, #60]	@ (8008e74 <FATFS_LinkDriverEx+0xa4>)
 8008e36:	7251      	strb	r1, [r2, #9]
 8008e38:	183a      	adds	r2, r7, r0
 8008e3a:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8008e3c:	183b      	adds	r3, r7, r0
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	3330      	adds	r3, #48	@ 0x30
 8008e42:	b2da      	uxtb	r2, r3
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	223a      	movs	r2, #58	@ 0x3a
 8008e4e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	3302      	adds	r3, #2
 8008e54:	222f      	movs	r2, #47	@ 0x2f
 8008e56:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	3303      	adds	r3, #3
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008e60:	193b      	adds	r3, r7, r4
 8008e62:	2200      	movs	r2, #0
 8008e64:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8008e66:	2317      	movs	r3, #23
 8008e68:	18fb      	adds	r3, r7, r3
 8008e6a:	781b      	ldrb	r3, [r3, #0]
}
 8008e6c:	0018      	movs	r0, r3
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	b007      	add	sp, #28
 8008e72:	bd90      	pop	{r4, r7, pc}
 8008e74:	20000b4c 	.word	0x20000b4c

08008e78 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008e82:	6839      	ldr	r1, [r7, #0]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	0018      	movs	r0, r3
 8008e8a:	f7ff ffa1 	bl	8008dd0 <FATFS_LinkDriverEx>
 8008e8e:	0003      	movs	r3, r0
}
 8008e90:	0018      	movs	r0, r3
 8008e92:	46bd      	mov	sp, r7
 8008e94:	b002      	add	sp, #8
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	0002      	movs	r2, r0
 8008ea0:	6039      	str	r1, [r7, #0]
 8008ea2:	1dfb      	adds	r3, r7, #7
 8008ea4:	701a      	strb	r2, [r3, #0]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	2101      	movs	r1, #1
 8008eaa:	2001      	movs	r0, #1
 8008eac:	f000 f84e 	bl	8008f4c <osSemaphoreNew>
 8008eb0:	0002      	movs	r2, r0
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	1e5a      	subs	r2, r3, #1
 8008ebc:	4193      	sbcs	r3, r2
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	60fb      	str	r3, [r7, #12]

    return ret;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
}
 8008ec4:	0018      	movs	r0, r3
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	b004      	add	sp, #16
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	0018      	movs	r0, r3
 8008ed8:	f000 f95c 	bl	8009194 <osSemaphoreDelete>
#endif
    return 1;
 8008edc:	2301      	movs	r3, #1
}
 8008ede:	0018      	movs	r0, r3
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	b002      	add	sp, #8
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b084      	sub	sp, #16
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8008ef2:	23fa      	movs	r3, #250	@ 0xfa
 8008ef4:	009a      	lsls	r2, r3, #2
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	0011      	movs	r1, r2
 8008efa:	0018      	movs	r0, r3
 8008efc:	f000 f8ba 	bl	8009074 <osSemaphoreAcquire>
 8008f00:	1e03      	subs	r3, r0, #0
 8008f02:	d101      	bne.n	8008f08 <ff_req_grant+0x22>
#endif

#endif
  {
    ret = 1;
 8008f04:	2301      	movs	r3, #1
 8008f06:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008f08:	68fb      	ldr	r3, [r7, #12]
}
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	b004      	add	sp, #16
 8008f10:	bd80      	pop	{r7, pc}

08008f12 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b082      	sub	sp, #8
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	f000 f8f9 	bl	8009114 <osSemaphoreRelease>
#endif
}
 8008f22:	46c0      	nop			@ (mov r8, r8)
 8008f24:	46bd      	mov	sp, r7
 8008f26:	b002      	add	sp, #8
 8008f28:	bd80      	pop	{r7, pc}
	...

08008f2c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008f30:	4b05      	ldr	r3, [pc, #20]	@ (8008f48 <SysTick_Handler+0x1c>)
 8008f32:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008f34:	f001 fa02 	bl	800a33c <xTaskGetSchedulerState>
 8008f38:	0003      	movs	r3, r0
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d001      	beq.n	8008f42 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008f3e:	f001 fc2b 	bl	800a798 <xPortSysTickHandler>
  }
}
 8008f42:	46c0      	nop			@ (mov r8, r8)
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}
 8008f48:	e000e010 	.word	0xe000e010

08008f4c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b08a      	sub	sp, #40	@ 0x28
 8008f50:	af02      	add	r7, sp, #8
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f5c:	f3ef 8305 	mrs	r3, IPSR
 8008f60:	613b      	str	r3, [r7, #16]
  return(result);
 8008f62:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d000      	beq.n	8008f6a <osSemaphoreNew+0x1e>
 8008f68:	e07f      	b.n	800906a <osSemaphoreNew+0x11e>
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d100      	bne.n	8008f72 <osSemaphoreNew+0x26>
 8008f70:	e07b      	b.n	800906a <osSemaphoreNew+0x11e>
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d900      	bls.n	8008f7c <osSemaphoreNew+0x30>
 8008f7a:	e076      	b.n	800906a <osSemaphoreNew+0x11e>
    mem = -1;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	425b      	negs	r3, r3
 8008f80:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d015      	beq.n	8008fb4 <osSemaphoreNew+0x68>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d006      	beq.n	8008f9e <osSemaphoreNew+0x52>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	2b4f      	cmp	r3, #79	@ 0x4f
 8008f96:	d902      	bls.n	8008f9e <osSemaphoreNew+0x52>
        mem = 1;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	61bb      	str	r3, [r7, #24]
 8008f9c:	e00c      	b.n	8008fb8 <osSemaphoreNew+0x6c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d108      	bne.n	8008fb8 <osSemaphoreNew+0x6c>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d104      	bne.n	8008fb8 <osSemaphoreNew+0x6c>
          mem = 0;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	61bb      	str	r3, [r7, #24]
 8008fb2:	e001      	b.n	8008fb8 <osSemaphoreNew+0x6c>
        }
      }
    }
    else {
      mem = 0;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	d055      	beq.n	800906a <osSemaphoreNew+0x11e>
      if (max_count == 1U) {
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d12b      	bne.n	800901c <osSemaphoreNew+0xd0>
        if (mem == 1) {
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d10b      	bne.n	8008fe2 <osSemaphoreNew+0x96>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	2203      	movs	r2, #3
 8008fd0:	9200      	str	r2, [sp, #0]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	2001      	movs	r0, #1
 8008fd8:	f000 f9f5 	bl	80093c6 <xQueueGenericCreateStatic>
 8008fdc:	0003      	movs	r3, r0
 8008fde:	61fb      	str	r3, [r7, #28]
 8008fe0:	e006      	b.n	8008ff0 <osSemaphoreNew+0xa4>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008fe2:	2203      	movs	r2, #3
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	2001      	movs	r0, #1
 8008fe8:	f000 fa3e 	bl	8009468 <xQueueGenericCreate>
 8008fec:	0003      	movs	r3, r0
 8008fee:	61fb      	str	r3, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d027      	beq.n	8009046 <osSemaphoreNew+0xfa>
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d024      	beq.n	8009046 <osSemaphoreNew+0xfa>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008ffc:	69f8      	ldr	r0, [r7, #28]
 8008ffe:	2300      	movs	r3, #0
 8009000:	2200      	movs	r2, #0
 8009002:	2100      	movs	r1, #0
 8009004:	f000 fad7 	bl	80095b6 <xQueueGenericSend>
 8009008:	0003      	movs	r3, r0
 800900a:	2b01      	cmp	r3, #1
 800900c:	d01b      	beq.n	8009046 <osSemaphoreNew+0xfa>
            vSemaphoreDelete (hSemaphore);
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	0018      	movs	r0, r3
 8009012:	f000 fd43 	bl	8009a9c <vQueueDelete>
            hSemaphore = NULL;
 8009016:	2300      	movs	r3, #0
 8009018:	61fb      	str	r3, [r7, #28]
 800901a:	e014      	b.n	8009046 <osSemaphoreNew+0xfa>
          }
        }
      }
      else {
        if (mem == 1) {
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	2b01      	cmp	r3, #1
 8009020:	d109      	bne.n	8009036 <osSemaphoreNew+0xea>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	689a      	ldr	r2, [r3, #8]
 8009026:	68b9      	ldr	r1, [r7, #8]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	0018      	movs	r0, r3
 800902c:	f000 fa76 	bl	800951c <xQueueCreateCountingSemaphoreStatic>
 8009030:	0003      	movs	r3, r0
 8009032:	61fb      	str	r3, [r7, #28]
 8009034:	e007      	b.n	8009046 <osSemaphoreNew+0xfa>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	0011      	movs	r1, r2
 800903c:	0018      	movs	r0, r3
 800903e:	f000 fa95 	bl	800956c <xQueueCreateCountingSemaphore>
 8009042:	0003      	movs	r3, r0
 8009044:	61fb      	str	r3, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00e      	beq.n	800906a <osSemaphoreNew+0x11e>
        if (attr != NULL) {
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d003      	beq.n	800905a <osSemaphoreNew+0x10e>
          name = attr->name;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	617b      	str	r3, [r7, #20]
 8009058:	e001      	b.n	800905e <osSemaphoreNew+0x112>
        } else {
          name = NULL;
 800905a:	2300      	movs	r3, #0
 800905c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800905e:	697a      	ldr	r2, [r7, #20]
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	0011      	movs	r1, r2
 8009064:	0018      	movs	r0, r3
 8009066:	f000 fe69 	bl	8009d3c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800906a:	69fb      	ldr	r3, [r7, #28]
}
 800906c:	0018      	movs	r0, r3
 800906e:	46bd      	mov	sp, r7
 8009070:	b008      	add	sp, #32
 8009072:	bd80      	pop	{r7, pc}

08009074 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009074:	b580      	push	{r7, lr}
 8009076:	b086      	sub	sp, #24
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009082:	2300      	movs	r3, #0
 8009084:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d103      	bne.n	8009094 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800908c:	2304      	movs	r3, #4
 800908e:	425b      	negs	r3, r3
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	e037      	b.n	8009104 <osSemaphoreAcquire+0x90>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009094:	f3ef 8305 	mrs	r3, IPSR
 8009098:	60fb      	str	r3, [r7, #12]
  return(result);
 800909a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800909c:	2b00      	cmp	r3, #0
 800909e:	d01e      	beq.n	80090de <osSemaphoreAcquire+0x6a>
    if (timeout != 0U) {
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80090a6:	2304      	movs	r3, #4
 80090a8:	425b      	negs	r3, r3
 80090aa:	617b      	str	r3, [r7, #20]
 80090ac:	e02a      	b.n	8009104 <osSemaphoreAcquire+0x90>
    }
    else {
      yield = pdFALSE;
 80090ae:	2300      	movs	r3, #0
 80090b0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80090b2:	2308      	movs	r3, #8
 80090b4:	18fa      	adds	r2, r7, r3
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	2100      	movs	r1, #0
 80090ba:	0018      	movs	r0, r3
 80090bc:	f000 fc89 	bl	80099d2 <xQueueReceiveFromISR>
 80090c0:	0003      	movs	r3, r0
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d003      	beq.n	80090ce <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80090c6:	2303      	movs	r3, #3
 80090c8:	425b      	negs	r3, r3
 80090ca:	617b      	str	r3, [r7, #20]
 80090cc:	e01a      	b.n	8009104 <osSemaphoreAcquire+0x90>
      } else {
        portYIELD_FROM_ISR (yield);
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d017      	beq.n	8009104 <osSemaphoreAcquire+0x90>
 80090d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009110 <osSemaphoreAcquire+0x9c>)
 80090d6:	2280      	movs	r2, #128	@ 0x80
 80090d8:	0552      	lsls	r2, r2, #21
 80090da:	601a      	str	r2, [r3, #0]
 80090dc:	e012      	b.n	8009104 <osSemaphoreAcquire+0x90>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	0011      	movs	r1, r2
 80090e4:	0018      	movs	r0, r3
 80090e6:	f000 fb96 	bl	8009816 <xQueueSemaphoreTake>
 80090ea:	0003      	movs	r3, r0
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d009      	beq.n	8009104 <osSemaphoreAcquire+0x90>
      if (timeout != 0U) {
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d003      	beq.n	80090fe <osSemaphoreAcquire+0x8a>
        stat = osErrorTimeout;
 80090f6:	2302      	movs	r3, #2
 80090f8:	425b      	negs	r3, r3
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	e002      	b.n	8009104 <osSemaphoreAcquire+0x90>
      } else {
        stat = osErrorResource;
 80090fe:	2303      	movs	r3, #3
 8009100:	425b      	negs	r3, r3
 8009102:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009104:	697b      	ldr	r3, [r7, #20]
}
 8009106:	0018      	movs	r0, r3
 8009108:	46bd      	mov	sp, r7
 800910a:	b006      	add	sp, #24
 800910c:	bd80      	pop	{r7, pc}
 800910e:	46c0      	nop			@ (mov r8, r8)
 8009110:	e000ed04 	.word	0xe000ed04

08009114 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009120:	2300      	movs	r3, #0
 8009122:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d103      	bne.n	8009132 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800912a:	2304      	movs	r3, #4
 800912c:	425b      	negs	r3, r3
 800912e:	617b      	str	r3, [r7, #20]
 8009130:	e029      	b.n	8009186 <osSemaphoreRelease+0x72>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009132:	f3ef 8305 	mrs	r3, IPSR
 8009136:	60fb      	str	r3, [r7, #12]
  return(result);
 8009138:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800913a:	2b00      	cmp	r3, #0
 800913c:	d017      	beq.n	800916e <osSemaphoreRelease+0x5a>
    yield = pdFALSE;
 800913e:	2300      	movs	r3, #0
 8009140:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009142:	2308      	movs	r3, #8
 8009144:	18fa      	adds	r2, r7, r3
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	0011      	movs	r1, r2
 800914a:	0018      	movs	r0, r3
 800914c:	f000 fafb 	bl	8009746 <xQueueGiveFromISR>
 8009150:	0003      	movs	r3, r0
 8009152:	2b01      	cmp	r3, #1
 8009154:	d003      	beq.n	800915e <osSemaphoreRelease+0x4a>
      stat = osErrorResource;
 8009156:	2303      	movs	r3, #3
 8009158:	425b      	negs	r3, r3
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	e013      	b.n	8009186 <osSemaphoreRelease+0x72>
    } else {
      portYIELD_FROM_ISR (yield);
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d010      	beq.n	8009186 <osSemaphoreRelease+0x72>
 8009164:	4b0a      	ldr	r3, [pc, #40]	@ (8009190 <osSemaphoreRelease+0x7c>)
 8009166:	2280      	movs	r2, #128	@ 0x80
 8009168:	0552      	lsls	r2, r2, #21
 800916a:	601a      	str	r2, [r3, #0]
 800916c:	e00b      	b.n	8009186 <osSemaphoreRelease+0x72>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800916e:	6938      	ldr	r0, [r7, #16]
 8009170:	2300      	movs	r3, #0
 8009172:	2200      	movs	r2, #0
 8009174:	2100      	movs	r1, #0
 8009176:	f000 fa1e 	bl	80095b6 <xQueueGenericSend>
 800917a:	0003      	movs	r3, r0
 800917c:	2b01      	cmp	r3, #1
 800917e:	d002      	beq.n	8009186 <osSemaphoreRelease+0x72>
      stat = osErrorResource;
 8009180:	2303      	movs	r3, #3
 8009182:	425b      	negs	r3, r3
 8009184:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009186:	697b      	ldr	r3, [r7, #20]
}
 8009188:	0018      	movs	r0, r3
 800918a:	46bd      	mov	sp, r7
 800918c:	b006      	add	sp, #24
 800918e:	bd80      	pop	{r7, pc}
 8009190:	e000ed04 	.word	0xe000ed04

08009194 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8009194:	b580      	push	{r7, lr}
 8009196:	b086      	sub	sp, #24
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091a0:	f3ef 8305 	mrs	r3, IPSR
 80091a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80091a6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80091ac:	2306      	movs	r3, #6
 80091ae:	425b      	negs	r3, r3
 80091b0:	617b      	str	r3, [r7, #20]
 80091b2:	e010      	b.n	80091d6 <osSemaphoreDelete+0x42>
  }
  else if (hSemaphore == NULL) {
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d103      	bne.n	80091c2 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80091ba:	2304      	movs	r3, #4
 80091bc:	425b      	negs	r3, r3
 80091be:	617b      	str	r3, [r7, #20]
 80091c0:	e009      	b.n	80091d6 <osSemaphoreDelete+0x42>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	0018      	movs	r0, r3
 80091c6:	f000 fde1 	bl	8009d8c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80091ca:	2300      	movs	r3, #0
 80091cc:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	0018      	movs	r0, r3
 80091d2:	f000 fc63 	bl	8009a9c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80091d6:	697b      	ldr	r3, [r7, #20]
}
 80091d8:	0018      	movs	r0, r3
 80091da:	46bd      	mov	sp, r7
 80091dc:	b006      	add	sp, #24
 80091de:	bd80      	pop	{r7, pc}

080091e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	3308      	adds	r3, #8
 80091ec:	001a      	movs	r2, r3
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2201      	movs	r2, #1
 80091f6:	4252      	negs	r2, r2
 80091f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	3308      	adds	r3, #8
 80091fe:	001a      	movs	r2, r3
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	3308      	adds	r3, #8
 8009208:	001a      	movs	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009214:	46c0      	nop			@ (mov r8, r8)
 8009216:	46bd      	mov	sp, r7
 8009218:	b002      	add	sp, #8
 800921a:	bd80      	pop	{r7, pc}

0800921c <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	689a      	ldr	r2, [r3, #8]
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	683a      	ldr	r2, [r7, #0]
 8009240:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	683a      	ldr	r2, [r7, #0]
 8009246:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	1c5a      	adds	r2, r3, #1
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	601a      	str	r2, [r3, #0]
}
 8009258:	46c0      	nop			@ (mov r8, r8)
 800925a:	46bd      	mov	sp, r7
 800925c:	b004      	add	sp, #16
 800925e:	bd80      	pop	{r7, pc}

08009260 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	3301      	adds	r3, #1
 8009274:	d103      	bne.n	800927e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	691b      	ldr	r3, [r3, #16]
 800927a:	60fb      	str	r3, [r7, #12]
 800927c:	e00c      	b.n	8009298 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	3308      	adds	r3, #8
 8009282:	60fb      	str	r3, [r7, #12]
 8009284:	e002      	b.n	800928c <vListInsert+0x2c>
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	60fb      	str	r3, [r7, #12]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	429a      	cmp	r2, r3
 8009296:	d2f6      	bcs.n	8009286 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	685a      	ldr	r2, [r3, #4]
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	683a      	ldr	r2, [r7, #0]
 80092a6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	683a      	ldr	r2, [r7, #0]
 80092b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	1c5a      	adds	r2, r3, #1
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	601a      	str	r2, [r3, #0]
}
 80092c4:	46c0      	nop			@ (mov r8, r8)
 80092c6:	46bd      	mov	sp, r7
 80092c8:	b004      	add	sp, #16
 80092ca:	bd80      	pop	{r7, pc}

080092cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	6892      	ldr	r2, [r2, #8]
 80092e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	6852      	ldr	r2, [r2, #4]
 80092ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d103      	bne.n	8009300 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	689a      	ldr	r2, [r3, #8]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	1e5a      	subs	r2, r3, #1
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
}
 8009314:	0018      	movs	r0, r3
 8009316:	46bd      	mov	sp, r7
 8009318:	b004      	add	sp, #16
 800931a:	bd80      	pop	{r7, pc}

0800931c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d102      	bne.n	8009336 <xQueueGenericReset+0x1a>
 8009330:	b672      	cpsid	i
 8009332:	46c0      	nop			@ (mov r8, r8)
 8009334:	e7fd      	b.n	8009332 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8009336:	f001 f9d1 	bl	800a6dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009346:	434b      	muls	r3, r1
 8009348:	18d2      	adds	r2, r2, r3
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009364:	1e59      	subs	r1, r3, #1
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936a:	434b      	muls	r3, r1
 800936c:	18d2      	adds	r2, r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2244      	movs	r2, #68	@ 0x44
 8009376:	21ff      	movs	r1, #255	@ 0xff
 8009378:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2245      	movs	r2, #69	@ 0x45
 800937e:	21ff      	movs	r1, #255	@ 0xff
 8009380:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d10d      	bne.n	80093a4 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d013      	beq.n	80093b8 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	3310      	adds	r3, #16
 8009394:	0018      	movs	r0, r3
 8009396:	f000 fee5 	bl	800a164 <xTaskRemoveFromEventList>
 800939a:	1e03      	subs	r3, r0, #0
 800939c:	d00c      	beq.n	80093b8 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800939e:	f001 f98d 	bl	800a6bc <vPortYield>
 80093a2:	e009      	b.n	80093b8 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	3310      	adds	r3, #16
 80093a8:	0018      	movs	r0, r3
 80093aa:	f7ff ff19 	bl	80091e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	3324      	adds	r3, #36	@ 0x24
 80093b2:	0018      	movs	r0, r3
 80093b4:	f7ff ff14 	bl	80091e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80093b8:	f001 f9a2 	bl	800a700 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80093bc:	2301      	movs	r3, #1
}
 80093be:	0018      	movs	r0, r3
 80093c0:	46bd      	mov	sp, r7
 80093c2:	b004      	add	sp, #16
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80093c6:	b590      	push	{r4, r7, lr}
 80093c8:	b089      	sub	sp, #36	@ 0x24
 80093ca:	af02      	add	r7, sp, #8
 80093cc:	60f8      	str	r0, [r7, #12]
 80093ce:	60b9      	str	r1, [r7, #8]
 80093d0:	607a      	str	r2, [r7, #4]
 80093d2:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d102      	bne.n	80093e0 <xQueueGenericCreateStatic+0x1a>
 80093da:	b672      	cpsid	i
 80093dc:	46c0      	nop			@ (mov r8, r8)
 80093de:	e7fd      	b.n	80093dc <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d102      	bne.n	80093ec <xQueueGenericCreateStatic+0x26>
 80093e6:	b672      	cpsid	i
 80093e8:	46c0      	nop			@ (mov r8, r8)
 80093ea:	e7fd      	b.n	80093e8 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d002      	beq.n	80093f8 <xQueueGenericCreateStatic+0x32>
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d001      	beq.n	80093fc <xQueueGenericCreateStatic+0x36>
 80093f8:	2301      	movs	r3, #1
 80093fa:	e000      	b.n	80093fe <xQueueGenericCreateStatic+0x38>
 80093fc:	2300      	movs	r3, #0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d102      	bne.n	8009408 <xQueueGenericCreateStatic+0x42>
 8009402:	b672      	cpsid	i
 8009404:	46c0      	nop			@ (mov r8, r8)
 8009406:	e7fd      	b.n	8009404 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d102      	bne.n	8009414 <xQueueGenericCreateStatic+0x4e>
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d101      	bne.n	8009418 <xQueueGenericCreateStatic+0x52>
 8009414:	2301      	movs	r3, #1
 8009416:	e000      	b.n	800941a <xQueueGenericCreateStatic+0x54>
 8009418:	2300      	movs	r3, #0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d102      	bne.n	8009424 <xQueueGenericCreateStatic+0x5e>
 800941e:	b672      	cpsid	i
 8009420:	46c0      	nop			@ (mov r8, r8)
 8009422:	e7fd      	b.n	8009420 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009424:	2350      	movs	r3, #80	@ 0x50
 8009426:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	2b50      	cmp	r3, #80	@ 0x50
 800942c:	d002      	beq.n	8009434 <xQueueGenericCreateStatic+0x6e>
 800942e:	b672      	cpsid	i
 8009430:	46c0      	nop			@ (mov r8, r8)
 8009432:	e7fd      	b.n	8009430 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009434:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00e      	beq.n	800945e <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	2246      	movs	r2, #70	@ 0x46
 8009444:	2101      	movs	r1, #1
 8009446:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009448:	2328      	movs	r3, #40	@ 0x28
 800944a:	18fb      	adds	r3, r7, r3
 800944c:	781c      	ldrb	r4, [r3, #0]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	68b9      	ldr	r1, [r7, #8]
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	0023      	movs	r3, r4
 800945a:	f000 f838 	bl	80094ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800945e:	697b      	ldr	r3, [r7, #20]
	}
 8009460:	0018      	movs	r0, r3
 8009462:	46bd      	mov	sp, r7
 8009464:	b007      	add	sp, #28
 8009466:	bd90      	pop	{r4, r7, pc}

08009468 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009468:	b590      	push	{r4, r7, lr}
 800946a:	b08b      	sub	sp, #44	@ 0x2c
 800946c:	af02      	add	r7, sp, #8
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	1dfb      	adds	r3, r7, #7
 8009474:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d102      	bne.n	8009482 <xQueueGenericCreate+0x1a>
 800947c:	b672      	cpsid	i
 800947e:	46c0      	nop			@ (mov r8, r8)
 8009480:	e7fd      	b.n	800947e <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	68ba      	ldr	r2, [r7, #8]
 8009486:	4353      	muls	r3, r2
 8009488:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	3350      	adds	r3, #80	@ 0x50
 800948e:	0018      	movs	r0, r3
 8009490:	f001 f99c 	bl	800a7cc <pvPortMalloc>
 8009494:	0003      	movs	r3, r0
 8009496:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8009498:	69bb      	ldr	r3, [r7, #24]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d012      	beq.n	80094c4 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800949e:	69bb      	ldr	r3, [r7, #24]
 80094a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	3350      	adds	r3, #80	@ 0x50
 80094a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	2246      	movs	r2, #70	@ 0x46
 80094ac:	2100      	movs	r1, #0
 80094ae:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80094b0:	1dfb      	adds	r3, r7, #7
 80094b2:	781c      	ldrb	r4, [r3, #0]
 80094b4:	697a      	ldr	r2, [r7, #20]
 80094b6:	68b9      	ldr	r1, [r7, #8]
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	0023      	movs	r3, r4
 80094c0:	f000 f805 	bl	80094ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80094c4:	69bb      	ldr	r3, [r7, #24]
	}
 80094c6:	0018      	movs	r0, r3
 80094c8:	46bd      	mov	sp, r7
 80094ca:	b009      	add	sp, #36	@ 0x24
 80094cc:	bd90      	pop	{r4, r7, pc}

080094ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80094ce:	b580      	push	{r7, lr}
 80094d0:	b084      	sub	sp, #16
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	60f8      	str	r0, [r7, #12]
 80094d6:	60b9      	str	r1, [r7, #8]
 80094d8:	607a      	str	r2, [r7, #4]
 80094da:	001a      	movs	r2, r3
 80094dc:	1cfb      	adds	r3, r7, #3
 80094de:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d103      	bne.n	80094ee <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	69ba      	ldr	r2, [r7, #24]
 80094ea:	601a      	str	r2, [r3, #0]
 80094ec:	e002      	b.n	80094f4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	687a      	ldr	r2, [r7, #4]
 80094f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	68ba      	ldr	r2, [r7, #8]
 80094fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	2101      	movs	r1, #1
 8009504:	0018      	movs	r0, r3
 8009506:	f7ff ff09 	bl	800931c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	1cfa      	adds	r2, r7, #3
 800950e:	214c      	movs	r1, #76	@ 0x4c
 8009510:	7812      	ldrb	r2, [r2, #0]
 8009512:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009514:	46c0      	nop			@ (mov r8, r8)
 8009516:	46bd      	mov	sp, r7
 8009518:	b004      	add	sp, #16
 800951a:	bd80      	pop	{r7, pc}

0800951c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800951c:	b580      	push	{r7, lr}
 800951e:	b088      	sub	sp, #32
 8009520:	af02      	add	r7, sp, #8
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d102      	bne.n	8009534 <xQueueCreateCountingSemaphoreStatic+0x18>
 800952e:	b672      	cpsid	i
 8009530:	46c0      	nop			@ (mov r8, r8)
 8009532:	e7fd      	b.n	8009530 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	429a      	cmp	r2, r3
 800953a:	d902      	bls.n	8009542 <xQueueCreateCountingSemaphoreStatic+0x26>
 800953c:	b672      	cpsid	i
 800953e:	46c0      	nop			@ (mov r8, r8)
 8009540:	e7fd      	b.n	800953e <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	2202      	movs	r2, #2
 8009548:	9200      	str	r2, [sp, #0]
 800954a:	2200      	movs	r2, #0
 800954c:	2100      	movs	r1, #0
 800954e:	f7ff ff3a 	bl	80093c6 <xQueueGenericCreateStatic>
 8009552:	0003      	movs	r3, r0
 8009554:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d002      	beq.n	8009562 <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009562:	697b      	ldr	r3, [r7, #20]
	}
 8009564:	0018      	movs	r0, r3
 8009566:	46bd      	mov	sp, r7
 8009568:	b006      	add	sp, #24
 800956a:	bd80      	pop	{r7, pc}

0800956c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d102      	bne.n	8009582 <xQueueCreateCountingSemaphore+0x16>
 800957c:	b672      	cpsid	i
 800957e:	46c0      	nop			@ (mov r8, r8)
 8009580:	e7fd      	b.n	800957e <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009582:	683a      	ldr	r2, [r7, #0]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	429a      	cmp	r2, r3
 8009588:	d902      	bls.n	8009590 <xQueueCreateCountingSemaphore+0x24>
 800958a:	b672      	cpsid	i
 800958c:	46c0      	nop			@ (mov r8, r8)
 800958e:	e7fd      	b.n	800958c <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2202      	movs	r2, #2
 8009594:	2100      	movs	r1, #0
 8009596:	0018      	movs	r0, r3
 8009598:	f7ff ff66 	bl	8009468 <xQueueGenericCreate>
 800959c:	0003      	movs	r3, r0
 800959e:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d002      	beq.n	80095ac <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	683a      	ldr	r2, [r7, #0]
 80095aa:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80095ac:	68fb      	ldr	r3, [r7, #12]
	}
 80095ae:	0018      	movs	r0, r3
 80095b0:	46bd      	mov	sp, r7
 80095b2:	b004      	add	sp, #16
 80095b4:	bd80      	pop	{r7, pc}

080095b6 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80095b6:	b580      	push	{r7, lr}
 80095b8:	b08a      	sub	sp, #40	@ 0x28
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	60f8      	str	r0, [r7, #12]
 80095be:	60b9      	str	r1, [r7, #8]
 80095c0:	607a      	str	r2, [r7, #4]
 80095c2:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80095c4:	2300      	movs	r3, #0
 80095c6:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80095cc:	6a3b      	ldr	r3, [r7, #32]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <xQueueGenericSend+0x22>
 80095d2:	b672      	cpsid	i
 80095d4:	46c0      	nop			@ (mov r8, r8)
 80095d6:	e7fd      	b.n	80095d4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d103      	bne.n	80095e6 <xQueueGenericSend+0x30>
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d101      	bne.n	80095ea <xQueueGenericSend+0x34>
 80095e6:	2301      	movs	r3, #1
 80095e8:	e000      	b.n	80095ec <xQueueGenericSend+0x36>
 80095ea:	2300      	movs	r3, #0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d102      	bne.n	80095f6 <xQueueGenericSend+0x40>
 80095f0:	b672      	cpsid	i
 80095f2:	46c0      	nop			@ (mov r8, r8)
 80095f4:	e7fd      	b.n	80095f2 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d103      	bne.n	8009604 <xQueueGenericSend+0x4e>
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009600:	2b01      	cmp	r3, #1
 8009602:	d101      	bne.n	8009608 <xQueueGenericSend+0x52>
 8009604:	2301      	movs	r3, #1
 8009606:	e000      	b.n	800960a <xQueueGenericSend+0x54>
 8009608:	2300      	movs	r3, #0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d102      	bne.n	8009614 <xQueueGenericSend+0x5e>
 800960e:	b672      	cpsid	i
 8009610:	46c0      	nop			@ (mov r8, r8)
 8009612:	e7fd      	b.n	8009610 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009614:	f000 fe92 	bl	800a33c <xTaskGetSchedulerState>
 8009618:	1e03      	subs	r3, r0, #0
 800961a:	d102      	bne.n	8009622 <xQueueGenericSend+0x6c>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <xQueueGenericSend+0x70>
 8009622:	2301      	movs	r3, #1
 8009624:	e000      	b.n	8009628 <xQueueGenericSend+0x72>
 8009626:	2300      	movs	r3, #0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d102      	bne.n	8009632 <xQueueGenericSend+0x7c>
 800962c:	b672      	cpsid	i
 800962e:	46c0      	nop			@ (mov r8, r8)
 8009630:	e7fd      	b.n	800962e <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009632:	f001 f853 	bl	800a6dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800963a:	6a3b      	ldr	r3, [r7, #32]
 800963c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800963e:	429a      	cmp	r2, r3
 8009640:	d302      	bcc.n	8009648 <xQueueGenericSend+0x92>
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	2b02      	cmp	r3, #2
 8009646:	d11e      	bne.n	8009686 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009648:	683a      	ldr	r2, [r7, #0]
 800964a:	68b9      	ldr	r1, [r7, #8]
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	0018      	movs	r0, r3
 8009650:	f000 fa57 	bl	8009b02 <prvCopyDataToQueue>
 8009654:	0003      	movs	r3, r0
 8009656:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965c:	2b00      	cmp	r3, #0
 800965e:	d009      	beq.n	8009674 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009660:	6a3b      	ldr	r3, [r7, #32]
 8009662:	3324      	adds	r3, #36	@ 0x24
 8009664:	0018      	movs	r0, r3
 8009666:	f000 fd7d 	bl	800a164 <xTaskRemoveFromEventList>
 800966a:	1e03      	subs	r3, r0, #0
 800966c:	d007      	beq.n	800967e <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800966e:	f001 f825 	bl	800a6bc <vPortYield>
 8009672:	e004      	b.n	800967e <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d001      	beq.n	800967e <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800967a:	f001 f81f 	bl	800a6bc <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800967e:	f001 f83f 	bl	800a700 <vPortExitCritical>
				return pdPASS;
 8009682:	2301      	movs	r3, #1
 8009684:	e05b      	b.n	800973e <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d103      	bne.n	8009694 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800968c:	f001 f838 	bl	800a700 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009690:	2300      	movs	r3, #0
 8009692:	e054      	b.n	800973e <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009696:	2b00      	cmp	r3, #0
 8009698:	d106      	bne.n	80096a8 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800969a:	2314      	movs	r3, #20
 800969c:	18fb      	adds	r3, r7, r3
 800969e:	0018      	movs	r0, r3
 80096a0:	f000 fdbe 	bl	800a220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80096a4:	2301      	movs	r3, #1
 80096a6:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80096a8:	f001 f82a 	bl	800a700 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80096ac:	f000 fb98 	bl	8009de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80096b0:	f001 f814 	bl	800a6dc <vPortEnterCritical>
 80096b4:	6a3b      	ldr	r3, [r7, #32]
 80096b6:	2244      	movs	r2, #68	@ 0x44
 80096b8:	5c9b      	ldrb	r3, [r3, r2]
 80096ba:	b25b      	sxtb	r3, r3
 80096bc:	3301      	adds	r3, #1
 80096be:	d103      	bne.n	80096c8 <xQueueGenericSend+0x112>
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	2244      	movs	r2, #68	@ 0x44
 80096c4:	2100      	movs	r1, #0
 80096c6:	5499      	strb	r1, [r3, r2]
 80096c8:	6a3b      	ldr	r3, [r7, #32]
 80096ca:	2245      	movs	r2, #69	@ 0x45
 80096cc:	5c9b      	ldrb	r3, [r3, r2]
 80096ce:	b25b      	sxtb	r3, r3
 80096d0:	3301      	adds	r3, #1
 80096d2:	d103      	bne.n	80096dc <xQueueGenericSend+0x126>
 80096d4:	6a3b      	ldr	r3, [r7, #32]
 80096d6:	2245      	movs	r2, #69	@ 0x45
 80096d8:	2100      	movs	r1, #0
 80096da:	5499      	strb	r1, [r3, r2]
 80096dc:	f001 f810 	bl	800a700 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096e0:	1d3a      	adds	r2, r7, #4
 80096e2:	2314      	movs	r3, #20
 80096e4:	18fb      	adds	r3, r7, r3
 80096e6:	0011      	movs	r1, r2
 80096e8:	0018      	movs	r0, r3
 80096ea:	f000 fdad 	bl	800a248 <xTaskCheckForTimeOut>
 80096ee:	1e03      	subs	r3, r0, #0
 80096f0:	d11e      	bne.n	8009730 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80096f2:	6a3b      	ldr	r3, [r7, #32]
 80096f4:	0018      	movs	r0, r3
 80096f6:	f000 fb09 	bl	8009d0c <prvIsQueueFull>
 80096fa:	1e03      	subs	r3, r0, #0
 80096fc:	d011      	beq.n	8009722 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80096fe:	6a3b      	ldr	r3, [r7, #32]
 8009700:	3310      	adds	r3, #16
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	0011      	movs	r1, r2
 8009706:	0018      	movs	r0, r3
 8009708:	f000 fd0c 	bl	800a124 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800970c:	6a3b      	ldr	r3, [r7, #32]
 800970e:	0018      	movs	r0, r3
 8009710:	f000 fa88 	bl	8009c24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009714:	f000 fb70 	bl	8009df8 <xTaskResumeAll>
 8009718:	1e03      	subs	r3, r0, #0
 800971a:	d18a      	bne.n	8009632 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800971c:	f000 ffce 	bl	800a6bc <vPortYield>
 8009720:	e787      	b.n	8009632 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009722:	6a3b      	ldr	r3, [r7, #32]
 8009724:	0018      	movs	r0, r3
 8009726:	f000 fa7d 	bl	8009c24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800972a:	f000 fb65 	bl	8009df8 <xTaskResumeAll>
 800972e:	e780      	b.n	8009632 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009730:	6a3b      	ldr	r3, [r7, #32]
 8009732:	0018      	movs	r0, r3
 8009734:	f000 fa76 	bl	8009c24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009738:	f000 fb5e 	bl	8009df8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800973c:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800973e:	0018      	movs	r0, r3
 8009740:	46bd      	mov	sp, r7
 8009742:	b00a      	add	sp, #40	@ 0x28
 8009744:	bd80      	pop	{r7, pc}

08009746 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009746:	b580      	push	{r7, lr}
 8009748:	b088      	sub	sp, #32
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
 800974e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d102      	bne.n	8009760 <xQueueGiveFromISR+0x1a>
 800975a:	b672      	cpsid	i
 800975c:	46c0      	nop			@ (mov r8, r8)
 800975e:	e7fd      	b.n	800975c <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <xQueueGiveFromISR+0x28>
 8009768:	b672      	cpsid	i
 800976a:	46c0      	nop			@ (mov r8, r8)
 800976c:	e7fd      	b.n	800976a <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d103      	bne.n	800977e <xQueueGiveFromISR+0x38>
 8009776:	69bb      	ldr	r3, [r7, #24]
 8009778:	689b      	ldr	r3, [r3, #8]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d101      	bne.n	8009782 <xQueueGiveFromISR+0x3c>
 800977e:	2301      	movs	r3, #1
 8009780:	e000      	b.n	8009784 <xQueueGiveFromISR+0x3e>
 8009782:	2300      	movs	r3, #0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d102      	bne.n	800978e <xQueueGiveFromISR+0x48>
 8009788:	b672      	cpsid	i
 800978a:	46c0      	nop			@ (mov r8, r8)
 800978c:	e7fd      	b.n	800978a <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800978e:	f000 ffcf 	bl	800a730 <ulSetInterruptMaskFromISR>
 8009792:	0003      	movs	r3, r0
 8009794:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800979a:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097a0:	693a      	ldr	r2, [r7, #16]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d22c      	bcs.n	8009800 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80097a6:	200f      	movs	r0, #15
 80097a8:	183b      	adds	r3, r7, r0
 80097aa:	69ba      	ldr	r2, [r7, #24]
 80097ac:	2145      	movs	r1, #69	@ 0x45
 80097ae:	5c52      	ldrb	r2, [r2, r1]
 80097b0:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	1c5a      	adds	r2, r3, #1
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80097ba:	183b      	adds	r3, r7, r0
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	b25b      	sxtb	r3, r3
 80097c0:	3301      	adds	r3, #1
 80097c2:	d111      	bne.n	80097e8 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d016      	beq.n	80097fa <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097cc:	69bb      	ldr	r3, [r7, #24]
 80097ce:	3324      	adds	r3, #36	@ 0x24
 80097d0:	0018      	movs	r0, r3
 80097d2:	f000 fcc7 	bl	800a164 <xTaskRemoveFromEventList>
 80097d6:	1e03      	subs	r3, r0, #0
 80097d8:	d00f      	beq.n	80097fa <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00c      	beq.n	80097fa <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	2201      	movs	r2, #1
 80097e4:	601a      	str	r2, [r3, #0]
 80097e6:	e008      	b.n	80097fa <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80097e8:	230f      	movs	r3, #15
 80097ea:	18fb      	adds	r3, r7, r3
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	3301      	adds	r3, #1
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	b259      	sxtb	r1, r3
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	2245      	movs	r2, #69	@ 0x45
 80097f8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80097fa:	2301      	movs	r3, #1
 80097fc:	61fb      	str	r3, [r7, #28]
 80097fe:	e001      	b.n	8009804 <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009800:	2300      	movs	r3, #0
 8009802:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	0018      	movs	r0, r3
 8009808:	f000 ff98 	bl	800a73c <vClearInterruptMaskFromISR>

	return xReturn;
 800980c:	69fb      	ldr	r3, [r7, #28]
}
 800980e:	0018      	movs	r0, r3
 8009810:	46bd      	mov	sp, r7
 8009812:	b008      	add	sp, #32
 8009814:	bd80      	pop	{r7, pc}

08009816 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b08a      	sub	sp, #40	@ 0x28
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
 800981e:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009820:	2300      	movs	r3, #0
 8009822:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009828:	2300      	movs	r3, #0
 800982a:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d102      	bne.n	8009838 <xQueueSemaphoreTake+0x22>
 8009832:	b672      	cpsid	i
 8009834:	46c0      	nop			@ (mov r8, r8)
 8009836:	e7fd      	b.n	8009834 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009838:	69fb      	ldr	r3, [r7, #28]
 800983a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <xQueueSemaphoreTake+0x30>
 8009840:	b672      	cpsid	i
 8009842:	46c0      	nop			@ (mov r8, r8)
 8009844:	e7fd      	b.n	8009842 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009846:	f000 fd79 	bl	800a33c <xTaskGetSchedulerState>
 800984a:	1e03      	subs	r3, r0, #0
 800984c:	d102      	bne.n	8009854 <xQueueSemaphoreTake+0x3e>
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d101      	bne.n	8009858 <xQueueSemaphoreTake+0x42>
 8009854:	2301      	movs	r3, #1
 8009856:	e000      	b.n	800985a <xQueueSemaphoreTake+0x44>
 8009858:	2300      	movs	r3, #0
 800985a:	2b00      	cmp	r3, #0
 800985c:	d102      	bne.n	8009864 <xQueueSemaphoreTake+0x4e>
 800985e:	b672      	cpsid	i
 8009860:	46c0      	nop			@ (mov r8, r8)
 8009862:	e7fd      	b.n	8009860 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009864:	f000 ff3a 	bl	800a6dc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800986c:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d01d      	beq.n	80098b0 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	1e5a      	subs	r2, r3, #1
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d104      	bne.n	800988e <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009884:	f000 feae 	bl	800a5e4 <pvTaskIncrementMutexHeldCount>
 8009888:	0002      	movs	r2, r0
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d008      	beq.n	80098a8 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	3310      	adds	r3, #16
 800989a:	0018      	movs	r0, r3
 800989c:	f000 fc62 	bl	800a164 <xTaskRemoveFromEventList>
 80098a0:	1e03      	subs	r3, r0, #0
 80098a2:	d001      	beq.n	80098a8 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80098a4:	f000 ff0a 	bl	800a6bc <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80098a8:	f000 ff2a 	bl	800a700 <vPortExitCritical>
				return pdPASS;
 80098ac:	2301      	movs	r3, #1
 80098ae:	e08c      	b.n	80099ca <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d109      	bne.n	80098ca <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d002      	beq.n	80098c2 <xQueueSemaphoreTake+0xac>
 80098bc:	b672      	cpsid	i
 80098be:	46c0      	nop			@ (mov r8, r8)
 80098c0:	e7fd      	b.n	80098be <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80098c2:	f000 ff1d 	bl	800a700 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80098c6:	2300      	movs	r3, #0
 80098c8:	e07f      	b.n	80099ca <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d106      	bne.n	80098de <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098d0:	230c      	movs	r3, #12
 80098d2:	18fb      	adds	r3, r7, r3
 80098d4:	0018      	movs	r0, r3
 80098d6:	f000 fca3 	bl	800a220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098da:	2301      	movs	r3, #1
 80098dc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098de:	f000 ff0f 	bl	800a700 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098e2:	f000 fa7d 	bl	8009de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098e6:	f000 fef9 	bl	800a6dc <vPortEnterCritical>
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	2244      	movs	r2, #68	@ 0x44
 80098ee:	5c9b      	ldrb	r3, [r3, r2]
 80098f0:	b25b      	sxtb	r3, r3
 80098f2:	3301      	adds	r3, #1
 80098f4:	d103      	bne.n	80098fe <xQueueSemaphoreTake+0xe8>
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	2244      	movs	r2, #68	@ 0x44
 80098fa:	2100      	movs	r1, #0
 80098fc:	5499      	strb	r1, [r3, r2]
 80098fe:	69fb      	ldr	r3, [r7, #28]
 8009900:	2245      	movs	r2, #69	@ 0x45
 8009902:	5c9b      	ldrb	r3, [r3, r2]
 8009904:	b25b      	sxtb	r3, r3
 8009906:	3301      	adds	r3, #1
 8009908:	d103      	bne.n	8009912 <xQueueSemaphoreTake+0xfc>
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	2245      	movs	r2, #69	@ 0x45
 800990e:	2100      	movs	r1, #0
 8009910:	5499      	strb	r1, [r3, r2]
 8009912:	f000 fef5 	bl	800a700 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009916:	003a      	movs	r2, r7
 8009918:	230c      	movs	r3, #12
 800991a:	18fb      	adds	r3, r7, r3
 800991c:	0011      	movs	r1, r2
 800991e:	0018      	movs	r0, r3
 8009920:	f000 fc92 	bl	800a248 <xTaskCheckForTimeOut>
 8009924:	1e03      	subs	r3, r0, #0
 8009926:	d12e      	bne.n	8009986 <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	0018      	movs	r0, r3
 800992c:	f000 f9d8 	bl	8009ce0 <prvIsQueueEmpty>
 8009930:	1e03      	subs	r3, r0, #0
 8009932:	d021      	beq.n	8009978 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d10a      	bne.n	8009952 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 800993c:	f000 fece 	bl	800a6dc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	0018      	movs	r0, r3
 8009946:	f000 fd15 	bl	800a374 <xTaskPriorityInherit>
 800994a:	0003      	movs	r3, r0
 800994c:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800994e:	f000 fed7 	bl	800a700 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	3324      	adds	r3, #36	@ 0x24
 8009956:	683a      	ldr	r2, [r7, #0]
 8009958:	0011      	movs	r1, r2
 800995a:	0018      	movs	r0, r3
 800995c:	f000 fbe2 	bl	800a124 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	0018      	movs	r0, r3
 8009964:	f000 f95e 	bl	8009c24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009968:	f000 fa46 	bl	8009df8 <xTaskResumeAll>
 800996c:	1e03      	subs	r3, r0, #0
 800996e:	d000      	beq.n	8009972 <xQueueSemaphoreTake+0x15c>
 8009970:	e778      	b.n	8009864 <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8009972:	f000 fea3 	bl	800a6bc <vPortYield>
 8009976:	e775      	b.n	8009864 <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	0018      	movs	r0, r3
 800997c:	f000 f952 	bl	8009c24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009980:	f000 fa3a 	bl	8009df8 <xTaskResumeAll>
 8009984:	e76e      	b.n	8009864 <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	0018      	movs	r0, r3
 800998a:	f000 f94b 	bl	8009c24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800998e:	f000 fa33 	bl	8009df8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	0018      	movs	r0, r3
 8009996:	f000 f9a3 	bl	8009ce0 <prvIsQueueEmpty>
 800999a:	1e03      	subs	r3, r0, #0
 800999c:	d100      	bne.n	80099a0 <xQueueSemaphoreTake+0x18a>
 800999e:	e761      	b.n	8009864 <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80099a0:	6a3b      	ldr	r3, [r7, #32]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d010      	beq.n	80099c8 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 80099a6:	f000 fe99 	bl	800a6dc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	0018      	movs	r0, r3
 80099ae:	f000 f892 	bl	8009ad6 <prvGetDisinheritPriorityAfterTimeout>
 80099b2:	0003      	movs	r3, r0
 80099b4:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	689b      	ldr	r3, [r3, #8]
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	0011      	movs	r1, r2
 80099be:	0018      	movs	r0, r3
 80099c0:	f000 fd9e 	bl	800a500 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80099c4:	f000 fe9c 	bl	800a700 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80099c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80099ca:	0018      	movs	r0, r3
 80099cc:	46bd      	mov	sp, r7
 80099ce:	b00a      	add	sp, #40	@ 0x28
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80099d2:	b590      	push	{r4, r7, lr}
 80099d4:	b08b      	sub	sp, #44	@ 0x2c
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	60f8      	str	r0, [r7, #12]
 80099da:	60b9      	str	r1, [r7, #8]
 80099dc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80099e2:	6a3b      	ldr	r3, [r7, #32]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d102      	bne.n	80099ee <xQueueReceiveFromISR+0x1c>
 80099e8:	b672      	cpsid	i
 80099ea:	46c0      	nop			@ (mov r8, r8)
 80099ec:	e7fd      	b.n	80099ea <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d103      	bne.n	80099fc <xQueueReceiveFromISR+0x2a>
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d101      	bne.n	8009a00 <xQueueReceiveFromISR+0x2e>
 80099fc:	2301      	movs	r3, #1
 80099fe:	e000      	b.n	8009a02 <xQueueReceiveFromISR+0x30>
 8009a00:	2300      	movs	r3, #0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d102      	bne.n	8009a0c <xQueueReceiveFromISR+0x3a>
 8009a06:	b672      	cpsid	i
 8009a08:	46c0      	nop			@ (mov r8, r8)
 8009a0a:	e7fd      	b.n	8009a08 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a0c:	f000 fe90 	bl	800a730 <ulSetInterruptMaskFromISR>
 8009a10:	0003      	movs	r3, r0
 8009a12:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a14:	6a3b      	ldr	r3, [r7, #32]
 8009a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a18:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a1a:	69bb      	ldr	r3, [r7, #24]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d032      	beq.n	8009a86 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009a20:	2417      	movs	r4, #23
 8009a22:	193b      	adds	r3, r7, r4
 8009a24:	6a3a      	ldr	r2, [r7, #32]
 8009a26:	2144      	movs	r1, #68	@ 0x44
 8009a28:	5c52      	ldrb	r2, [r2, r1]
 8009a2a:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	0011      	movs	r1, r2
 8009a32:	0018      	movs	r0, r3
 8009a34:	f000 f8d0 	bl	8009bd8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a38:	69bb      	ldr	r3, [r7, #24]
 8009a3a:	1e5a      	subs	r2, r3, #1
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009a40:	193b      	adds	r3, r7, r4
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	b25b      	sxtb	r3, r3
 8009a46:	3301      	adds	r3, #1
 8009a48:	d111      	bne.n	8009a6e <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d016      	beq.n	8009a80 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	3310      	adds	r3, #16
 8009a56:	0018      	movs	r0, r3
 8009a58:	f000 fb84 	bl	800a164 <xTaskRemoveFromEventList>
 8009a5c:	1e03      	subs	r3, r0, #0
 8009a5e:	d00f      	beq.n	8009a80 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00c      	beq.n	8009a80 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2201      	movs	r2, #1
 8009a6a:	601a      	str	r2, [r3, #0]
 8009a6c:	e008      	b.n	8009a80 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009a6e:	2317      	movs	r3, #23
 8009a70:	18fb      	adds	r3, r7, r3
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	3301      	adds	r3, #1
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	b259      	sxtb	r1, r3
 8009a7a:	6a3b      	ldr	r3, [r7, #32]
 8009a7c:	2244      	movs	r2, #68	@ 0x44
 8009a7e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009a80:	2301      	movs	r3, #1
 8009a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a84:	e001      	b.n	8009a8a <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8009a86:	2300      	movs	r3, #0
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	0018      	movs	r0, r3
 8009a8e:	f000 fe55 	bl	800a73c <vClearInterruptMaskFromISR>

	return xReturn;
 8009a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a94:	0018      	movs	r0, r3
 8009a96:	46bd      	mov	sp, r7
 8009a98:	b00b      	add	sp, #44	@ 0x2c
 8009a9a:	bd90      	pop	{r4, r7, pc}

08009a9c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d102      	bne.n	8009ab4 <vQueueDelete+0x18>
 8009aae:	b672      	cpsid	i
 8009ab0:	46c0      	nop			@ (mov r8, r8)
 8009ab2:	e7fd      	b.n	8009ab0 <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	0018      	movs	r0, r3
 8009ab8:	f000 f968 	bl	8009d8c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2246      	movs	r2, #70	@ 0x46
 8009ac0:	5c9b      	ldrb	r3, [r3, r2]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d103      	bne.n	8009ace <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	0018      	movs	r0, r3
 8009aca:	f000 ff2f 	bl	800a92c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009ace:	46c0      	nop			@ (mov r8, r8)
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	b004      	add	sp, #16
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009ad6:	b580      	push	{r7, lr}
 8009ad8:	b084      	sub	sp, #16
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d006      	beq.n	8009af4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	2238      	movs	r2, #56	@ 0x38
 8009aee:	1ad3      	subs	r3, r2, r3
 8009af0:	60fb      	str	r3, [r7, #12]
 8009af2:	e001      	b.n	8009af8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009af8:	68fb      	ldr	r3, [r7, #12]
	}
 8009afa:	0018      	movs	r0, r3
 8009afc:	46bd      	mov	sp, r7
 8009afe:	b004      	add	sp, #16
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b086      	sub	sp, #24
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	60f8      	str	r0, [r7, #12]
 8009b0a:	60b9      	str	r1, [r7, #8]
 8009b0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10e      	bne.n	8009b3e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d14e      	bne.n	8009bc6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	0018      	movs	r0, r3
 8009b2e:	f000 fc89 	bl	800a444 <xTaskPriorityDisinherit>
 8009b32:	0003      	movs	r3, r0
 8009b34:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	609a      	str	r2, [r3, #8]
 8009b3c:	e043      	b.n	8009bc6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d119      	bne.n	8009b78 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	6858      	ldr	r0, [r3, #4]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	0019      	movs	r1, r3
 8009b50:	f001 f848 	bl	800abe4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	685a      	ldr	r2, [r3, #4]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b5c:	18d2      	adds	r2, r2, r3
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	685a      	ldr	r2, [r3, #4]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	689b      	ldr	r3, [r3, #8]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d32b      	bcc.n	8009bc6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	605a      	str	r2, [r3, #4]
 8009b76:	e026      	b.n	8009bc6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	68d8      	ldr	r0, [r3, #12]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	0019      	movs	r1, r3
 8009b84:	f001 f82e 	bl	800abe4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	68da      	ldr	r2, [r3, #12]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b90:	425b      	negs	r3, r3
 8009b92:	18d2      	adds	r2, r2, r3
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	68da      	ldr	r2, [r3, #12]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d207      	bcs.n	8009bb4 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	689a      	ldr	r2, [r3, #8]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bac:	425b      	negs	r3, r3
 8009bae:	18d2      	adds	r2, r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2b02      	cmp	r3, #2
 8009bb8:	d105      	bne.n	8009bc6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d002      	beq.n	8009bc6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	1c5a      	adds	r2, r3, #1
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009bce:	697b      	ldr	r3, [r7, #20]
}
 8009bd0:	0018      	movs	r0, r3
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	b006      	add	sp, #24
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d018      	beq.n	8009c1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	68da      	ldr	r2, [r3, #12]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf2:	18d2      	adds	r2, r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	68da      	ldr	r2, [r3, #12]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	689b      	ldr	r3, [r3, #8]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d303      	bcc.n	8009c0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	68d9      	ldr	r1, [r3, #12]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	0018      	movs	r0, r3
 8009c18:	f000 ffe4 	bl	800abe4 <memcpy>
	}
}
 8009c1c:	46c0      	nop			@ (mov r8, r8)
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	b002      	add	sp, #8
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009c2c:	f000 fd56 	bl	800a6dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009c30:	230f      	movs	r3, #15
 8009c32:	18fb      	adds	r3, r7, r3
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	2145      	movs	r1, #69	@ 0x45
 8009c38:	5c52      	ldrb	r2, [r2, r1]
 8009c3a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c3c:	e013      	b.n	8009c66 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d016      	beq.n	8009c74 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	3324      	adds	r3, #36	@ 0x24
 8009c4a:	0018      	movs	r0, r3
 8009c4c:	f000 fa8a 	bl	800a164 <xTaskRemoveFromEventList>
 8009c50:	1e03      	subs	r3, r0, #0
 8009c52:	d001      	beq.n	8009c58 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009c54:	f000 fb4a 	bl	800a2ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009c58:	210f      	movs	r1, #15
 8009c5a:	187b      	adds	r3, r7, r1
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	b2da      	uxtb	r2, r3
 8009c62:	187b      	adds	r3, r7, r1
 8009c64:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c66:	230f      	movs	r3, #15
 8009c68:	18fb      	adds	r3, r7, r3
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	b25b      	sxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dce5      	bgt.n	8009c3e <prvUnlockQueue+0x1a>
 8009c72:	e000      	b.n	8009c76 <prvUnlockQueue+0x52>
					break;
 8009c74:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2245      	movs	r2, #69	@ 0x45
 8009c7a:	21ff      	movs	r1, #255	@ 0xff
 8009c7c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009c7e:	f000 fd3f 	bl	800a700 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009c82:	f000 fd2b 	bl	800a6dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009c86:	230e      	movs	r3, #14
 8009c88:	18fb      	adds	r3, r7, r3
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	2144      	movs	r1, #68	@ 0x44
 8009c8e:	5c52      	ldrb	r2, [r2, r1]
 8009c90:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c92:	e013      	b.n	8009cbc <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d016      	beq.n	8009cca <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	3310      	adds	r3, #16
 8009ca0:	0018      	movs	r0, r3
 8009ca2:	f000 fa5f 	bl	800a164 <xTaskRemoveFromEventList>
 8009ca6:	1e03      	subs	r3, r0, #0
 8009ca8:	d001      	beq.n	8009cae <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8009caa:	f000 fb1f 	bl	800a2ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009cae:	210e      	movs	r1, #14
 8009cb0:	187b      	adds	r3, r7, r1
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	b2da      	uxtb	r2, r3
 8009cb8:	187b      	adds	r3, r7, r1
 8009cba:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cbc:	230e      	movs	r3, #14
 8009cbe:	18fb      	adds	r3, r7, r3
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	b25b      	sxtb	r3, r3
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	dce5      	bgt.n	8009c94 <prvUnlockQueue+0x70>
 8009cc8:	e000      	b.n	8009ccc <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8009cca:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2244      	movs	r2, #68	@ 0x44
 8009cd0:	21ff      	movs	r1, #255	@ 0xff
 8009cd2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009cd4:	f000 fd14 	bl	800a700 <vPortExitCritical>
}
 8009cd8:	46c0      	nop			@ (mov r8, r8)
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	b004      	add	sp, #16
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ce8:	f000 fcf8 	bl	800a6dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d102      	bne.n	8009cfa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	60fb      	str	r3, [r7, #12]
 8009cf8:	e001      	b.n	8009cfe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009cfe:	f000 fcff 	bl	800a700 <vPortExitCritical>

	return xReturn;
 8009d02:	68fb      	ldr	r3, [r7, #12]
}
 8009d04:	0018      	movs	r0, r3
 8009d06:	46bd      	mov	sp, r7
 8009d08:	b004      	add	sp, #16
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d14:	f000 fce2 	bl	800a6dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d102      	bne.n	8009d2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009d24:	2301      	movs	r3, #1
 8009d26:	60fb      	str	r3, [r7, #12]
 8009d28:	e001      	b.n	8009d2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d2e:	f000 fce7 	bl	800a700 <vPortExitCritical>

	return xReturn;
 8009d32:	68fb      	ldr	r3, [r7, #12]
}
 8009d34:	0018      	movs	r0, r3
 8009d36:	46bd      	mov	sp, r7
 8009d38:	b004      	add	sp, #16
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d46:	2300      	movs	r3, #0
 8009d48:	60fb      	str	r3, [r7, #12]
 8009d4a:	e015      	b.n	8009d78 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d88 <vQueueAddToRegistry+0x4c>)
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	00d2      	lsls	r2, r2, #3
 8009d52:	58d3      	ldr	r3, [r2, r3]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d10c      	bne.n	8009d72 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009d58:	4b0b      	ldr	r3, [pc, #44]	@ (8009d88 <vQueueAddToRegistry+0x4c>)
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	00d2      	lsls	r2, r2, #3
 8009d5e:	6839      	ldr	r1, [r7, #0]
 8009d60:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009d62:	4a09      	ldr	r2, [pc, #36]	@ (8009d88 <vQueueAddToRegistry+0x4c>)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	00db      	lsls	r3, r3, #3
 8009d68:	18d3      	adds	r3, r2, r3
 8009d6a:	3304      	adds	r3, #4
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009d70:	e006      	b.n	8009d80 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	3301      	adds	r3, #1
 8009d76:	60fb      	str	r3, [r7, #12]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2b07      	cmp	r3, #7
 8009d7c:	d9e6      	bls.n	8009d4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009d7e:	46c0      	nop			@ (mov r8, r8)
 8009d80:	46c0      	nop			@ (mov r8, r8)
 8009d82:	46bd      	mov	sp, r7
 8009d84:	b004      	add	sp, #16
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	20000b58 	.word	0x20000b58

08009d8c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d94:	2300      	movs	r3, #0
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	e018      	b.n	8009dcc <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009d9a:	4a10      	ldr	r2, [pc, #64]	@ (8009ddc <vQueueUnregisterQueue+0x50>)
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	18d3      	adds	r3, r2, r3
 8009da2:	3304      	adds	r3, #4
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d10c      	bne.n	8009dc6 <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009dac:	4b0b      	ldr	r3, [pc, #44]	@ (8009ddc <vQueueUnregisterQueue+0x50>)
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	00d2      	lsls	r2, r2, #3
 8009db2:	2100      	movs	r1, #0
 8009db4:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009db6:	4a09      	ldr	r2, [pc, #36]	@ (8009ddc <vQueueUnregisterQueue+0x50>)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	00db      	lsls	r3, r3, #3
 8009dbc:	18d3      	adds	r3, r2, r3
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	601a      	str	r2, [r3, #0]
				break;
 8009dc4:	e006      	b.n	8009dd4 <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	3301      	adds	r3, #1
 8009dca:	60fb      	str	r3, [r7, #12]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2b07      	cmp	r3, #7
 8009dd0:	d9e3      	bls.n	8009d9a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009dd2:	46c0      	nop			@ (mov r8, r8)
 8009dd4:	46c0      	nop			@ (mov r8, r8)
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	b004      	add	sp, #16
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	20000b58 	.word	0x20000b58

08009de0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009de4:	4b03      	ldr	r3, [pc, #12]	@ (8009df4 <vTaskSuspendAll+0x14>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	1c5a      	adds	r2, r3, #1
 8009dea:	4b02      	ldr	r3, [pc, #8]	@ (8009df4 <vTaskSuspendAll+0x14>)
 8009dec:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009dee:	46c0      	nop			@ (mov r8, r8)
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}
 8009df4:	2000104c 	.word	0x2000104c

08009df8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009e02:	2300      	movs	r3, #0
 8009e04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009e06:	4b3a      	ldr	r3, [pc, #232]	@ (8009ef0 <xTaskResumeAll+0xf8>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d102      	bne.n	8009e14 <xTaskResumeAll+0x1c>
 8009e0e:	b672      	cpsid	i
 8009e10:	46c0      	nop			@ (mov r8, r8)
 8009e12:	e7fd      	b.n	8009e10 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e14:	f000 fc62 	bl	800a6dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e18:	4b35      	ldr	r3, [pc, #212]	@ (8009ef0 <xTaskResumeAll+0xf8>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	1e5a      	subs	r2, r3, #1
 8009e1e:	4b34      	ldr	r3, [pc, #208]	@ (8009ef0 <xTaskResumeAll+0xf8>)
 8009e20:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e22:	4b33      	ldr	r3, [pc, #204]	@ (8009ef0 <xTaskResumeAll+0xf8>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d15b      	bne.n	8009ee2 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e2a:	4b32      	ldr	r3, [pc, #200]	@ (8009ef4 <xTaskResumeAll+0xfc>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d057      	beq.n	8009ee2 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e32:	e02f      	b.n	8009e94 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e34:	4b30      	ldr	r3, [pc, #192]	@ (8009ef8 <xTaskResumeAll+0x100>)
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3318      	adds	r3, #24
 8009e40:	0018      	movs	r0, r3
 8009e42:	f7ff fa43 	bl	80092cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	3304      	adds	r3, #4
 8009e4a:	0018      	movs	r0, r3
 8009e4c:	f7ff fa3e 	bl	80092cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e54:	4b29      	ldr	r3, [pc, #164]	@ (8009efc <xTaskResumeAll+0x104>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d903      	bls.n	8009e64 <xTaskResumeAll+0x6c>
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e60:	4b26      	ldr	r3, [pc, #152]	@ (8009efc <xTaskResumeAll+0x104>)
 8009e62:	601a      	str	r2, [r3, #0]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e68:	0013      	movs	r3, r2
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	189b      	adds	r3, r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4a23      	ldr	r2, [pc, #140]	@ (8009f00 <xTaskResumeAll+0x108>)
 8009e72:	189a      	adds	r2, r3, r2
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3304      	adds	r3, #4
 8009e78:	0019      	movs	r1, r3
 8009e7a:	0010      	movs	r0, r2
 8009e7c:	f7ff f9ce 	bl	800921c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e84:	4b1f      	ldr	r3, [pc, #124]	@ (8009f04 <xTaskResumeAll+0x10c>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d302      	bcc.n	8009e94 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8009e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009f08 <xTaskResumeAll+0x110>)
 8009e90:	2201      	movs	r2, #1
 8009e92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e94:	4b18      	ldr	r3, [pc, #96]	@ (8009ef8 <xTaskResumeAll+0x100>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1cb      	bne.n	8009e34 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ea2:	f000 fa2d 	bl	800a300 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009ea6:	4b19      	ldr	r3, [pc, #100]	@ (8009f0c <xTaskResumeAll+0x114>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00f      	beq.n	8009ed2 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009eb2:	f000 f82d 	bl	8009f10 <xTaskIncrementTick>
 8009eb6:	1e03      	subs	r3, r0, #0
 8009eb8:	d002      	beq.n	8009ec0 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8009eba:	4b13      	ldr	r3, [pc, #76]	@ (8009f08 <xTaskResumeAll+0x110>)
 8009ebc:	2201      	movs	r2, #1
 8009ebe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d1f2      	bne.n	8009eb2 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8009ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8009f0c <xTaskResumeAll+0x114>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <xTaskResumeAll+0x110>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d003      	beq.n	8009ee2 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009eda:	2301      	movs	r3, #1
 8009edc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ede:	f000 fbed 	bl	800a6bc <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ee2:	f000 fc0d 	bl	800a700 <vPortExitCritical>

	return xAlreadyYielded;
 8009ee6:	68bb      	ldr	r3, [r7, #8]
}
 8009ee8:	0018      	movs	r0, r3
 8009eea:	46bd      	mov	sp, r7
 8009eec:	b004      	add	sp, #16
 8009eee:	bd80      	pop	{r7, pc}
 8009ef0:	2000104c 	.word	0x2000104c
 8009ef4:	2000102c 	.word	0x2000102c
 8009ef8:	20001004 	.word	0x20001004
 8009efc:	20001034 	.word	0x20001034
 8009f00:	20000b9c 	.word	0x20000b9c
 8009f04:	20000b98 	.word	0x20000b98
 8009f08:	20001040 	.word	0x20001040
 8009f0c:	2000103c 	.word	0x2000103c

08009f10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b086      	sub	sp, #24
 8009f14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f16:	2300      	movs	r3, #0
 8009f18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f1a:	4b4a      	ldr	r3, [pc, #296]	@ (800a044 <xTaskIncrementTick+0x134>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d000      	beq.n	8009f24 <xTaskIncrementTick+0x14>
 8009f22:	e085      	b.n	800a030 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f24:	4b48      	ldr	r3, [pc, #288]	@ (800a048 <xTaskIncrementTick+0x138>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f2c:	4b46      	ldr	r3, [pc, #280]	@ (800a048 <xTaskIncrementTick+0x138>)
 8009f2e:	693a      	ldr	r2, [r7, #16]
 8009f30:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d118      	bne.n	8009f6a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009f38:	4b44      	ldr	r3, [pc, #272]	@ (800a04c <xTaskIncrementTick+0x13c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d002      	beq.n	8009f48 <xTaskIncrementTick+0x38>
 8009f42:	b672      	cpsid	i
 8009f44:	46c0      	nop			@ (mov r8, r8)
 8009f46:	e7fd      	b.n	8009f44 <xTaskIncrementTick+0x34>
 8009f48:	4b40      	ldr	r3, [pc, #256]	@ (800a04c <xTaskIncrementTick+0x13c>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	60fb      	str	r3, [r7, #12]
 8009f4e:	4b40      	ldr	r3, [pc, #256]	@ (800a050 <xTaskIncrementTick+0x140>)
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	4b3e      	ldr	r3, [pc, #248]	@ (800a04c <xTaskIncrementTick+0x13c>)
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	4b3e      	ldr	r3, [pc, #248]	@ (800a050 <xTaskIncrementTick+0x140>)
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	601a      	str	r2, [r3, #0]
 8009f5c:	4b3d      	ldr	r3, [pc, #244]	@ (800a054 <xTaskIncrementTick+0x144>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	1c5a      	adds	r2, r3, #1
 8009f62:	4b3c      	ldr	r3, [pc, #240]	@ (800a054 <xTaskIncrementTick+0x144>)
 8009f64:	601a      	str	r2, [r3, #0]
 8009f66:	f000 f9cb 	bl	800a300 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f6a:	4b3b      	ldr	r3, [pc, #236]	@ (800a058 <xTaskIncrementTick+0x148>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	693a      	ldr	r2, [r7, #16]
 8009f70:	429a      	cmp	r2, r3
 8009f72:	d349      	bcc.n	800a008 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f74:	4b35      	ldr	r3, [pc, #212]	@ (800a04c <xTaskIncrementTick+0x13c>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d104      	bne.n	8009f88 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f7e:	4b36      	ldr	r3, [pc, #216]	@ (800a058 <xTaskIncrementTick+0x148>)
 8009f80:	2201      	movs	r2, #1
 8009f82:	4252      	negs	r2, r2
 8009f84:	601a      	str	r2, [r3, #0]
					break;
 8009f86:	e03f      	b.n	800a008 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f88:	4b30      	ldr	r3, [pc, #192]	@ (800a04c <xTaskIncrementTick+0x13c>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f98:	693a      	ldr	r2, [r7, #16]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d203      	bcs.n	8009fa8 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009fa0:	4b2d      	ldr	r3, [pc, #180]	@ (800a058 <xTaskIncrementTick+0x148>)
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009fa6:	e02f      	b.n	800a008 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	3304      	adds	r3, #4
 8009fac:	0018      	movs	r0, r3
 8009fae:	f7ff f98d 	bl	80092cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d004      	beq.n	8009fc4 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	3318      	adds	r3, #24
 8009fbe:	0018      	movs	r0, r3
 8009fc0:	f7ff f984 	bl	80092cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc8:	4b24      	ldr	r3, [pc, #144]	@ (800a05c <xTaskIncrementTick+0x14c>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d903      	bls.n	8009fd8 <xTaskIncrementTick+0xc8>
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd4:	4b21      	ldr	r3, [pc, #132]	@ (800a05c <xTaskIncrementTick+0x14c>)
 8009fd6:	601a      	str	r2, [r3, #0]
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fdc:	0013      	movs	r3, r2
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	189b      	adds	r3, r3, r2
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	4a1e      	ldr	r2, [pc, #120]	@ (800a060 <xTaskIncrementTick+0x150>)
 8009fe6:	189a      	adds	r2, r3, r2
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	3304      	adds	r3, #4
 8009fec:	0019      	movs	r1, r3
 8009fee:	0010      	movs	r0, r2
 8009ff0:	f7ff f914 	bl	800921c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ff8:	4b1a      	ldr	r3, [pc, #104]	@ (800a064 <xTaskIncrementTick+0x154>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d3b8      	bcc.n	8009f74 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800a002:	2301      	movs	r3, #1
 800a004:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a006:	e7b5      	b.n	8009f74 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a008:	4b16      	ldr	r3, [pc, #88]	@ (800a064 <xTaskIncrementTick+0x154>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a00e:	4914      	ldr	r1, [pc, #80]	@ (800a060 <xTaskIncrementTick+0x150>)
 800a010:	0013      	movs	r3, r2
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	189b      	adds	r3, r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	585b      	ldr	r3, [r3, r1]
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d901      	bls.n	800a022 <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 800a01e:	2301      	movs	r3, #1
 800a020:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a022:	4b11      	ldr	r3, [pc, #68]	@ (800a068 <xTaskIncrementTick+0x158>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d007      	beq.n	800a03a <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 800a02a:	2301      	movs	r3, #1
 800a02c:	617b      	str	r3, [r7, #20]
 800a02e:	e004      	b.n	800a03a <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a030:	4b0e      	ldr	r3, [pc, #56]	@ (800a06c <xTaskIncrementTick+0x15c>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	1c5a      	adds	r2, r3, #1
 800a036:	4b0d      	ldr	r3, [pc, #52]	@ (800a06c <xTaskIncrementTick+0x15c>)
 800a038:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a03a:	697b      	ldr	r3, [r7, #20]
}
 800a03c:	0018      	movs	r0, r3
 800a03e:	46bd      	mov	sp, r7
 800a040:	b006      	add	sp, #24
 800a042:	bd80      	pop	{r7, pc}
 800a044:	2000104c 	.word	0x2000104c
 800a048:	20001030 	.word	0x20001030
 800a04c:	20000ffc 	.word	0x20000ffc
 800a050:	20001000 	.word	0x20001000
 800a054:	20001044 	.word	0x20001044
 800a058:	20001048 	.word	0x20001048
 800a05c:	20001034 	.word	0x20001034
 800a060:	20000b9c 	.word	0x20000b9c
 800a064:	20000b98 	.word	0x20000b98
 800a068:	20001040 	.word	0x20001040
 800a06c:	2000103c 	.word	0x2000103c

0800a070 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b082      	sub	sp, #8
 800a074:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a076:	4b25      	ldr	r3, [pc, #148]	@ (800a10c <vTaskSwitchContext+0x9c>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a07e:	4b24      	ldr	r3, [pc, #144]	@ (800a110 <vTaskSwitchContext+0xa0>)
 800a080:	2201      	movs	r2, #1
 800a082:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a084:	e03e      	b.n	800a104 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800a086:	4b22      	ldr	r3, [pc, #136]	@ (800a110 <vTaskSwitchContext+0xa0>)
 800a088:	2200      	movs	r2, #0
 800a08a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a08c:	4b21      	ldr	r3, [pc, #132]	@ (800a114 <vTaskSwitchContext+0xa4>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	607b      	str	r3, [r7, #4]
 800a092:	e008      	b.n	800a0a6 <vTaskSwitchContext+0x36>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d102      	bne.n	800a0a0 <vTaskSwitchContext+0x30>
 800a09a:	b672      	cpsid	i
 800a09c:	46c0      	nop			@ (mov r8, r8)
 800a09e:	e7fd      	b.n	800a09c <vTaskSwitchContext+0x2c>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	3b01      	subs	r3, #1
 800a0a4:	607b      	str	r3, [r7, #4]
 800a0a6:	491c      	ldr	r1, [pc, #112]	@ (800a118 <vTaskSwitchContext+0xa8>)
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	0013      	movs	r3, r2
 800a0ac:	009b      	lsls	r3, r3, #2
 800a0ae:	189b      	adds	r3, r3, r2
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	585b      	ldr	r3, [r3, r1]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d0ed      	beq.n	800a094 <vTaskSwitchContext+0x24>
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	0013      	movs	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	189b      	adds	r3, r3, r2
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4a15      	ldr	r2, [pc, #84]	@ (800a118 <vTaskSwitchContext+0xa8>)
 800a0c4:	189b      	adds	r3, r3, r2
 800a0c6:	603b      	str	r3, [r7, #0]
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	685a      	ldr	r2, [r3, #4]
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	605a      	str	r2, [r3, #4]
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685a      	ldr	r2, [r3, #4]
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	3308      	adds	r3, #8
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d104      	bne.n	800a0e8 <vTaskSwitchContext+0x78>
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	685a      	ldr	r2, [r3, #4]
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	605a      	str	r2, [r3, #4]
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	68da      	ldr	r2, [r3, #12]
 800a0ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a11c <vTaskSwitchContext+0xac>)
 800a0f0:	601a      	str	r2, [r3, #0]
 800a0f2:	4b08      	ldr	r3, [pc, #32]	@ (800a114 <vTaskSwitchContext+0xa4>)
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a0f8:	4b08      	ldr	r3, [pc, #32]	@ (800a11c <vTaskSwitchContext+0xac>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	3354      	adds	r3, #84	@ 0x54
 800a0fe:	001a      	movs	r2, r3
 800a100:	4b07      	ldr	r3, [pc, #28]	@ (800a120 <vTaskSwitchContext+0xb0>)
 800a102:	601a      	str	r2, [r3, #0]
}
 800a104:	46c0      	nop			@ (mov r8, r8)
 800a106:	46bd      	mov	sp, r7
 800a108:	b002      	add	sp, #8
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	2000104c 	.word	0x2000104c
 800a110:	20001040 	.word	0x20001040
 800a114:	20001034 	.word	0x20001034
 800a118:	20000b9c 	.word	0x20000b9c
 800a11c:	20000b98 	.word	0x20000b98
 800a120:	200000e8 	.word	0x200000e8

0800a124 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d102      	bne.n	800a13a <vTaskPlaceOnEventList+0x16>
 800a134:	b672      	cpsid	i
 800a136:	46c0      	nop			@ (mov r8, r8)
 800a138:	e7fd      	b.n	800a136 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a13a:	4b09      	ldr	r3, [pc, #36]	@ (800a160 <vTaskPlaceOnEventList+0x3c>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3318      	adds	r3, #24
 800a140:	001a      	movs	r2, r3
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	0011      	movs	r1, r2
 800a146:	0018      	movs	r0, r3
 800a148:	f7ff f88a 	bl	8009260 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	2101      	movs	r1, #1
 800a150:	0018      	movs	r0, r3
 800a152:	f000 fa59 	bl	800a608 <prvAddCurrentTaskToDelayedList>
}
 800a156:	46c0      	nop			@ (mov r8, r8)
 800a158:	46bd      	mov	sp, r7
 800a15a:	b002      	add	sp, #8
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	46c0      	nop			@ (mov r8, r8)
 800a160:	20000b98 	.word	0x20000b98

0800a164 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d102      	bne.n	800a180 <xTaskRemoveFromEventList+0x1c>
 800a17a:	b672      	cpsid	i
 800a17c:	46c0      	nop			@ (mov r8, r8)
 800a17e:	e7fd      	b.n	800a17c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	3318      	adds	r3, #24
 800a184:	0018      	movs	r0, r3
 800a186:	f7ff f8a1 	bl	80092cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a18a:	4b1f      	ldr	r3, [pc, #124]	@ (800a208 <xTaskRemoveFromEventList+0xa4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d11d      	bne.n	800a1ce <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	3304      	adds	r3, #4
 800a196:	0018      	movs	r0, r3
 800a198:	f7ff f898 	bl	80092cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a20c <xTaskRemoveFromEventList+0xa8>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d903      	bls.n	800a1b0 <xTaskRemoveFromEventList+0x4c>
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ac:	4b17      	ldr	r3, [pc, #92]	@ (800a20c <xTaskRemoveFromEventList+0xa8>)
 800a1ae:	601a      	str	r2, [r3, #0]
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1b4:	0013      	movs	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	189b      	adds	r3, r3, r2
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	4a14      	ldr	r2, [pc, #80]	@ (800a210 <xTaskRemoveFromEventList+0xac>)
 800a1be:	189a      	adds	r2, r3, r2
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	3304      	adds	r3, #4
 800a1c4:	0019      	movs	r1, r3
 800a1c6:	0010      	movs	r0, r2
 800a1c8:	f7ff f828 	bl	800921c <vListInsertEnd>
 800a1cc:	e007      	b.n	800a1de <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	3318      	adds	r3, #24
 800a1d2:	001a      	movs	r2, r3
 800a1d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a214 <xTaskRemoveFromEventList+0xb0>)
 800a1d6:	0011      	movs	r1, r2
 800a1d8:	0018      	movs	r0, r3
 800a1da:	f7ff f81f 	bl	800921c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a218 <xTaskRemoveFromEventList+0xb4>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d905      	bls.n	800a1f8 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a1f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a21c <xTaskRemoveFromEventList+0xb8>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	e001      	b.n	800a1fc <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
}
 800a1fe:	0018      	movs	r0, r3
 800a200:	46bd      	mov	sp, r7
 800a202:	b004      	add	sp, #16
 800a204:	bd80      	pop	{r7, pc}
 800a206:	46c0      	nop			@ (mov r8, r8)
 800a208:	2000104c 	.word	0x2000104c
 800a20c:	20001034 	.word	0x20001034
 800a210:	20000b9c 	.word	0x20000b9c
 800a214:	20001004 	.word	0x20001004
 800a218:	20000b98 	.word	0x20000b98
 800a21c:	20001040 	.word	0x20001040

0800a220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a228:	4b05      	ldr	r3, [pc, #20]	@ (800a240 <vTaskInternalSetTimeOutState+0x20>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a230:	4b04      	ldr	r3, [pc, #16]	@ (800a244 <vTaskInternalSetTimeOutState+0x24>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	605a      	str	r2, [r3, #4]
}
 800a238:	46c0      	nop			@ (mov r8, r8)
 800a23a:	46bd      	mov	sp, r7
 800a23c:	b002      	add	sp, #8
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20001044 	.word	0x20001044
 800a244:	20001030 	.word	0x20001030

0800a248 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d102      	bne.n	800a25e <xTaskCheckForTimeOut+0x16>
 800a258:	b672      	cpsid	i
 800a25a:	46c0      	nop			@ (mov r8, r8)
 800a25c:	e7fd      	b.n	800a25a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d102      	bne.n	800a26a <xTaskCheckForTimeOut+0x22>
 800a264:	b672      	cpsid	i
 800a266:	46c0      	nop			@ (mov r8, r8)
 800a268:	e7fd      	b.n	800a266 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 800a26a:	f000 fa37 	bl	800a6dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a26e:	4b1d      	ldr	r3, [pc, #116]	@ (800a2e4 <xTaskCheckForTimeOut+0x9c>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	693a      	ldr	r2, [r7, #16]
 800a27a:	1ad3      	subs	r3, r2, r3
 800a27c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	3301      	adds	r3, #1
 800a284:	d102      	bne.n	800a28c <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a286:	2300      	movs	r3, #0
 800a288:	617b      	str	r3, [r7, #20]
 800a28a:	e024      	b.n	800a2d6 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681a      	ldr	r2, [r3, #0]
 800a290:	4b15      	ldr	r3, [pc, #84]	@ (800a2e8 <xTaskCheckForTimeOut+0xa0>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	429a      	cmp	r2, r3
 800a296:	d007      	beq.n	800a2a8 <xTaskCheckForTimeOut+0x60>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	693a      	ldr	r2, [r7, #16]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d302      	bcc.n	800a2a8 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	617b      	str	r3, [r7, #20]
 800a2a6:	e016      	b.n	800a2d6 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d20c      	bcs.n	800a2cc <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	1ad2      	subs	r2, r2, r3
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	0018      	movs	r0, r3
 800a2c2:	f7ff ffad 	bl	800a220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	617b      	str	r3, [r7, #20]
 800a2ca:	e004      	b.n	800a2d6 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a2d6:	f000 fa13 	bl	800a700 <vPortExitCritical>

	return xReturn;
 800a2da:	697b      	ldr	r3, [r7, #20]
}
 800a2dc:	0018      	movs	r0, r3
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	b006      	add	sp, #24
 800a2e2:	bd80      	pop	{r7, pc}
 800a2e4:	20001030 	.word	0x20001030
 800a2e8:	20001044 	.word	0x20001044

0800a2ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a2f0:	4b02      	ldr	r3, [pc, #8]	@ (800a2fc <vTaskMissedYield+0x10>)
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	601a      	str	r2, [r3, #0]
}
 800a2f6:	46c0      	nop			@ (mov r8, r8)
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	20001040 	.word	0x20001040

0800a300 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b082      	sub	sp, #8
 800a304:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a306:	4b0b      	ldr	r3, [pc, #44]	@ (800a334 <prvResetNextTaskUnblockTime+0x34>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d104      	bne.n	800a31a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a310:	4b09      	ldr	r3, [pc, #36]	@ (800a338 <prvResetNextTaskUnblockTime+0x38>)
 800a312:	2201      	movs	r2, #1
 800a314:	4252      	negs	r2, r2
 800a316:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a318:	e008      	b.n	800a32c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a31a:	4b06      	ldr	r3, [pc, #24]	@ (800a334 <prvResetNextTaskUnblockTime+0x34>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	685a      	ldr	r2, [r3, #4]
 800a328:	4b03      	ldr	r3, [pc, #12]	@ (800a338 <prvResetNextTaskUnblockTime+0x38>)
 800a32a:	601a      	str	r2, [r3, #0]
}
 800a32c:	46c0      	nop			@ (mov r8, r8)
 800a32e:	46bd      	mov	sp, r7
 800a330:	b002      	add	sp, #8
 800a332:	bd80      	pop	{r7, pc}
 800a334:	20000ffc 	.word	0x20000ffc
 800a338:	20001048 	.word	0x20001048

0800a33c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a342:	4b0a      	ldr	r3, [pc, #40]	@ (800a36c <xTaskGetSchedulerState+0x30>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d102      	bne.n	800a350 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a34a:	2301      	movs	r3, #1
 800a34c:	607b      	str	r3, [r7, #4]
 800a34e:	e008      	b.n	800a362 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a350:	4b07      	ldr	r3, [pc, #28]	@ (800a370 <xTaskGetSchedulerState+0x34>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d102      	bne.n	800a35e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a358:	2302      	movs	r3, #2
 800a35a:	607b      	str	r3, [r7, #4]
 800a35c:	e001      	b.n	800a362 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a35e:	2300      	movs	r3, #0
 800a360:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a362:	687b      	ldr	r3, [r7, #4]
	}
 800a364:	0018      	movs	r0, r3
 800a366:	46bd      	mov	sp, r7
 800a368:	b002      	add	sp, #8
 800a36a:	bd80      	pop	{r7, pc}
 800a36c:	20001038 	.word	0x20001038
 800a370:	2000104c 	.word	0x2000104c

0800a374 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a380:	2300      	movs	r3, #0
 800a382:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d051      	beq.n	800a42e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a38e:	4b2a      	ldr	r3, [pc, #168]	@ (800a438 <xTaskPriorityInherit+0xc4>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a394:	429a      	cmp	r2, r3
 800a396:	d241      	bcs.n	800a41c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	699b      	ldr	r3, [r3, #24]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	db06      	blt.n	800a3ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3a0:	4b25      	ldr	r3, [pc, #148]	@ (800a438 <xTaskPriorityInherit+0xc4>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a6:	2238      	movs	r2, #56	@ 0x38
 800a3a8:	1ad2      	subs	r2, r2, r3
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	6959      	ldr	r1, [r3, #20]
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b6:	0013      	movs	r3, r2
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	189b      	adds	r3, r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	4a1f      	ldr	r2, [pc, #124]	@ (800a43c <xTaskPriorityInherit+0xc8>)
 800a3c0:	189b      	adds	r3, r3, r2
 800a3c2:	4299      	cmp	r1, r3
 800a3c4:	d122      	bne.n	800a40c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	3304      	adds	r3, #4
 800a3ca:	0018      	movs	r0, r3
 800a3cc:	f7fe ff7e 	bl	80092cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a3d0:	4b19      	ldr	r3, [pc, #100]	@ (800a438 <xTaskPriorityInherit+0xc4>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3de:	4b18      	ldr	r3, [pc, #96]	@ (800a440 <xTaskPriorityInherit+0xcc>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d903      	bls.n	800a3ee <xTaskPriorityInherit+0x7a>
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3ea:	4b15      	ldr	r3, [pc, #84]	@ (800a440 <xTaskPriorityInherit+0xcc>)
 800a3ec:	601a      	str	r2, [r3, #0]
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3f2:	0013      	movs	r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	189b      	adds	r3, r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	4a10      	ldr	r2, [pc, #64]	@ (800a43c <xTaskPriorityInherit+0xc8>)
 800a3fc:	189a      	adds	r2, r3, r2
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	3304      	adds	r3, #4
 800a402:	0019      	movs	r1, r3
 800a404:	0010      	movs	r0, r2
 800a406:	f7fe ff09 	bl	800921c <vListInsertEnd>
 800a40a:	e004      	b.n	800a416 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a40c:	4b0a      	ldr	r3, [pc, #40]	@ (800a438 <xTaskPriorityInherit+0xc4>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a416:	2301      	movs	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]
 800a41a:	e008      	b.n	800a42e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a420:	4b05      	ldr	r3, [pc, #20]	@ (800a438 <xTaskPriorityInherit+0xc4>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a426:	429a      	cmp	r2, r3
 800a428:	d201      	bcs.n	800a42e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a42a:	2301      	movs	r3, #1
 800a42c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a42e:	68fb      	ldr	r3, [r7, #12]
	}
 800a430:	0018      	movs	r0, r3
 800a432:	46bd      	mov	sp, r7
 800a434:	b004      	add	sp, #16
 800a436:	bd80      	pop	{r7, pc}
 800a438:	20000b98 	.word	0x20000b98
 800a43c:	20000b9c 	.word	0x20000b9c
 800a440:	20001034 	.word	0x20001034

0800a444 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a450:	2300      	movs	r3, #0
 800a452:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d046      	beq.n	800a4e8 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a45a:	4b26      	ldr	r3, [pc, #152]	@ (800a4f4 <xTaskPriorityDisinherit+0xb0>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	429a      	cmp	r2, r3
 800a462:	d002      	beq.n	800a46a <xTaskPriorityDisinherit+0x26>
 800a464:	b672      	cpsid	i
 800a466:	46c0      	nop			@ (mov r8, r8)
 800a468:	e7fd      	b.n	800a466 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d102      	bne.n	800a478 <xTaskPriorityDisinherit+0x34>
 800a472:	b672      	cpsid	i
 800a474:	46c0      	nop			@ (mov r8, r8)
 800a476:	e7fd      	b.n	800a474 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a47c:	1e5a      	subs	r2, r3, #1
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d02c      	beq.n	800a4e8 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a492:	2b00      	cmp	r3, #0
 800a494:	d128      	bne.n	800a4e8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	3304      	adds	r3, #4
 800a49a:	0018      	movs	r0, r3
 800a49c:	f7fe ff16 	bl	80092cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ac:	2238      	movs	r2, #56	@ 0x38
 800a4ae:	1ad2      	subs	r2, r2, r3
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a4f8 <xTaskPriorityDisinherit+0xb4>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d903      	bls.n	800a4c8 <xTaskPriorityDisinherit+0x84>
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a4f8 <xTaskPriorityDisinherit+0xb4>)
 800a4c6:	601a      	str	r2, [r3, #0]
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4cc:	0013      	movs	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	189b      	adds	r3, r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4a09      	ldr	r2, [pc, #36]	@ (800a4fc <xTaskPriorityDisinherit+0xb8>)
 800a4d6:	189a      	adds	r2, r3, r2
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	3304      	adds	r3, #4
 800a4dc:	0019      	movs	r1, r3
 800a4de:	0010      	movs	r0, r2
 800a4e0:	f7fe fe9c 	bl	800921c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
	}
 800a4ea:	0018      	movs	r0, r3
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	b004      	add	sp, #16
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	46c0      	nop			@ (mov r8, r8)
 800a4f4:	20000b98 	.word	0x20000b98
 800a4f8:	20001034 	.word	0x20001034
 800a4fc:	20000b9c 	.word	0x20000b9c

0800a500 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a50e:	2301      	movs	r3, #1
 800a510:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d05a      	beq.n	800a5ce <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d102      	bne.n	800a526 <vTaskPriorityDisinheritAfterTimeout+0x26>
 800a520:	b672      	cpsid	i
 800a522:	46c0      	nop			@ (mov r8, r8)
 800a524:	e7fd      	b.n	800a522 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d902      	bls.n	800a536 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	617b      	str	r3, [r7, #20]
 800a534:	e002      	b.n	800a53c <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a53a:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a540:	697a      	ldr	r2, [r7, #20]
 800a542:	429a      	cmp	r2, r3
 800a544:	d043      	beq.n	800a5ce <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d13e      	bne.n	800a5ce <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a550:	4b21      	ldr	r3, [pc, #132]	@ (800a5d8 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	429a      	cmp	r2, r3
 800a558:	d102      	bne.n	800a560 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800a55a:	b672      	cpsid	i
 800a55c:	46c0      	nop			@ (mov r8, r8)
 800a55e:	e7fd      	b.n	800a55c <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a564:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	2b00      	cmp	r3, #0
 800a572:	db04      	blt.n	800a57e <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	2238      	movs	r2, #56	@ 0x38
 800a578:	1ad2      	subs	r2, r2, r3
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	6959      	ldr	r1, [r3, #20]
 800a582:	68ba      	ldr	r2, [r7, #8]
 800a584:	0013      	movs	r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	189b      	adds	r3, r3, r2
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4a13      	ldr	r2, [pc, #76]	@ (800a5dc <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800a58e:	189b      	adds	r3, r3, r2
 800a590:	4299      	cmp	r1, r3
 800a592:	d11c      	bne.n	800a5ce <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	3304      	adds	r3, #4
 800a598:	0018      	movs	r0, r3
 800a59a:	f7fe fe97 	bl	80092cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a5e0 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	429a      	cmp	r2, r3
 800a5a8:	d903      	bls.n	800a5b2 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a5e0 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5b6:	0013      	movs	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	189b      	adds	r3, r3, r2
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	4a07      	ldr	r2, [pc, #28]	@ (800a5dc <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800a5c0:	189a      	adds	r2, r3, r2
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	3304      	adds	r3, #4
 800a5c6:	0019      	movs	r1, r3
 800a5c8:	0010      	movs	r0, r2
 800a5ca:	f7fe fe27 	bl	800921c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a5ce:	46c0      	nop			@ (mov r8, r8)
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	b006      	add	sp, #24
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	46c0      	nop			@ (mov r8, r8)
 800a5d8:	20000b98 	.word	0x20000b98
 800a5dc:	20000b9c 	.word	0x20000b9c
 800a5e0:	20001034 	.word	0x20001034

0800a5e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a5e8:	4b06      	ldr	r3, [pc, #24]	@ (800a604 <pvTaskIncrementMutexHeldCount+0x20>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d004      	beq.n	800a5fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a5f0:	4b04      	ldr	r3, [pc, #16]	@ (800a604 <pvTaskIncrementMutexHeldCount+0x20>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a5f6:	3201      	adds	r2, #1
 800a5f8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a5fa:	4b02      	ldr	r3, [pc, #8]	@ (800a604 <pvTaskIncrementMutexHeldCount+0x20>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
	}
 800a5fe:	0018      	movs	r0, r3
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	20000b98 	.word	0x20000b98

0800a608 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a612:	4b21      	ldr	r3, [pc, #132]	@ (800a698 <prvAddCurrentTaskToDelayedList+0x90>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a618:	4b20      	ldr	r3, [pc, #128]	@ (800a69c <prvAddCurrentTaskToDelayedList+0x94>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	3304      	adds	r3, #4
 800a61e:	0018      	movs	r0, r3
 800a620:	f7fe fe54 	bl	80092cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	3301      	adds	r3, #1
 800a628:	d10b      	bne.n	800a642 <prvAddCurrentTaskToDelayedList+0x3a>
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d008      	beq.n	800a642 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a630:	4b1a      	ldr	r3, [pc, #104]	@ (800a69c <prvAddCurrentTaskToDelayedList+0x94>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	1d1a      	adds	r2, r3, #4
 800a636:	4b1a      	ldr	r3, [pc, #104]	@ (800a6a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a638:	0011      	movs	r1, r2
 800a63a:	0018      	movs	r0, r3
 800a63c:	f7fe fdee 	bl	800921c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a640:	e026      	b.n	800a690 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a642:	68fa      	ldr	r2, [r7, #12]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	18d3      	adds	r3, r2, r3
 800a648:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a64a:	4b14      	ldr	r3, [pc, #80]	@ (800a69c <prvAddCurrentTaskToDelayedList+0x94>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a652:	68ba      	ldr	r2, [r7, #8]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	429a      	cmp	r2, r3
 800a658:	d209      	bcs.n	800a66e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a65a:	4b12      	ldr	r3, [pc, #72]	@ (800a6a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	4b0f      	ldr	r3, [pc, #60]	@ (800a69c <prvAddCurrentTaskToDelayedList+0x94>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3304      	adds	r3, #4
 800a664:	0019      	movs	r1, r3
 800a666:	0010      	movs	r0, r2
 800a668:	f7fe fdfa 	bl	8009260 <vListInsert>
}
 800a66c:	e010      	b.n	800a690 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a66e:	4b0e      	ldr	r3, [pc, #56]	@ (800a6a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	4b0a      	ldr	r3, [pc, #40]	@ (800a69c <prvAddCurrentTaskToDelayedList+0x94>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3304      	adds	r3, #4
 800a678:	0019      	movs	r1, r3
 800a67a:	0010      	movs	r0, r2
 800a67c:	f7fe fdf0 	bl	8009260 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a680:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	68ba      	ldr	r2, [r7, #8]
 800a686:	429a      	cmp	r2, r3
 800a688:	d202      	bcs.n	800a690 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a68a:	4b08      	ldr	r3, [pc, #32]	@ (800a6ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	601a      	str	r2, [r3, #0]
}
 800a690:	46c0      	nop			@ (mov r8, r8)
 800a692:	46bd      	mov	sp, r7
 800a694:	b004      	add	sp, #16
 800a696:	bd80      	pop	{r7, pc}
 800a698:	20001030 	.word	0x20001030
 800a69c:	20000b98 	.word	0x20000b98
 800a6a0:	20001018 	.word	0x20001018
 800a6a4:	20001000 	.word	0x20001000
 800a6a8:	20000ffc 	.word	0x20000ffc
 800a6ac:	20001048 	.word	0x20001048

0800a6b0 <SVC_Handler>:
	}
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800a6b4:	46c0      	nop			@ (mov r8, r8)
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
	...

0800a6bc <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a6c0:	4b05      	ldr	r3, [pc, #20]	@ (800a6d8 <vPortYield+0x1c>)
 800a6c2:	2280      	movs	r2, #128	@ 0x80
 800a6c4:	0552      	lsls	r2, r2, #21
 800a6c6:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800a6c8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a6cc:	f3bf 8f6f 	isb	sy
}
 800a6d0:	46c0      	nop			@ (mov r8, r8)
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	46c0      	nop			@ (mov r8, r8)
 800a6d8:	e000ed04 	.word	0xe000ed04

0800a6dc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800a6e0:	b672      	cpsid	i
	uxCriticalNesting++;
 800a6e2:	4b06      	ldr	r3, [pc, #24]	@ (800a6fc <vPortEnterCritical+0x20>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	1c5a      	adds	r2, r3, #1
 800a6e8:	4b04      	ldr	r3, [pc, #16]	@ (800a6fc <vPortEnterCritical+0x20>)
 800a6ea:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800a6ec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a6f0:	f3bf 8f6f 	isb	sy
}
 800a6f4:	46c0      	nop			@ (mov r8, r8)
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	46c0      	nop			@ (mov r8, r8)
 800a6fc:	200000e4 	.word	0x200000e4

0800a700 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a704:	4b09      	ldr	r3, [pc, #36]	@ (800a72c <vPortExitCritical+0x2c>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d102      	bne.n	800a712 <vPortExitCritical+0x12>
 800a70c:	b672      	cpsid	i
 800a70e:	46c0      	nop			@ (mov r8, r8)
 800a710:	e7fd      	b.n	800a70e <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800a712:	4b06      	ldr	r3, [pc, #24]	@ (800a72c <vPortExitCritical+0x2c>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	1e5a      	subs	r2, r3, #1
 800a718:	4b04      	ldr	r3, [pc, #16]	@ (800a72c <vPortExitCritical+0x2c>)
 800a71a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800a71c:	4b03      	ldr	r3, [pc, #12]	@ (800a72c <vPortExitCritical+0x2c>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d100      	bne.n	800a726 <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 800a724:	b662      	cpsie	i
	}
}
 800a726:	46c0      	nop			@ (mov r8, r8)
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	200000e4 	.word	0x200000e4

0800a730 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800a730:	f3ef 8010 	mrs	r0, PRIMASK
 800a734:	b672      	cpsid	i
 800a736:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800a738:	46c0      	nop			@ (mov r8, r8)
 800a73a:	0018      	movs	r0, r3

0800a73c <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800a73c:	f380 8810 	msr	PRIMASK, r0
 800a740:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800a742:	46c0      	nop			@ (mov r8, r8)
	...

0800a750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a750:	f3ef 8009 	mrs	r0, PSP
 800a754:	4b0e      	ldr	r3, [pc, #56]	@ (800a790 <pxCurrentTCBConst>)
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	3820      	subs	r0, #32
 800a75a:	6010      	str	r0, [r2, #0]
 800a75c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800a75e:	4644      	mov	r4, r8
 800a760:	464d      	mov	r5, r9
 800a762:	4656      	mov	r6, sl
 800a764:	465f      	mov	r7, fp
 800a766:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800a768:	b508      	push	{r3, lr}
 800a76a:	b672      	cpsid	i
 800a76c:	f7ff fc80 	bl	800a070 <vTaskSwitchContext>
 800a770:	b662      	cpsie	i
 800a772:	bc0c      	pop	{r2, r3}
 800a774:	6811      	ldr	r1, [r2, #0]
 800a776:	6808      	ldr	r0, [r1, #0]
 800a778:	3010      	adds	r0, #16
 800a77a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800a77c:	46a0      	mov	r8, r4
 800a77e:	46a9      	mov	r9, r5
 800a780:	46b2      	mov	sl, r6
 800a782:	46bb      	mov	fp, r7
 800a784:	f380 8809 	msr	PSP, r0
 800a788:	3820      	subs	r0, #32
 800a78a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800a78c:	4718      	bx	r3
 800a78e:	46c0      	nop			@ (mov r8, r8)

0800a790 <pxCurrentTCBConst>:
 800a790:	20000b98 	.word	0x20000b98
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800a794:	46c0      	nop			@ (mov r8, r8)
 800a796:	46c0      	nop			@ (mov r8, r8)

0800a798 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800a79e:	f7ff ffc7 	bl	800a730 <ulSetInterruptMaskFromISR>
 800a7a2:	0003      	movs	r3, r0
 800a7a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a7a6:	f7ff fbb3 	bl	8009f10 <xTaskIncrementTick>
 800a7aa:	1e03      	subs	r3, r0, #0
 800a7ac:	d003      	beq.n	800a7b6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a7ae:	4b06      	ldr	r3, [pc, #24]	@ (800a7c8 <xPortSysTickHandler+0x30>)
 800a7b0:	2280      	movs	r2, #128	@ 0x80
 800a7b2:	0552      	lsls	r2, r2, #21
 800a7b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	0018      	movs	r0, r3
 800a7ba:	f7ff ffbf 	bl	800a73c <vClearInterruptMaskFromISR>
}
 800a7be:	46c0      	nop			@ (mov r8, r8)
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	b002      	add	sp, #8
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	46c0      	nop			@ (mov r8, r8)
 800a7c8:	e000ed04 	.word	0xe000ed04

0800a7cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800a7d8:	f7ff fb02 	bl	8009de0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a7dc:	4b4d      	ldr	r3, [pc, #308]	@ (800a914 <pvPortMalloc+0x148>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d101      	bne.n	800a7e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7e4:	f000 f8f2 	bl	800a9cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7e8:	4b4b      	ldr	r3, [pc, #300]	@ (800a918 <pvPortMalloc+0x14c>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	4013      	ands	r3, r2
 800a7f0:	d000      	beq.n	800a7f4 <pvPortMalloc+0x28>
 800a7f2:	e080      	b.n	800a8f6 <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d013      	beq.n	800a822 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800a7fa:	2208      	movs	r2, #8
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	189b      	adds	r3, r3, r2
 800a800:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2207      	movs	r2, #7
 800a806:	4013      	ands	r3, r2
 800a808:	d00b      	beq.n	800a822 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2207      	movs	r2, #7
 800a80e:	4393      	bics	r3, r2
 800a810:	3308      	adds	r3, #8
 800a812:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2207      	movs	r2, #7
 800a818:	4013      	ands	r3, r2
 800a81a:	d002      	beq.n	800a822 <pvPortMalloc+0x56>
 800a81c:	b672      	cpsid	i
 800a81e:	46c0      	nop			@ (mov r8, r8)
 800a820:	e7fd      	b.n	800a81e <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d066      	beq.n	800a8f6 <pvPortMalloc+0x12a>
 800a828:	4b3c      	ldr	r3, [pc, #240]	@ (800a91c <pvPortMalloc+0x150>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d861      	bhi.n	800a8f6 <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a832:	4b3b      	ldr	r3, [pc, #236]	@ (800a920 <pvPortMalloc+0x154>)
 800a834:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800a836:	4b3a      	ldr	r3, [pc, #232]	@ (800a920 <pvPortMalloc+0x154>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a83c:	e004      	b.n	800a848 <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d903      	bls.n	800a85a <pvPortMalloc+0x8e>
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1f1      	bne.n	800a83e <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a85a:	4b2e      	ldr	r3, [pc, #184]	@ (800a914 <pvPortMalloc+0x148>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	697a      	ldr	r2, [r7, #20]
 800a860:	429a      	cmp	r2, r3
 800a862:	d048      	beq.n	800a8f6 <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2208      	movs	r2, #8
 800a86a:	189b      	adds	r3, r3, r2
 800a86c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	681a      	ldr	r2, [r3, #0]
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	1ad2      	subs	r2, r2, r3
 800a87e:	2308      	movs	r3, #8
 800a880:	005b      	lsls	r3, r3, #1
 800a882:	429a      	cmp	r2, r3
 800a884:	d917      	bls.n	800a8b6 <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a886:	697a      	ldr	r2, [r7, #20]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	18d3      	adds	r3, r2, r3
 800a88c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	2207      	movs	r2, #7
 800a892:	4013      	ands	r3, r2
 800a894:	d002      	beq.n	800a89c <pvPortMalloc+0xd0>
 800a896:	b672      	cpsid	i
 800a898:	46c0      	nop			@ (mov r8, r8)
 800a89a:	e7fd      	b.n	800a898 <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	685a      	ldr	r2, [r3, #4]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	1ad2      	subs	r2, r2, r3
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	0018      	movs	r0, r3
 800a8b2:	f000 f8eb 	bl	800aa8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8b6:	4b19      	ldr	r3, [pc, #100]	@ (800a91c <pvPortMalloc+0x150>)
 800a8b8:	681a      	ldr	r2, [r3, #0]
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	1ad2      	subs	r2, r2, r3
 800a8c0:	4b16      	ldr	r3, [pc, #88]	@ (800a91c <pvPortMalloc+0x150>)
 800a8c2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8c4:	4b15      	ldr	r3, [pc, #84]	@ (800a91c <pvPortMalloc+0x150>)
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	4b16      	ldr	r3, [pc, #88]	@ (800a924 <pvPortMalloc+0x158>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d203      	bcs.n	800a8d8 <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8d0:	4b12      	ldr	r3, [pc, #72]	@ (800a91c <pvPortMalloc+0x150>)
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	4b13      	ldr	r3, [pc, #76]	@ (800a924 <pvPortMalloc+0x158>)
 800a8d6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	685a      	ldr	r2, [r3, #4]
 800a8dc:	4b0e      	ldr	r3, [pc, #56]	@ (800a918 <pvPortMalloc+0x14c>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	431a      	orrs	r2, r3
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a928 <pvPortMalloc+0x15c>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	1c5a      	adds	r2, r3, #1
 800a8f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a928 <pvPortMalloc+0x15c>)
 800a8f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8f6:	f7ff fa7f 	bl	8009df8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2207      	movs	r2, #7
 800a8fe:	4013      	ands	r3, r2
 800a900:	d002      	beq.n	800a908 <pvPortMalloc+0x13c>
 800a902:	b672      	cpsid	i
 800a904:	46c0      	nop			@ (mov r8, r8)
 800a906:	e7fd      	b.n	800a904 <pvPortMalloc+0x138>
	return pvReturn;
 800a908:	68fb      	ldr	r3, [r7, #12]
}
 800a90a:	0018      	movs	r0, r3
 800a90c:	46bd      	mov	sp, r7
 800a90e:	b006      	add	sp, #24
 800a910:	bd80      	pop	{r7, pc}
 800a912:	46c0      	nop			@ (mov r8, r8)
 800a914:	20001c58 	.word	0x20001c58
 800a918:	20001c6c 	.word	0x20001c6c
 800a91c:	20001c5c 	.word	0x20001c5c
 800a920:	20001c50 	.word	0x20001c50
 800a924:	20001c60 	.word	0x20001c60
 800a928:	20001c64 	.word	0x20001c64

0800a92c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d03c      	beq.n	800a9b8 <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a93e:	2308      	movs	r3, #8
 800a940:	425b      	negs	r3, r3
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	18d3      	adds	r3, r2, r3
 800a946:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	685a      	ldr	r2, [r3, #4]
 800a950:	4b1b      	ldr	r3, [pc, #108]	@ (800a9c0 <vPortFree+0x94>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4013      	ands	r3, r2
 800a956:	d102      	bne.n	800a95e <vPortFree+0x32>
 800a958:	b672      	cpsid	i
 800a95a:	46c0      	nop			@ (mov r8, r8)
 800a95c:	e7fd      	b.n	800a95a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d002      	beq.n	800a96c <vPortFree+0x40>
 800a966:	b672      	cpsid	i
 800a968:	46c0      	nop			@ (mov r8, r8)
 800a96a:	e7fd      	b.n	800a968 <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	685a      	ldr	r2, [r3, #4]
 800a970:	4b13      	ldr	r3, [pc, #76]	@ (800a9c0 <vPortFree+0x94>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4013      	ands	r3, r2
 800a976:	d01f      	beq.n	800a9b8 <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d11b      	bne.n	800a9b8 <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	685a      	ldr	r2, [r3, #4]
 800a984:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c0 <vPortFree+0x94>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	43db      	mvns	r3, r3
 800a98a:	401a      	ands	r2, r3
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a990:	f7ff fa26 	bl	8009de0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	685a      	ldr	r2, [r3, #4]
 800a998:	4b0a      	ldr	r3, [pc, #40]	@ (800a9c4 <vPortFree+0x98>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	18d2      	adds	r2, r2, r3
 800a99e:	4b09      	ldr	r3, [pc, #36]	@ (800a9c4 <vPortFree+0x98>)
 800a9a0:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	0018      	movs	r0, r3
 800a9a6:	f000 f871 	bl	800aa8c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9aa:	4b07      	ldr	r3, [pc, #28]	@ (800a9c8 <vPortFree+0x9c>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	1c5a      	adds	r2, r3, #1
 800a9b0:	4b05      	ldr	r3, [pc, #20]	@ (800a9c8 <vPortFree+0x9c>)
 800a9b2:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800a9b4:	f7ff fa20 	bl	8009df8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9b8:	46c0      	nop			@ (mov r8, r8)
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	b004      	add	sp, #16
 800a9be:	bd80      	pop	{r7, pc}
 800a9c0:	20001c6c 	.word	0x20001c6c
 800a9c4:	20001c5c 	.word	0x20001c5c
 800a9c8:	20001c68 	.word	0x20001c68

0800a9cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b084      	sub	sp, #16
 800a9d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9d2:	23c0      	movs	r3, #192	@ 0xc0
 800a9d4:	011b      	lsls	r3, r3, #4
 800a9d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9d8:	4b26      	ldr	r3, [pc, #152]	@ (800aa74 <prvHeapInit+0xa8>)
 800a9da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2207      	movs	r2, #7
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	d00c      	beq.n	800a9fe <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	3307      	adds	r3, #7
 800a9e8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2207      	movs	r2, #7
 800a9ee:	4393      	bics	r3, r2
 800a9f0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9f2:	68ba      	ldr	r2, [r7, #8]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	1ad2      	subs	r2, r2, r3
 800a9f8:	4b1e      	ldr	r3, [pc, #120]	@ (800aa74 <prvHeapInit+0xa8>)
 800a9fa:	18d3      	adds	r3, r2, r3
 800a9fc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa02:	4b1d      	ldr	r3, [pc, #116]	@ (800aa78 <prvHeapInit+0xac>)
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa08:	4b1b      	ldr	r3, [pc, #108]	@ (800aa78 <prvHeapInit+0xac>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	18d3      	adds	r3, r2, r3
 800aa14:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa16:	2208      	movs	r2, #8
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	1a9b      	subs	r3, r3, r2
 800aa1c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2207      	movs	r2, #7
 800aa22:	4393      	bics	r3, r2
 800aa24:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa26:	68fa      	ldr	r2, [r7, #12]
 800aa28:	4b14      	ldr	r3, [pc, #80]	@ (800aa7c <prvHeapInit+0xb0>)
 800aa2a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800aa2c:	4b13      	ldr	r3, [pc, #76]	@ (800aa7c <prvHeapInit+0xb0>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2200      	movs	r2, #0
 800aa32:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa34:	4b11      	ldr	r3, [pc, #68]	@ (800aa7c <prvHeapInit+0xb0>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	68fa      	ldr	r2, [r7, #12]
 800aa44:	1ad2      	subs	r2, r2, r3
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa4a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa7c <prvHeapInit+0xb0>)
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	685a      	ldr	r2, [r3, #4]
 800aa56:	4b0a      	ldr	r3, [pc, #40]	@ (800aa80 <prvHeapInit+0xb4>)
 800aa58:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	4b09      	ldr	r3, [pc, #36]	@ (800aa84 <prvHeapInit+0xb8>)
 800aa60:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa62:	4b09      	ldr	r3, [pc, #36]	@ (800aa88 <prvHeapInit+0xbc>)
 800aa64:	2280      	movs	r2, #128	@ 0x80
 800aa66:	0612      	lsls	r2, r2, #24
 800aa68:	601a      	str	r2, [r3, #0]
}
 800aa6a:	46c0      	nop			@ (mov r8, r8)
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	b004      	add	sp, #16
 800aa70:	bd80      	pop	{r7, pc}
 800aa72:	46c0      	nop			@ (mov r8, r8)
 800aa74:	20001050 	.word	0x20001050
 800aa78:	20001c50 	.word	0x20001c50
 800aa7c:	20001c58 	.word	0x20001c58
 800aa80:	20001c60 	.word	0x20001c60
 800aa84:	20001c5c 	.word	0x20001c5c
 800aa88:	20001c6c 	.word	0x20001c6c

0800aa8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa94:	4b27      	ldr	r3, [pc, #156]	@ (800ab34 <prvInsertBlockIntoFreeList+0xa8>)
 800aa96:	60fb      	str	r3, [r7, #12]
 800aa98:	e002      	b.n	800aaa0 <prvInsertBlockIntoFreeList+0x14>
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d8f7      	bhi.n	800aa9a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	685b      	ldr	r3, [r3, #4]
 800aab2:	68ba      	ldr	r2, [r7, #8]
 800aab4:	18d3      	adds	r3, r2, r3
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d108      	bne.n	800aace <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	685a      	ldr	r2, [r3, #4]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	18d2      	adds	r2, r2, r3
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	685b      	ldr	r3, [r3, #4]
 800aad6:	68ba      	ldr	r2, [r7, #8]
 800aad8:	18d2      	adds	r2, r2, r3
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d118      	bne.n	800ab14 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	4b14      	ldr	r3, [pc, #80]	@ (800ab38 <prvInsertBlockIntoFreeList+0xac>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d00d      	beq.n	800ab0a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	685a      	ldr	r2, [r3, #4]
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	18d2      	adds	r2, r2, r3
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	601a      	str	r2, [r3, #0]
 800ab08:	e008      	b.n	800ab1c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ab38 <prvInsertBlockIntoFreeList+0xac>)
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	601a      	str	r2, [r3, #0]
 800ab12:	e003      	b.n	800ab1c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab1c:	68fa      	ldr	r2, [r7, #12]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d002      	beq.n	800ab2a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	687a      	ldr	r2, [r7, #4]
 800ab28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab2a:	46c0      	nop			@ (mov r8, r8)
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	b004      	add	sp, #16
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	46c0      	nop			@ (mov r8, r8)
 800ab34:	20001c50 	.word	0x20001c50
 800ab38:	20001c58 	.word	0x20001c58

0800ab3c <siprintf>:
 800ab3c:	b40e      	push	{r1, r2, r3}
 800ab3e:	b500      	push	{lr}
 800ab40:	490b      	ldr	r1, [pc, #44]	@ (800ab70 <siprintf+0x34>)
 800ab42:	b09c      	sub	sp, #112	@ 0x70
 800ab44:	ab1d      	add	r3, sp, #116	@ 0x74
 800ab46:	9002      	str	r0, [sp, #8]
 800ab48:	9006      	str	r0, [sp, #24]
 800ab4a:	9107      	str	r1, [sp, #28]
 800ab4c:	9104      	str	r1, [sp, #16]
 800ab4e:	4809      	ldr	r0, [pc, #36]	@ (800ab74 <siprintf+0x38>)
 800ab50:	4909      	ldr	r1, [pc, #36]	@ (800ab78 <siprintf+0x3c>)
 800ab52:	cb04      	ldmia	r3!, {r2}
 800ab54:	9105      	str	r1, [sp, #20]
 800ab56:	6800      	ldr	r0, [r0, #0]
 800ab58:	a902      	add	r1, sp, #8
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	f000 f8f6 	bl	800ad4c <_svfiprintf_r>
 800ab60:	2200      	movs	r2, #0
 800ab62:	9b02      	ldr	r3, [sp, #8]
 800ab64:	701a      	strb	r2, [r3, #0]
 800ab66:	b01c      	add	sp, #112	@ 0x70
 800ab68:	bc08      	pop	{r3}
 800ab6a:	b003      	add	sp, #12
 800ab6c:	4718      	bx	r3
 800ab6e:	46c0      	nop			@ (mov r8, r8)
 800ab70:	7fffffff 	.word	0x7fffffff
 800ab74:	200000e8 	.word	0x200000e8
 800ab78:	ffff0208 	.word	0xffff0208

0800ab7c <memset>:
 800ab7c:	0003      	movs	r3, r0
 800ab7e:	1882      	adds	r2, r0, r2
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d100      	bne.n	800ab86 <memset+0xa>
 800ab84:	4770      	bx	lr
 800ab86:	7019      	strb	r1, [r3, #0]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	e7f9      	b.n	800ab80 <memset+0x4>

0800ab8c <__errno>:
 800ab8c:	4b01      	ldr	r3, [pc, #4]	@ (800ab94 <__errno+0x8>)
 800ab8e:	6818      	ldr	r0, [r3, #0]
 800ab90:	4770      	bx	lr
 800ab92:	46c0      	nop			@ (mov r8, r8)
 800ab94:	200000e8 	.word	0x200000e8

0800ab98 <__libc_init_array>:
 800ab98:	b570      	push	{r4, r5, r6, lr}
 800ab9a:	2600      	movs	r6, #0
 800ab9c:	4c0c      	ldr	r4, [pc, #48]	@ (800abd0 <__libc_init_array+0x38>)
 800ab9e:	4d0d      	ldr	r5, [pc, #52]	@ (800abd4 <__libc_init_array+0x3c>)
 800aba0:	1b64      	subs	r4, r4, r5
 800aba2:	10a4      	asrs	r4, r4, #2
 800aba4:	42a6      	cmp	r6, r4
 800aba6:	d109      	bne.n	800abbc <__libc_init_array+0x24>
 800aba8:	2600      	movs	r6, #0
 800abaa:	f000 fc65 	bl	800b478 <_init>
 800abae:	4c0a      	ldr	r4, [pc, #40]	@ (800abd8 <__libc_init_array+0x40>)
 800abb0:	4d0a      	ldr	r5, [pc, #40]	@ (800abdc <__libc_init_array+0x44>)
 800abb2:	1b64      	subs	r4, r4, r5
 800abb4:	10a4      	asrs	r4, r4, #2
 800abb6:	42a6      	cmp	r6, r4
 800abb8:	d105      	bne.n	800abc6 <__libc_init_array+0x2e>
 800abba:	bd70      	pop	{r4, r5, r6, pc}
 800abbc:	00b3      	lsls	r3, r6, #2
 800abbe:	58eb      	ldr	r3, [r5, r3]
 800abc0:	4798      	blx	r3
 800abc2:	3601      	adds	r6, #1
 800abc4:	e7ee      	b.n	800aba4 <__libc_init_array+0xc>
 800abc6:	00b3      	lsls	r3, r6, #2
 800abc8:	58eb      	ldr	r3, [r5, r3]
 800abca:	4798      	blx	r3
 800abcc:	3601      	adds	r6, #1
 800abce:	e7f2      	b.n	800abb6 <__libc_init_array+0x1e>
 800abd0:	0800b780 	.word	0x0800b780
 800abd4:	0800b780 	.word	0x0800b780
 800abd8:	0800b784 	.word	0x0800b784
 800abdc:	0800b780 	.word	0x0800b780

0800abe0 <__retarget_lock_acquire_recursive>:
 800abe0:	4770      	bx	lr

0800abe2 <__retarget_lock_release_recursive>:
 800abe2:	4770      	bx	lr

0800abe4 <memcpy>:
 800abe4:	2300      	movs	r3, #0
 800abe6:	b510      	push	{r4, lr}
 800abe8:	429a      	cmp	r2, r3
 800abea:	d100      	bne.n	800abee <memcpy+0xa>
 800abec:	bd10      	pop	{r4, pc}
 800abee:	5ccc      	ldrb	r4, [r1, r3]
 800abf0:	54c4      	strb	r4, [r0, r3]
 800abf2:	3301      	adds	r3, #1
 800abf4:	e7f8      	b.n	800abe8 <memcpy+0x4>
	...

0800abf8 <_free_r>:
 800abf8:	b570      	push	{r4, r5, r6, lr}
 800abfa:	0005      	movs	r5, r0
 800abfc:	1e0c      	subs	r4, r1, #0
 800abfe:	d010      	beq.n	800ac22 <_free_r+0x2a>
 800ac00:	3c04      	subs	r4, #4
 800ac02:	6823      	ldr	r3, [r4, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	da00      	bge.n	800ac0a <_free_r+0x12>
 800ac08:	18e4      	adds	r4, r4, r3
 800ac0a:	0028      	movs	r0, r5
 800ac0c:	f000 fbbc 	bl	800b388 <__malloc_lock>
 800ac10:	4a1d      	ldr	r2, [pc, #116]	@ (800ac88 <_free_r+0x90>)
 800ac12:	6813      	ldr	r3, [r2, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d105      	bne.n	800ac24 <_free_r+0x2c>
 800ac18:	6063      	str	r3, [r4, #4]
 800ac1a:	6014      	str	r4, [r2, #0]
 800ac1c:	0028      	movs	r0, r5
 800ac1e:	f000 fbbb 	bl	800b398 <__malloc_unlock>
 800ac22:	bd70      	pop	{r4, r5, r6, pc}
 800ac24:	42a3      	cmp	r3, r4
 800ac26:	d908      	bls.n	800ac3a <_free_r+0x42>
 800ac28:	6820      	ldr	r0, [r4, #0]
 800ac2a:	1821      	adds	r1, r4, r0
 800ac2c:	428b      	cmp	r3, r1
 800ac2e:	d1f3      	bne.n	800ac18 <_free_r+0x20>
 800ac30:	6819      	ldr	r1, [r3, #0]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	1809      	adds	r1, r1, r0
 800ac36:	6021      	str	r1, [r4, #0]
 800ac38:	e7ee      	b.n	800ac18 <_free_r+0x20>
 800ac3a:	001a      	movs	r2, r3
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d001      	beq.n	800ac46 <_free_r+0x4e>
 800ac42:	42a3      	cmp	r3, r4
 800ac44:	d9f9      	bls.n	800ac3a <_free_r+0x42>
 800ac46:	6811      	ldr	r1, [r2, #0]
 800ac48:	1850      	adds	r0, r2, r1
 800ac4a:	42a0      	cmp	r0, r4
 800ac4c:	d10b      	bne.n	800ac66 <_free_r+0x6e>
 800ac4e:	6820      	ldr	r0, [r4, #0]
 800ac50:	1809      	adds	r1, r1, r0
 800ac52:	1850      	adds	r0, r2, r1
 800ac54:	6011      	str	r1, [r2, #0]
 800ac56:	4283      	cmp	r3, r0
 800ac58:	d1e0      	bne.n	800ac1c <_free_r+0x24>
 800ac5a:	6818      	ldr	r0, [r3, #0]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	1841      	adds	r1, r0, r1
 800ac60:	6011      	str	r1, [r2, #0]
 800ac62:	6053      	str	r3, [r2, #4]
 800ac64:	e7da      	b.n	800ac1c <_free_r+0x24>
 800ac66:	42a0      	cmp	r0, r4
 800ac68:	d902      	bls.n	800ac70 <_free_r+0x78>
 800ac6a:	230c      	movs	r3, #12
 800ac6c:	602b      	str	r3, [r5, #0]
 800ac6e:	e7d5      	b.n	800ac1c <_free_r+0x24>
 800ac70:	6820      	ldr	r0, [r4, #0]
 800ac72:	1821      	adds	r1, r4, r0
 800ac74:	428b      	cmp	r3, r1
 800ac76:	d103      	bne.n	800ac80 <_free_r+0x88>
 800ac78:	6819      	ldr	r1, [r3, #0]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	1809      	adds	r1, r1, r0
 800ac7e:	6021      	str	r1, [r4, #0]
 800ac80:	6063      	str	r3, [r4, #4]
 800ac82:	6054      	str	r4, [r2, #4]
 800ac84:	e7ca      	b.n	800ac1c <_free_r+0x24>
 800ac86:	46c0      	nop			@ (mov r8, r8)
 800ac88:	20001db4 	.word	0x20001db4

0800ac8c <__ssputs_r>:
 800ac8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac8e:	688e      	ldr	r6, [r1, #8]
 800ac90:	b085      	sub	sp, #20
 800ac92:	001f      	movs	r7, r3
 800ac94:	000c      	movs	r4, r1
 800ac96:	680b      	ldr	r3, [r1, #0]
 800ac98:	9002      	str	r0, [sp, #8]
 800ac9a:	9203      	str	r2, [sp, #12]
 800ac9c:	42be      	cmp	r6, r7
 800ac9e:	d830      	bhi.n	800ad02 <__ssputs_r+0x76>
 800aca0:	210c      	movs	r1, #12
 800aca2:	5e62      	ldrsh	r2, [r4, r1]
 800aca4:	2190      	movs	r1, #144	@ 0x90
 800aca6:	00c9      	lsls	r1, r1, #3
 800aca8:	420a      	tst	r2, r1
 800acaa:	d028      	beq.n	800acfe <__ssputs_r+0x72>
 800acac:	2003      	movs	r0, #3
 800acae:	6921      	ldr	r1, [r4, #16]
 800acb0:	1a5b      	subs	r3, r3, r1
 800acb2:	9301      	str	r3, [sp, #4]
 800acb4:	6963      	ldr	r3, [r4, #20]
 800acb6:	4343      	muls	r3, r0
 800acb8:	9801      	ldr	r0, [sp, #4]
 800acba:	0fdd      	lsrs	r5, r3, #31
 800acbc:	18ed      	adds	r5, r5, r3
 800acbe:	1c7b      	adds	r3, r7, #1
 800acc0:	181b      	adds	r3, r3, r0
 800acc2:	106d      	asrs	r5, r5, #1
 800acc4:	42ab      	cmp	r3, r5
 800acc6:	d900      	bls.n	800acca <__ssputs_r+0x3e>
 800acc8:	001d      	movs	r5, r3
 800acca:	0552      	lsls	r2, r2, #21
 800accc:	d528      	bpl.n	800ad20 <__ssputs_r+0x94>
 800acce:	0029      	movs	r1, r5
 800acd0:	9802      	ldr	r0, [sp, #8]
 800acd2:	f000 f95b 	bl	800af8c <_malloc_r>
 800acd6:	1e06      	subs	r6, r0, #0
 800acd8:	d02c      	beq.n	800ad34 <__ssputs_r+0xa8>
 800acda:	9a01      	ldr	r2, [sp, #4]
 800acdc:	6921      	ldr	r1, [r4, #16]
 800acde:	f7ff ff81 	bl	800abe4 <memcpy>
 800ace2:	89a2      	ldrh	r2, [r4, #12]
 800ace4:	4b18      	ldr	r3, [pc, #96]	@ (800ad48 <__ssputs_r+0xbc>)
 800ace6:	401a      	ands	r2, r3
 800ace8:	2380      	movs	r3, #128	@ 0x80
 800acea:	4313      	orrs	r3, r2
 800acec:	81a3      	strh	r3, [r4, #12]
 800acee:	9b01      	ldr	r3, [sp, #4]
 800acf0:	6126      	str	r6, [r4, #16]
 800acf2:	18f6      	adds	r6, r6, r3
 800acf4:	6026      	str	r6, [r4, #0]
 800acf6:	003e      	movs	r6, r7
 800acf8:	6165      	str	r5, [r4, #20]
 800acfa:	1aed      	subs	r5, r5, r3
 800acfc:	60a5      	str	r5, [r4, #8]
 800acfe:	42be      	cmp	r6, r7
 800ad00:	d900      	bls.n	800ad04 <__ssputs_r+0x78>
 800ad02:	003e      	movs	r6, r7
 800ad04:	0032      	movs	r2, r6
 800ad06:	9903      	ldr	r1, [sp, #12]
 800ad08:	6820      	ldr	r0, [r4, #0]
 800ad0a:	f000 fb7c 	bl	800b406 <memmove>
 800ad0e:	2000      	movs	r0, #0
 800ad10:	68a3      	ldr	r3, [r4, #8]
 800ad12:	1b9b      	subs	r3, r3, r6
 800ad14:	60a3      	str	r3, [r4, #8]
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	199b      	adds	r3, r3, r6
 800ad1a:	6023      	str	r3, [r4, #0]
 800ad1c:	b005      	add	sp, #20
 800ad1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad20:	002a      	movs	r2, r5
 800ad22:	9802      	ldr	r0, [sp, #8]
 800ad24:	f000 fb40 	bl	800b3a8 <_realloc_r>
 800ad28:	1e06      	subs	r6, r0, #0
 800ad2a:	d1e0      	bne.n	800acee <__ssputs_r+0x62>
 800ad2c:	6921      	ldr	r1, [r4, #16]
 800ad2e:	9802      	ldr	r0, [sp, #8]
 800ad30:	f7ff ff62 	bl	800abf8 <_free_r>
 800ad34:	230c      	movs	r3, #12
 800ad36:	2001      	movs	r0, #1
 800ad38:	9a02      	ldr	r2, [sp, #8]
 800ad3a:	4240      	negs	r0, r0
 800ad3c:	6013      	str	r3, [r2, #0]
 800ad3e:	89a2      	ldrh	r2, [r4, #12]
 800ad40:	3334      	adds	r3, #52	@ 0x34
 800ad42:	4313      	orrs	r3, r2
 800ad44:	81a3      	strh	r3, [r4, #12]
 800ad46:	e7e9      	b.n	800ad1c <__ssputs_r+0x90>
 800ad48:	fffffb7f 	.word	0xfffffb7f

0800ad4c <_svfiprintf_r>:
 800ad4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad4e:	b0a1      	sub	sp, #132	@ 0x84
 800ad50:	9003      	str	r0, [sp, #12]
 800ad52:	001d      	movs	r5, r3
 800ad54:	898b      	ldrh	r3, [r1, #12]
 800ad56:	000f      	movs	r7, r1
 800ad58:	0016      	movs	r6, r2
 800ad5a:	061b      	lsls	r3, r3, #24
 800ad5c:	d511      	bpl.n	800ad82 <_svfiprintf_r+0x36>
 800ad5e:	690b      	ldr	r3, [r1, #16]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d10e      	bne.n	800ad82 <_svfiprintf_r+0x36>
 800ad64:	2140      	movs	r1, #64	@ 0x40
 800ad66:	f000 f911 	bl	800af8c <_malloc_r>
 800ad6a:	6038      	str	r0, [r7, #0]
 800ad6c:	6138      	str	r0, [r7, #16]
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d105      	bne.n	800ad7e <_svfiprintf_r+0x32>
 800ad72:	230c      	movs	r3, #12
 800ad74:	9a03      	ldr	r2, [sp, #12]
 800ad76:	6013      	str	r3, [r2, #0]
 800ad78:	2001      	movs	r0, #1
 800ad7a:	4240      	negs	r0, r0
 800ad7c:	e0cf      	b.n	800af1e <_svfiprintf_r+0x1d2>
 800ad7e:	2340      	movs	r3, #64	@ 0x40
 800ad80:	617b      	str	r3, [r7, #20]
 800ad82:	2300      	movs	r3, #0
 800ad84:	ac08      	add	r4, sp, #32
 800ad86:	6163      	str	r3, [r4, #20]
 800ad88:	3320      	adds	r3, #32
 800ad8a:	7663      	strb	r3, [r4, #25]
 800ad8c:	3310      	adds	r3, #16
 800ad8e:	76a3      	strb	r3, [r4, #26]
 800ad90:	9507      	str	r5, [sp, #28]
 800ad92:	0035      	movs	r5, r6
 800ad94:	782b      	ldrb	r3, [r5, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d001      	beq.n	800ad9e <_svfiprintf_r+0x52>
 800ad9a:	2b25      	cmp	r3, #37	@ 0x25
 800ad9c:	d148      	bne.n	800ae30 <_svfiprintf_r+0xe4>
 800ad9e:	1bab      	subs	r3, r5, r6
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	42b5      	cmp	r5, r6
 800ada4:	d00b      	beq.n	800adbe <_svfiprintf_r+0x72>
 800ada6:	0032      	movs	r2, r6
 800ada8:	0039      	movs	r1, r7
 800adaa:	9803      	ldr	r0, [sp, #12]
 800adac:	f7ff ff6e 	bl	800ac8c <__ssputs_r>
 800adb0:	3001      	adds	r0, #1
 800adb2:	d100      	bne.n	800adb6 <_svfiprintf_r+0x6a>
 800adb4:	e0ae      	b.n	800af14 <_svfiprintf_r+0x1c8>
 800adb6:	6963      	ldr	r3, [r4, #20]
 800adb8:	9a05      	ldr	r2, [sp, #20]
 800adba:	189b      	adds	r3, r3, r2
 800adbc:	6163      	str	r3, [r4, #20]
 800adbe:	782b      	ldrb	r3, [r5, #0]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d100      	bne.n	800adc6 <_svfiprintf_r+0x7a>
 800adc4:	e0a6      	b.n	800af14 <_svfiprintf_r+0x1c8>
 800adc6:	2201      	movs	r2, #1
 800adc8:	2300      	movs	r3, #0
 800adca:	4252      	negs	r2, r2
 800adcc:	6062      	str	r2, [r4, #4]
 800adce:	a904      	add	r1, sp, #16
 800add0:	3254      	adds	r2, #84	@ 0x54
 800add2:	1852      	adds	r2, r2, r1
 800add4:	1c6e      	adds	r6, r5, #1
 800add6:	6023      	str	r3, [r4, #0]
 800add8:	60e3      	str	r3, [r4, #12]
 800adda:	60a3      	str	r3, [r4, #8]
 800addc:	7013      	strb	r3, [r2, #0]
 800adde:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ade0:	4b54      	ldr	r3, [pc, #336]	@ (800af34 <_svfiprintf_r+0x1e8>)
 800ade2:	2205      	movs	r2, #5
 800ade4:	0018      	movs	r0, r3
 800ade6:	7831      	ldrb	r1, [r6, #0]
 800ade8:	9305      	str	r3, [sp, #20]
 800adea:	f000 fb31 	bl	800b450 <memchr>
 800adee:	1c75      	adds	r5, r6, #1
 800adf0:	2800      	cmp	r0, #0
 800adf2:	d11f      	bne.n	800ae34 <_svfiprintf_r+0xe8>
 800adf4:	6822      	ldr	r2, [r4, #0]
 800adf6:	06d3      	lsls	r3, r2, #27
 800adf8:	d504      	bpl.n	800ae04 <_svfiprintf_r+0xb8>
 800adfa:	2353      	movs	r3, #83	@ 0x53
 800adfc:	a904      	add	r1, sp, #16
 800adfe:	185b      	adds	r3, r3, r1
 800ae00:	2120      	movs	r1, #32
 800ae02:	7019      	strb	r1, [r3, #0]
 800ae04:	0713      	lsls	r3, r2, #28
 800ae06:	d504      	bpl.n	800ae12 <_svfiprintf_r+0xc6>
 800ae08:	2353      	movs	r3, #83	@ 0x53
 800ae0a:	a904      	add	r1, sp, #16
 800ae0c:	185b      	adds	r3, r3, r1
 800ae0e:	212b      	movs	r1, #43	@ 0x2b
 800ae10:	7019      	strb	r1, [r3, #0]
 800ae12:	7833      	ldrb	r3, [r6, #0]
 800ae14:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae16:	d016      	beq.n	800ae46 <_svfiprintf_r+0xfa>
 800ae18:	0035      	movs	r5, r6
 800ae1a:	2100      	movs	r1, #0
 800ae1c:	200a      	movs	r0, #10
 800ae1e:	68e3      	ldr	r3, [r4, #12]
 800ae20:	782a      	ldrb	r2, [r5, #0]
 800ae22:	1c6e      	adds	r6, r5, #1
 800ae24:	3a30      	subs	r2, #48	@ 0x30
 800ae26:	2a09      	cmp	r2, #9
 800ae28:	d950      	bls.n	800aecc <_svfiprintf_r+0x180>
 800ae2a:	2900      	cmp	r1, #0
 800ae2c:	d111      	bne.n	800ae52 <_svfiprintf_r+0x106>
 800ae2e:	e017      	b.n	800ae60 <_svfiprintf_r+0x114>
 800ae30:	3501      	adds	r5, #1
 800ae32:	e7af      	b.n	800ad94 <_svfiprintf_r+0x48>
 800ae34:	9b05      	ldr	r3, [sp, #20]
 800ae36:	6822      	ldr	r2, [r4, #0]
 800ae38:	1ac0      	subs	r0, r0, r3
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	4083      	lsls	r3, r0
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	002e      	movs	r6, r5
 800ae42:	6023      	str	r3, [r4, #0]
 800ae44:	e7cc      	b.n	800ade0 <_svfiprintf_r+0x94>
 800ae46:	9b07      	ldr	r3, [sp, #28]
 800ae48:	1d19      	adds	r1, r3, #4
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	9107      	str	r1, [sp, #28]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	db01      	blt.n	800ae56 <_svfiprintf_r+0x10a>
 800ae52:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae54:	e004      	b.n	800ae60 <_svfiprintf_r+0x114>
 800ae56:	425b      	negs	r3, r3
 800ae58:	60e3      	str	r3, [r4, #12]
 800ae5a:	2302      	movs	r3, #2
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	6023      	str	r3, [r4, #0]
 800ae60:	782b      	ldrb	r3, [r5, #0]
 800ae62:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae64:	d10c      	bne.n	800ae80 <_svfiprintf_r+0x134>
 800ae66:	786b      	ldrb	r3, [r5, #1]
 800ae68:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae6a:	d134      	bne.n	800aed6 <_svfiprintf_r+0x18a>
 800ae6c:	9b07      	ldr	r3, [sp, #28]
 800ae6e:	3502      	adds	r5, #2
 800ae70:	1d1a      	adds	r2, r3, #4
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	9207      	str	r2, [sp, #28]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	da01      	bge.n	800ae7e <_svfiprintf_r+0x132>
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	425b      	negs	r3, r3
 800ae7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae80:	4e2d      	ldr	r6, [pc, #180]	@ (800af38 <_svfiprintf_r+0x1ec>)
 800ae82:	2203      	movs	r2, #3
 800ae84:	0030      	movs	r0, r6
 800ae86:	7829      	ldrb	r1, [r5, #0]
 800ae88:	f000 fae2 	bl	800b450 <memchr>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	d006      	beq.n	800ae9e <_svfiprintf_r+0x152>
 800ae90:	2340      	movs	r3, #64	@ 0x40
 800ae92:	1b80      	subs	r0, r0, r6
 800ae94:	4083      	lsls	r3, r0
 800ae96:	6822      	ldr	r2, [r4, #0]
 800ae98:	3501      	adds	r5, #1
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	6023      	str	r3, [r4, #0]
 800ae9e:	7829      	ldrb	r1, [r5, #0]
 800aea0:	2206      	movs	r2, #6
 800aea2:	4826      	ldr	r0, [pc, #152]	@ (800af3c <_svfiprintf_r+0x1f0>)
 800aea4:	1c6e      	adds	r6, r5, #1
 800aea6:	7621      	strb	r1, [r4, #24]
 800aea8:	f000 fad2 	bl	800b450 <memchr>
 800aeac:	2800      	cmp	r0, #0
 800aeae:	d038      	beq.n	800af22 <_svfiprintf_r+0x1d6>
 800aeb0:	4b23      	ldr	r3, [pc, #140]	@ (800af40 <_svfiprintf_r+0x1f4>)
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d122      	bne.n	800aefc <_svfiprintf_r+0x1b0>
 800aeb6:	2207      	movs	r2, #7
 800aeb8:	9b07      	ldr	r3, [sp, #28]
 800aeba:	3307      	adds	r3, #7
 800aebc:	4393      	bics	r3, r2
 800aebe:	3308      	adds	r3, #8
 800aec0:	9307      	str	r3, [sp, #28]
 800aec2:	6963      	ldr	r3, [r4, #20]
 800aec4:	9a04      	ldr	r2, [sp, #16]
 800aec6:	189b      	adds	r3, r3, r2
 800aec8:	6163      	str	r3, [r4, #20]
 800aeca:	e762      	b.n	800ad92 <_svfiprintf_r+0x46>
 800aecc:	4343      	muls	r3, r0
 800aece:	0035      	movs	r5, r6
 800aed0:	2101      	movs	r1, #1
 800aed2:	189b      	adds	r3, r3, r2
 800aed4:	e7a4      	b.n	800ae20 <_svfiprintf_r+0xd4>
 800aed6:	2300      	movs	r3, #0
 800aed8:	200a      	movs	r0, #10
 800aeda:	0019      	movs	r1, r3
 800aedc:	3501      	adds	r5, #1
 800aede:	6063      	str	r3, [r4, #4]
 800aee0:	782a      	ldrb	r2, [r5, #0]
 800aee2:	1c6e      	adds	r6, r5, #1
 800aee4:	3a30      	subs	r2, #48	@ 0x30
 800aee6:	2a09      	cmp	r2, #9
 800aee8:	d903      	bls.n	800aef2 <_svfiprintf_r+0x1a6>
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d0c8      	beq.n	800ae80 <_svfiprintf_r+0x134>
 800aeee:	9109      	str	r1, [sp, #36]	@ 0x24
 800aef0:	e7c6      	b.n	800ae80 <_svfiprintf_r+0x134>
 800aef2:	4341      	muls	r1, r0
 800aef4:	0035      	movs	r5, r6
 800aef6:	2301      	movs	r3, #1
 800aef8:	1889      	adds	r1, r1, r2
 800aefa:	e7f1      	b.n	800aee0 <_svfiprintf_r+0x194>
 800aefc:	aa07      	add	r2, sp, #28
 800aefe:	9200      	str	r2, [sp, #0]
 800af00:	0021      	movs	r1, r4
 800af02:	003a      	movs	r2, r7
 800af04:	4b0f      	ldr	r3, [pc, #60]	@ (800af44 <_svfiprintf_r+0x1f8>)
 800af06:	9803      	ldr	r0, [sp, #12]
 800af08:	e000      	b.n	800af0c <_svfiprintf_r+0x1c0>
 800af0a:	bf00      	nop
 800af0c:	9004      	str	r0, [sp, #16]
 800af0e:	9b04      	ldr	r3, [sp, #16]
 800af10:	3301      	adds	r3, #1
 800af12:	d1d6      	bne.n	800aec2 <_svfiprintf_r+0x176>
 800af14:	89bb      	ldrh	r3, [r7, #12]
 800af16:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800af18:	065b      	lsls	r3, r3, #25
 800af1a:	d500      	bpl.n	800af1e <_svfiprintf_r+0x1d2>
 800af1c:	e72c      	b.n	800ad78 <_svfiprintf_r+0x2c>
 800af1e:	b021      	add	sp, #132	@ 0x84
 800af20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af22:	aa07      	add	r2, sp, #28
 800af24:	9200      	str	r2, [sp, #0]
 800af26:	0021      	movs	r1, r4
 800af28:	003a      	movs	r2, r7
 800af2a:	4b06      	ldr	r3, [pc, #24]	@ (800af44 <_svfiprintf_r+0x1f8>)
 800af2c:	9803      	ldr	r0, [sp, #12]
 800af2e:	f000 f91d 	bl	800b16c <_printf_i>
 800af32:	e7eb      	b.n	800af0c <_svfiprintf_r+0x1c0>
 800af34:	0800b74c 	.word	0x0800b74c
 800af38:	0800b752 	.word	0x0800b752
 800af3c:	0800b756 	.word	0x0800b756
 800af40:	00000000 	.word	0x00000000
 800af44:	0800ac8d 	.word	0x0800ac8d

0800af48 <sbrk_aligned>:
 800af48:	b570      	push	{r4, r5, r6, lr}
 800af4a:	4e0f      	ldr	r6, [pc, #60]	@ (800af88 <sbrk_aligned+0x40>)
 800af4c:	000d      	movs	r5, r1
 800af4e:	6831      	ldr	r1, [r6, #0]
 800af50:	0004      	movs	r4, r0
 800af52:	2900      	cmp	r1, #0
 800af54:	d102      	bne.n	800af5c <sbrk_aligned+0x14>
 800af56:	f000 fa69 	bl	800b42c <_sbrk_r>
 800af5a:	6030      	str	r0, [r6, #0]
 800af5c:	0029      	movs	r1, r5
 800af5e:	0020      	movs	r0, r4
 800af60:	f000 fa64 	bl	800b42c <_sbrk_r>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d103      	bne.n	800af70 <sbrk_aligned+0x28>
 800af68:	2501      	movs	r5, #1
 800af6a:	426d      	negs	r5, r5
 800af6c:	0028      	movs	r0, r5
 800af6e:	bd70      	pop	{r4, r5, r6, pc}
 800af70:	2303      	movs	r3, #3
 800af72:	1cc5      	adds	r5, r0, #3
 800af74:	439d      	bics	r5, r3
 800af76:	42a8      	cmp	r0, r5
 800af78:	d0f8      	beq.n	800af6c <sbrk_aligned+0x24>
 800af7a:	1a29      	subs	r1, r5, r0
 800af7c:	0020      	movs	r0, r4
 800af7e:	f000 fa55 	bl	800b42c <_sbrk_r>
 800af82:	3001      	adds	r0, #1
 800af84:	d1f2      	bne.n	800af6c <sbrk_aligned+0x24>
 800af86:	e7ef      	b.n	800af68 <sbrk_aligned+0x20>
 800af88:	20001db0 	.word	0x20001db0

0800af8c <_malloc_r>:
 800af8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af8e:	2203      	movs	r2, #3
 800af90:	1ccb      	adds	r3, r1, #3
 800af92:	4393      	bics	r3, r2
 800af94:	3308      	adds	r3, #8
 800af96:	0005      	movs	r5, r0
 800af98:	001f      	movs	r7, r3
 800af9a:	2b0c      	cmp	r3, #12
 800af9c:	d234      	bcs.n	800b008 <_malloc_r+0x7c>
 800af9e:	270c      	movs	r7, #12
 800afa0:	42b9      	cmp	r1, r7
 800afa2:	d833      	bhi.n	800b00c <_malloc_r+0x80>
 800afa4:	0028      	movs	r0, r5
 800afa6:	f000 f9ef 	bl	800b388 <__malloc_lock>
 800afaa:	4e37      	ldr	r6, [pc, #220]	@ (800b088 <_malloc_r+0xfc>)
 800afac:	6833      	ldr	r3, [r6, #0]
 800afae:	001c      	movs	r4, r3
 800afb0:	2c00      	cmp	r4, #0
 800afb2:	d12f      	bne.n	800b014 <_malloc_r+0x88>
 800afb4:	0039      	movs	r1, r7
 800afb6:	0028      	movs	r0, r5
 800afb8:	f7ff ffc6 	bl	800af48 <sbrk_aligned>
 800afbc:	0004      	movs	r4, r0
 800afbe:	1c43      	adds	r3, r0, #1
 800afc0:	d15f      	bne.n	800b082 <_malloc_r+0xf6>
 800afc2:	6834      	ldr	r4, [r6, #0]
 800afc4:	9400      	str	r4, [sp, #0]
 800afc6:	9b00      	ldr	r3, [sp, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d14a      	bne.n	800b062 <_malloc_r+0xd6>
 800afcc:	2c00      	cmp	r4, #0
 800afce:	d052      	beq.n	800b076 <_malloc_r+0xea>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	0028      	movs	r0, r5
 800afd4:	18e3      	adds	r3, r4, r3
 800afd6:	9900      	ldr	r1, [sp, #0]
 800afd8:	9301      	str	r3, [sp, #4]
 800afda:	f000 fa27 	bl	800b42c <_sbrk_r>
 800afde:	9b01      	ldr	r3, [sp, #4]
 800afe0:	4283      	cmp	r3, r0
 800afe2:	d148      	bne.n	800b076 <_malloc_r+0xea>
 800afe4:	6823      	ldr	r3, [r4, #0]
 800afe6:	0028      	movs	r0, r5
 800afe8:	1aff      	subs	r7, r7, r3
 800afea:	0039      	movs	r1, r7
 800afec:	f7ff ffac 	bl	800af48 <sbrk_aligned>
 800aff0:	3001      	adds	r0, #1
 800aff2:	d040      	beq.n	800b076 <_malloc_r+0xea>
 800aff4:	6823      	ldr	r3, [r4, #0]
 800aff6:	19db      	adds	r3, r3, r7
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	6833      	ldr	r3, [r6, #0]
 800affc:	685a      	ldr	r2, [r3, #4]
 800affe:	2a00      	cmp	r2, #0
 800b000:	d133      	bne.n	800b06a <_malloc_r+0xde>
 800b002:	9b00      	ldr	r3, [sp, #0]
 800b004:	6033      	str	r3, [r6, #0]
 800b006:	e019      	b.n	800b03c <_malloc_r+0xb0>
 800b008:	2b00      	cmp	r3, #0
 800b00a:	dac9      	bge.n	800afa0 <_malloc_r+0x14>
 800b00c:	230c      	movs	r3, #12
 800b00e:	602b      	str	r3, [r5, #0]
 800b010:	2000      	movs	r0, #0
 800b012:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b014:	6821      	ldr	r1, [r4, #0]
 800b016:	1bc9      	subs	r1, r1, r7
 800b018:	d420      	bmi.n	800b05c <_malloc_r+0xd0>
 800b01a:	290b      	cmp	r1, #11
 800b01c:	d90a      	bls.n	800b034 <_malloc_r+0xa8>
 800b01e:	19e2      	adds	r2, r4, r7
 800b020:	6027      	str	r7, [r4, #0]
 800b022:	42a3      	cmp	r3, r4
 800b024:	d104      	bne.n	800b030 <_malloc_r+0xa4>
 800b026:	6032      	str	r2, [r6, #0]
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	6011      	str	r1, [r2, #0]
 800b02c:	6053      	str	r3, [r2, #4]
 800b02e:	e005      	b.n	800b03c <_malloc_r+0xb0>
 800b030:	605a      	str	r2, [r3, #4]
 800b032:	e7f9      	b.n	800b028 <_malloc_r+0x9c>
 800b034:	6862      	ldr	r2, [r4, #4]
 800b036:	42a3      	cmp	r3, r4
 800b038:	d10e      	bne.n	800b058 <_malloc_r+0xcc>
 800b03a:	6032      	str	r2, [r6, #0]
 800b03c:	0028      	movs	r0, r5
 800b03e:	f000 f9ab 	bl	800b398 <__malloc_unlock>
 800b042:	0020      	movs	r0, r4
 800b044:	2207      	movs	r2, #7
 800b046:	300b      	adds	r0, #11
 800b048:	1d23      	adds	r3, r4, #4
 800b04a:	4390      	bics	r0, r2
 800b04c:	1ac2      	subs	r2, r0, r3
 800b04e:	4298      	cmp	r0, r3
 800b050:	d0df      	beq.n	800b012 <_malloc_r+0x86>
 800b052:	1a1b      	subs	r3, r3, r0
 800b054:	50a3      	str	r3, [r4, r2]
 800b056:	e7dc      	b.n	800b012 <_malloc_r+0x86>
 800b058:	605a      	str	r2, [r3, #4]
 800b05a:	e7ef      	b.n	800b03c <_malloc_r+0xb0>
 800b05c:	0023      	movs	r3, r4
 800b05e:	6864      	ldr	r4, [r4, #4]
 800b060:	e7a6      	b.n	800afb0 <_malloc_r+0x24>
 800b062:	9c00      	ldr	r4, [sp, #0]
 800b064:	6863      	ldr	r3, [r4, #4]
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	e7ad      	b.n	800afc6 <_malloc_r+0x3a>
 800b06a:	001a      	movs	r2, r3
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	42a3      	cmp	r3, r4
 800b070:	d1fb      	bne.n	800b06a <_malloc_r+0xde>
 800b072:	2300      	movs	r3, #0
 800b074:	e7da      	b.n	800b02c <_malloc_r+0xa0>
 800b076:	230c      	movs	r3, #12
 800b078:	0028      	movs	r0, r5
 800b07a:	602b      	str	r3, [r5, #0]
 800b07c:	f000 f98c 	bl	800b398 <__malloc_unlock>
 800b080:	e7c6      	b.n	800b010 <_malloc_r+0x84>
 800b082:	6007      	str	r7, [r0, #0]
 800b084:	e7da      	b.n	800b03c <_malloc_r+0xb0>
 800b086:	46c0      	nop			@ (mov r8, r8)
 800b088:	20001db4 	.word	0x20001db4

0800b08c <_printf_common>:
 800b08c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b08e:	0016      	movs	r6, r2
 800b090:	9301      	str	r3, [sp, #4]
 800b092:	688a      	ldr	r2, [r1, #8]
 800b094:	690b      	ldr	r3, [r1, #16]
 800b096:	000c      	movs	r4, r1
 800b098:	9000      	str	r0, [sp, #0]
 800b09a:	4293      	cmp	r3, r2
 800b09c:	da00      	bge.n	800b0a0 <_printf_common+0x14>
 800b09e:	0013      	movs	r3, r2
 800b0a0:	0022      	movs	r2, r4
 800b0a2:	6033      	str	r3, [r6, #0]
 800b0a4:	3243      	adds	r2, #67	@ 0x43
 800b0a6:	7812      	ldrb	r2, [r2, #0]
 800b0a8:	2a00      	cmp	r2, #0
 800b0aa:	d001      	beq.n	800b0b0 <_printf_common+0x24>
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	6033      	str	r3, [r6, #0]
 800b0b0:	6823      	ldr	r3, [r4, #0]
 800b0b2:	069b      	lsls	r3, r3, #26
 800b0b4:	d502      	bpl.n	800b0bc <_printf_common+0x30>
 800b0b6:	6833      	ldr	r3, [r6, #0]
 800b0b8:	3302      	adds	r3, #2
 800b0ba:	6033      	str	r3, [r6, #0]
 800b0bc:	6822      	ldr	r2, [r4, #0]
 800b0be:	2306      	movs	r3, #6
 800b0c0:	0015      	movs	r5, r2
 800b0c2:	401d      	ands	r5, r3
 800b0c4:	421a      	tst	r2, r3
 800b0c6:	d027      	beq.n	800b118 <_printf_common+0x8c>
 800b0c8:	0023      	movs	r3, r4
 800b0ca:	3343      	adds	r3, #67	@ 0x43
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	1e5a      	subs	r2, r3, #1
 800b0d0:	4193      	sbcs	r3, r2
 800b0d2:	6822      	ldr	r2, [r4, #0]
 800b0d4:	0692      	lsls	r2, r2, #26
 800b0d6:	d430      	bmi.n	800b13a <_printf_common+0xae>
 800b0d8:	0022      	movs	r2, r4
 800b0da:	9901      	ldr	r1, [sp, #4]
 800b0dc:	9800      	ldr	r0, [sp, #0]
 800b0de:	9d08      	ldr	r5, [sp, #32]
 800b0e0:	3243      	adds	r2, #67	@ 0x43
 800b0e2:	47a8      	blx	r5
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	d025      	beq.n	800b134 <_printf_common+0xa8>
 800b0e8:	2206      	movs	r2, #6
 800b0ea:	6823      	ldr	r3, [r4, #0]
 800b0ec:	2500      	movs	r5, #0
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	2b04      	cmp	r3, #4
 800b0f2:	d105      	bne.n	800b100 <_printf_common+0x74>
 800b0f4:	6833      	ldr	r3, [r6, #0]
 800b0f6:	68e5      	ldr	r5, [r4, #12]
 800b0f8:	1aed      	subs	r5, r5, r3
 800b0fa:	43eb      	mvns	r3, r5
 800b0fc:	17db      	asrs	r3, r3, #31
 800b0fe:	401d      	ands	r5, r3
 800b100:	68a3      	ldr	r3, [r4, #8]
 800b102:	6922      	ldr	r2, [r4, #16]
 800b104:	4293      	cmp	r3, r2
 800b106:	dd01      	ble.n	800b10c <_printf_common+0x80>
 800b108:	1a9b      	subs	r3, r3, r2
 800b10a:	18ed      	adds	r5, r5, r3
 800b10c:	2600      	movs	r6, #0
 800b10e:	42b5      	cmp	r5, r6
 800b110:	d120      	bne.n	800b154 <_printf_common+0xc8>
 800b112:	2000      	movs	r0, #0
 800b114:	e010      	b.n	800b138 <_printf_common+0xac>
 800b116:	3501      	adds	r5, #1
 800b118:	68e3      	ldr	r3, [r4, #12]
 800b11a:	6832      	ldr	r2, [r6, #0]
 800b11c:	1a9b      	subs	r3, r3, r2
 800b11e:	42ab      	cmp	r3, r5
 800b120:	ddd2      	ble.n	800b0c8 <_printf_common+0x3c>
 800b122:	0022      	movs	r2, r4
 800b124:	2301      	movs	r3, #1
 800b126:	9901      	ldr	r1, [sp, #4]
 800b128:	9800      	ldr	r0, [sp, #0]
 800b12a:	9f08      	ldr	r7, [sp, #32]
 800b12c:	3219      	adds	r2, #25
 800b12e:	47b8      	blx	r7
 800b130:	3001      	adds	r0, #1
 800b132:	d1f0      	bne.n	800b116 <_printf_common+0x8a>
 800b134:	2001      	movs	r0, #1
 800b136:	4240      	negs	r0, r0
 800b138:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b13a:	2030      	movs	r0, #48	@ 0x30
 800b13c:	18e1      	adds	r1, r4, r3
 800b13e:	3143      	adds	r1, #67	@ 0x43
 800b140:	7008      	strb	r0, [r1, #0]
 800b142:	0021      	movs	r1, r4
 800b144:	1c5a      	adds	r2, r3, #1
 800b146:	3145      	adds	r1, #69	@ 0x45
 800b148:	7809      	ldrb	r1, [r1, #0]
 800b14a:	18a2      	adds	r2, r4, r2
 800b14c:	3243      	adds	r2, #67	@ 0x43
 800b14e:	3302      	adds	r3, #2
 800b150:	7011      	strb	r1, [r2, #0]
 800b152:	e7c1      	b.n	800b0d8 <_printf_common+0x4c>
 800b154:	0022      	movs	r2, r4
 800b156:	2301      	movs	r3, #1
 800b158:	9901      	ldr	r1, [sp, #4]
 800b15a:	9800      	ldr	r0, [sp, #0]
 800b15c:	9f08      	ldr	r7, [sp, #32]
 800b15e:	321a      	adds	r2, #26
 800b160:	47b8      	blx	r7
 800b162:	3001      	adds	r0, #1
 800b164:	d0e6      	beq.n	800b134 <_printf_common+0xa8>
 800b166:	3601      	adds	r6, #1
 800b168:	e7d1      	b.n	800b10e <_printf_common+0x82>
	...

0800b16c <_printf_i>:
 800b16c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b16e:	b08b      	sub	sp, #44	@ 0x2c
 800b170:	9206      	str	r2, [sp, #24]
 800b172:	000a      	movs	r2, r1
 800b174:	3243      	adds	r2, #67	@ 0x43
 800b176:	9307      	str	r3, [sp, #28]
 800b178:	9005      	str	r0, [sp, #20]
 800b17a:	9203      	str	r2, [sp, #12]
 800b17c:	7e0a      	ldrb	r2, [r1, #24]
 800b17e:	000c      	movs	r4, r1
 800b180:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b182:	2a78      	cmp	r2, #120	@ 0x78
 800b184:	d809      	bhi.n	800b19a <_printf_i+0x2e>
 800b186:	2a62      	cmp	r2, #98	@ 0x62
 800b188:	d80b      	bhi.n	800b1a2 <_printf_i+0x36>
 800b18a:	2a00      	cmp	r2, #0
 800b18c:	d100      	bne.n	800b190 <_printf_i+0x24>
 800b18e:	e0bc      	b.n	800b30a <_printf_i+0x19e>
 800b190:	497b      	ldr	r1, [pc, #492]	@ (800b380 <_printf_i+0x214>)
 800b192:	9104      	str	r1, [sp, #16]
 800b194:	2a58      	cmp	r2, #88	@ 0x58
 800b196:	d100      	bne.n	800b19a <_printf_i+0x2e>
 800b198:	e090      	b.n	800b2bc <_printf_i+0x150>
 800b19a:	0025      	movs	r5, r4
 800b19c:	3542      	adds	r5, #66	@ 0x42
 800b19e:	702a      	strb	r2, [r5, #0]
 800b1a0:	e022      	b.n	800b1e8 <_printf_i+0x7c>
 800b1a2:	0010      	movs	r0, r2
 800b1a4:	3863      	subs	r0, #99	@ 0x63
 800b1a6:	2815      	cmp	r0, #21
 800b1a8:	d8f7      	bhi.n	800b19a <_printf_i+0x2e>
 800b1aa:	f7f4 ffad 	bl	8000108 <__gnu_thumb1_case_shi>
 800b1ae:	0016      	.short	0x0016
 800b1b0:	fff6001f 	.word	0xfff6001f
 800b1b4:	fff6fff6 	.word	0xfff6fff6
 800b1b8:	001ffff6 	.word	0x001ffff6
 800b1bc:	fff6fff6 	.word	0xfff6fff6
 800b1c0:	fff6fff6 	.word	0xfff6fff6
 800b1c4:	003600a1 	.word	0x003600a1
 800b1c8:	fff60080 	.word	0xfff60080
 800b1cc:	00b2fff6 	.word	0x00b2fff6
 800b1d0:	0036fff6 	.word	0x0036fff6
 800b1d4:	fff6fff6 	.word	0xfff6fff6
 800b1d8:	0084      	.short	0x0084
 800b1da:	0025      	movs	r5, r4
 800b1dc:	681a      	ldr	r2, [r3, #0]
 800b1de:	3542      	adds	r5, #66	@ 0x42
 800b1e0:	1d11      	adds	r1, r2, #4
 800b1e2:	6019      	str	r1, [r3, #0]
 800b1e4:	6813      	ldr	r3, [r2, #0]
 800b1e6:	702b      	strb	r3, [r5, #0]
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	e0a0      	b.n	800b32e <_printf_i+0x1c2>
 800b1ec:	6818      	ldr	r0, [r3, #0]
 800b1ee:	6809      	ldr	r1, [r1, #0]
 800b1f0:	1d02      	adds	r2, r0, #4
 800b1f2:	060d      	lsls	r5, r1, #24
 800b1f4:	d50b      	bpl.n	800b20e <_printf_i+0xa2>
 800b1f6:	6806      	ldr	r6, [r0, #0]
 800b1f8:	601a      	str	r2, [r3, #0]
 800b1fa:	2e00      	cmp	r6, #0
 800b1fc:	da03      	bge.n	800b206 <_printf_i+0x9a>
 800b1fe:	232d      	movs	r3, #45	@ 0x2d
 800b200:	9a03      	ldr	r2, [sp, #12]
 800b202:	4276      	negs	r6, r6
 800b204:	7013      	strb	r3, [r2, #0]
 800b206:	4b5e      	ldr	r3, [pc, #376]	@ (800b380 <_printf_i+0x214>)
 800b208:	270a      	movs	r7, #10
 800b20a:	9304      	str	r3, [sp, #16]
 800b20c:	e018      	b.n	800b240 <_printf_i+0xd4>
 800b20e:	6806      	ldr	r6, [r0, #0]
 800b210:	601a      	str	r2, [r3, #0]
 800b212:	0649      	lsls	r1, r1, #25
 800b214:	d5f1      	bpl.n	800b1fa <_printf_i+0x8e>
 800b216:	b236      	sxth	r6, r6
 800b218:	e7ef      	b.n	800b1fa <_printf_i+0x8e>
 800b21a:	6808      	ldr	r0, [r1, #0]
 800b21c:	6819      	ldr	r1, [r3, #0]
 800b21e:	c940      	ldmia	r1!, {r6}
 800b220:	0605      	lsls	r5, r0, #24
 800b222:	d402      	bmi.n	800b22a <_printf_i+0xbe>
 800b224:	0640      	lsls	r0, r0, #25
 800b226:	d500      	bpl.n	800b22a <_printf_i+0xbe>
 800b228:	b2b6      	uxth	r6, r6
 800b22a:	6019      	str	r1, [r3, #0]
 800b22c:	4b54      	ldr	r3, [pc, #336]	@ (800b380 <_printf_i+0x214>)
 800b22e:	270a      	movs	r7, #10
 800b230:	9304      	str	r3, [sp, #16]
 800b232:	2a6f      	cmp	r2, #111	@ 0x6f
 800b234:	d100      	bne.n	800b238 <_printf_i+0xcc>
 800b236:	3f02      	subs	r7, #2
 800b238:	0023      	movs	r3, r4
 800b23a:	2200      	movs	r2, #0
 800b23c:	3343      	adds	r3, #67	@ 0x43
 800b23e:	701a      	strb	r2, [r3, #0]
 800b240:	6863      	ldr	r3, [r4, #4]
 800b242:	60a3      	str	r3, [r4, #8]
 800b244:	2b00      	cmp	r3, #0
 800b246:	db03      	blt.n	800b250 <_printf_i+0xe4>
 800b248:	2104      	movs	r1, #4
 800b24a:	6822      	ldr	r2, [r4, #0]
 800b24c:	438a      	bics	r2, r1
 800b24e:	6022      	str	r2, [r4, #0]
 800b250:	2e00      	cmp	r6, #0
 800b252:	d102      	bne.n	800b25a <_printf_i+0xee>
 800b254:	9d03      	ldr	r5, [sp, #12]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d00c      	beq.n	800b274 <_printf_i+0x108>
 800b25a:	9d03      	ldr	r5, [sp, #12]
 800b25c:	0030      	movs	r0, r6
 800b25e:	0039      	movs	r1, r7
 800b260:	f7f4 ffe2 	bl	8000228 <__aeabi_uidivmod>
 800b264:	9b04      	ldr	r3, [sp, #16]
 800b266:	3d01      	subs	r5, #1
 800b268:	5c5b      	ldrb	r3, [r3, r1]
 800b26a:	702b      	strb	r3, [r5, #0]
 800b26c:	0033      	movs	r3, r6
 800b26e:	0006      	movs	r6, r0
 800b270:	429f      	cmp	r7, r3
 800b272:	d9f3      	bls.n	800b25c <_printf_i+0xf0>
 800b274:	2f08      	cmp	r7, #8
 800b276:	d109      	bne.n	800b28c <_printf_i+0x120>
 800b278:	6823      	ldr	r3, [r4, #0]
 800b27a:	07db      	lsls	r3, r3, #31
 800b27c:	d506      	bpl.n	800b28c <_printf_i+0x120>
 800b27e:	6862      	ldr	r2, [r4, #4]
 800b280:	6923      	ldr	r3, [r4, #16]
 800b282:	429a      	cmp	r2, r3
 800b284:	dc02      	bgt.n	800b28c <_printf_i+0x120>
 800b286:	2330      	movs	r3, #48	@ 0x30
 800b288:	3d01      	subs	r5, #1
 800b28a:	702b      	strb	r3, [r5, #0]
 800b28c:	9b03      	ldr	r3, [sp, #12]
 800b28e:	1b5b      	subs	r3, r3, r5
 800b290:	6123      	str	r3, [r4, #16]
 800b292:	9b07      	ldr	r3, [sp, #28]
 800b294:	0021      	movs	r1, r4
 800b296:	9300      	str	r3, [sp, #0]
 800b298:	9805      	ldr	r0, [sp, #20]
 800b29a:	9b06      	ldr	r3, [sp, #24]
 800b29c:	aa09      	add	r2, sp, #36	@ 0x24
 800b29e:	f7ff fef5 	bl	800b08c <_printf_common>
 800b2a2:	3001      	adds	r0, #1
 800b2a4:	d148      	bne.n	800b338 <_printf_i+0x1cc>
 800b2a6:	2001      	movs	r0, #1
 800b2a8:	4240      	negs	r0, r0
 800b2aa:	b00b      	add	sp, #44	@ 0x2c
 800b2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ae:	2220      	movs	r2, #32
 800b2b0:	6809      	ldr	r1, [r1, #0]
 800b2b2:	430a      	orrs	r2, r1
 800b2b4:	6022      	str	r2, [r4, #0]
 800b2b6:	2278      	movs	r2, #120	@ 0x78
 800b2b8:	4932      	ldr	r1, [pc, #200]	@ (800b384 <_printf_i+0x218>)
 800b2ba:	9104      	str	r1, [sp, #16]
 800b2bc:	0021      	movs	r1, r4
 800b2be:	3145      	adds	r1, #69	@ 0x45
 800b2c0:	700a      	strb	r2, [r1, #0]
 800b2c2:	6819      	ldr	r1, [r3, #0]
 800b2c4:	6822      	ldr	r2, [r4, #0]
 800b2c6:	c940      	ldmia	r1!, {r6}
 800b2c8:	0610      	lsls	r0, r2, #24
 800b2ca:	d402      	bmi.n	800b2d2 <_printf_i+0x166>
 800b2cc:	0650      	lsls	r0, r2, #25
 800b2ce:	d500      	bpl.n	800b2d2 <_printf_i+0x166>
 800b2d0:	b2b6      	uxth	r6, r6
 800b2d2:	6019      	str	r1, [r3, #0]
 800b2d4:	07d3      	lsls	r3, r2, #31
 800b2d6:	d502      	bpl.n	800b2de <_printf_i+0x172>
 800b2d8:	2320      	movs	r3, #32
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	2e00      	cmp	r6, #0
 800b2e0:	d001      	beq.n	800b2e6 <_printf_i+0x17a>
 800b2e2:	2710      	movs	r7, #16
 800b2e4:	e7a8      	b.n	800b238 <_printf_i+0xcc>
 800b2e6:	2220      	movs	r2, #32
 800b2e8:	6823      	ldr	r3, [r4, #0]
 800b2ea:	4393      	bics	r3, r2
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	e7f8      	b.n	800b2e2 <_printf_i+0x176>
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	680d      	ldr	r5, [r1, #0]
 800b2f4:	1d10      	adds	r0, r2, #4
 800b2f6:	6949      	ldr	r1, [r1, #20]
 800b2f8:	6018      	str	r0, [r3, #0]
 800b2fa:	6813      	ldr	r3, [r2, #0]
 800b2fc:	062e      	lsls	r6, r5, #24
 800b2fe:	d501      	bpl.n	800b304 <_printf_i+0x198>
 800b300:	6019      	str	r1, [r3, #0]
 800b302:	e002      	b.n	800b30a <_printf_i+0x19e>
 800b304:	066d      	lsls	r5, r5, #25
 800b306:	d5fb      	bpl.n	800b300 <_printf_i+0x194>
 800b308:	8019      	strh	r1, [r3, #0]
 800b30a:	2300      	movs	r3, #0
 800b30c:	9d03      	ldr	r5, [sp, #12]
 800b30e:	6123      	str	r3, [r4, #16]
 800b310:	e7bf      	b.n	800b292 <_printf_i+0x126>
 800b312:	681a      	ldr	r2, [r3, #0]
 800b314:	1d11      	adds	r1, r2, #4
 800b316:	6019      	str	r1, [r3, #0]
 800b318:	6815      	ldr	r5, [r2, #0]
 800b31a:	2100      	movs	r1, #0
 800b31c:	0028      	movs	r0, r5
 800b31e:	6862      	ldr	r2, [r4, #4]
 800b320:	f000 f896 	bl	800b450 <memchr>
 800b324:	2800      	cmp	r0, #0
 800b326:	d001      	beq.n	800b32c <_printf_i+0x1c0>
 800b328:	1b40      	subs	r0, r0, r5
 800b32a:	6060      	str	r0, [r4, #4]
 800b32c:	6863      	ldr	r3, [r4, #4]
 800b32e:	6123      	str	r3, [r4, #16]
 800b330:	2300      	movs	r3, #0
 800b332:	9a03      	ldr	r2, [sp, #12]
 800b334:	7013      	strb	r3, [r2, #0]
 800b336:	e7ac      	b.n	800b292 <_printf_i+0x126>
 800b338:	002a      	movs	r2, r5
 800b33a:	6923      	ldr	r3, [r4, #16]
 800b33c:	9906      	ldr	r1, [sp, #24]
 800b33e:	9805      	ldr	r0, [sp, #20]
 800b340:	9d07      	ldr	r5, [sp, #28]
 800b342:	47a8      	blx	r5
 800b344:	3001      	adds	r0, #1
 800b346:	d0ae      	beq.n	800b2a6 <_printf_i+0x13a>
 800b348:	6823      	ldr	r3, [r4, #0]
 800b34a:	079b      	lsls	r3, r3, #30
 800b34c:	d415      	bmi.n	800b37a <_printf_i+0x20e>
 800b34e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b350:	68e0      	ldr	r0, [r4, #12]
 800b352:	4298      	cmp	r0, r3
 800b354:	daa9      	bge.n	800b2aa <_printf_i+0x13e>
 800b356:	0018      	movs	r0, r3
 800b358:	e7a7      	b.n	800b2aa <_printf_i+0x13e>
 800b35a:	0022      	movs	r2, r4
 800b35c:	2301      	movs	r3, #1
 800b35e:	9906      	ldr	r1, [sp, #24]
 800b360:	9805      	ldr	r0, [sp, #20]
 800b362:	9e07      	ldr	r6, [sp, #28]
 800b364:	3219      	adds	r2, #25
 800b366:	47b0      	blx	r6
 800b368:	3001      	adds	r0, #1
 800b36a:	d09c      	beq.n	800b2a6 <_printf_i+0x13a>
 800b36c:	3501      	adds	r5, #1
 800b36e:	68e3      	ldr	r3, [r4, #12]
 800b370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b372:	1a9b      	subs	r3, r3, r2
 800b374:	42ab      	cmp	r3, r5
 800b376:	dcf0      	bgt.n	800b35a <_printf_i+0x1ee>
 800b378:	e7e9      	b.n	800b34e <_printf_i+0x1e2>
 800b37a:	2500      	movs	r5, #0
 800b37c:	e7f7      	b.n	800b36e <_printf_i+0x202>
 800b37e:	46c0      	nop			@ (mov r8, r8)
 800b380:	0800b75d 	.word	0x0800b75d
 800b384:	0800b76e 	.word	0x0800b76e

0800b388 <__malloc_lock>:
 800b388:	b510      	push	{r4, lr}
 800b38a:	4802      	ldr	r0, [pc, #8]	@ (800b394 <__malloc_lock+0xc>)
 800b38c:	f7ff fc28 	bl	800abe0 <__retarget_lock_acquire_recursive>
 800b390:	bd10      	pop	{r4, pc}
 800b392:	46c0      	nop			@ (mov r8, r8)
 800b394:	20001dac 	.word	0x20001dac

0800b398 <__malloc_unlock>:
 800b398:	b510      	push	{r4, lr}
 800b39a:	4802      	ldr	r0, [pc, #8]	@ (800b3a4 <__malloc_unlock+0xc>)
 800b39c:	f7ff fc21 	bl	800abe2 <__retarget_lock_release_recursive>
 800b3a0:	bd10      	pop	{r4, pc}
 800b3a2:	46c0      	nop			@ (mov r8, r8)
 800b3a4:	20001dac 	.word	0x20001dac

0800b3a8 <_realloc_r>:
 800b3a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3aa:	0006      	movs	r6, r0
 800b3ac:	000c      	movs	r4, r1
 800b3ae:	0015      	movs	r5, r2
 800b3b0:	2900      	cmp	r1, #0
 800b3b2:	d105      	bne.n	800b3c0 <_realloc_r+0x18>
 800b3b4:	0011      	movs	r1, r2
 800b3b6:	f7ff fde9 	bl	800af8c <_malloc_r>
 800b3ba:	0004      	movs	r4, r0
 800b3bc:	0020      	movs	r0, r4
 800b3be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b3c0:	2a00      	cmp	r2, #0
 800b3c2:	d103      	bne.n	800b3cc <_realloc_r+0x24>
 800b3c4:	f7ff fc18 	bl	800abf8 <_free_r>
 800b3c8:	2400      	movs	r4, #0
 800b3ca:	e7f7      	b.n	800b3bc <_realloc_r+0x14>
 800b3cc:	f000 f84b 	bl	800b466 <_malloc_usable_size_r>
 800b3d0:	0007      	movs	r7, r0
 800b3d2:	4285      	cmp	r5, r0
 800b3d4:	d802      	bhi.n	800b3dc <_realloc_r+0x34>
 800b3d6:	0843      	lsrs	r3, r0, #1
 800b3d8:	42ab      	cmp	r3, r5
 800b3da:	d3ef      	bcc.n	800b3bc <_realloc_r+0x14>
 800b3dc:	0029      	movs	r1, r5
 800b3de:	0030      	movs	r0, r6
 800b3e0:	f7ff fdd4 	bl	800af8c <_malloc_r>
 800b3e4:	9001      	str	r0, [sp, #4]
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d0ee      	beq.n	800b3c8 <_realloc_r+0x20>
 800b3ea:	002a      	movs	r2, r5
 800b3ec:	42bd      	cmp	r5, r7
 800b3ee:	d900      	bls.n	800b3f2 <_realloc_r+0x4a>
 800b3f0:	003a      	movs	r2, r7
 800b3f2:	0021      	movs	r1, r4
 800b3f4:	9801      	ldr	r0, [sp, #4]
 800b3f6:	f7ff fbf5 	bl	800abe4 <memcpy>
 800b3fa:	0021      	movs	r1, r4
 800b3fc:	0030      	movs	r0, r6
 800b3fe:	f7ff fbfb 	bl	800abf8 <_free_r>
 800b402:	9c01      	ldr	r4, [sp, #4]
 800b404:	e7da      	b.n	800b3bc <_realloc_r+0x14>

0800b406 <memmove>:
 800b406:	b510      	push	{r4, lr}
 800b408:	4288      	cmp	r0, r1
 800b40a:	d806      	bhi.n	800b41a <memmove+0x14>
 800b40c:	2300      	movs	r3, #0
 800b40e:	429a      	cmp	r2, r3
 800b410:	d008      	beq.n	800b424 <memmove+0x1e>
 800b412:	5ccc      	ldrb	r4, [r1, r3]
 800b414:	54c4      	strb	r4, [r0, r3]
 800b416:	3301      	adds	r3, #1
 800b418:	e7f9      	b.n	800b40e <memmove+0x8>
 800b41a:	188b      	adds	r3, r1, r2
 800b41c:	4298      	cmp	r0, r3
 800b41e:	d2f5      	bcs.n	800b40c <memmove+0x6>
 800b420:	3a01      	subs	r2, #1
 800b422:	d200      	bcs.n	800b426 <memmove+0x20>
 800b424:	bd10      	pop	{r4, pc}
 800b426:	5c8b      	ldrb	r3, [r1, r2]
 800b428:	5483      	strb	r3, [r0, r2]
 800b42a:	e7f9      	b.n	800b420 <memmove+0x1a>

0800b42c <_sbrk_r>:
 800b42c:	2300      	movs	r3, #0
 800b42e:	b570      	push	{r4, r5, r6, lr}
 800b430:	4d06      	ldr	r5, [pc, #24]	@ (800b44c <_sbrk_r+0x20>)
 800b432:	0004      	movs	r4, r0
 800b434:	0008      	movs	r0, r1
 800b436:	602b      	str	r3, [r5, #0]
 800b438:	f7f5 ff98 	bl	800136c <_sbrk>
 800b43c:	1c43      	adds	r3, r0, #1
 800b43e:	d103      	bne.n	800b448 <_sbrk_r+0x1c>
 800b440:	682b      	ldr	r3, [r5, #0]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d000      	beq.n	800b448 <_sbrk_r+0x1c>
 800b446:	6023      	str	r3, [r4, #0]
 800b448:	bd70      	pop	{r4, r5, r6, pc}
 800b44a:	46c0      	nop			@ (mov r8, r8)
 800b44c:	20001da8 	.word	0x20001da8

0800b450 <memchr>:
 800b450:	b2c9      	uxtb	r1, r1
 800b452:	1882      	adds	r2, r0, r2
 800b454:	4290      	cmp	r0, r2
 800b456:	d101      	bne.n	800b45c <memchr+0xc>
 800b458:	2000      	movs	r0, #0
 800b45a:	4770      	bx	lr
 800b45c:	7803      	ldrb	r3, [r0, #0]
 800b45e:	428b      	cmp	r3, r1
 800b460:	d0fb      	beq.n	800b45a <memchr+0xa>
 800b462:	3001      	adds	r0, #1
 800b464:	e7f6      	b.n	800b454 <memchr+0x4>

0800b466 <_malloc_usable_size_r>:
 800b466:	1f0b      	subs	r3, r1, #4
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	1f18      	subs	r0, r3, #4
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	da01      	bge.n	800b474 <_malloc_usable_size_r+0xe>
 800b470:	580b      	ldr	r3, [r1, r0]
 800b472:	18c0      	adds	r0, r0, r3
 800b474:	4770      	bx	lr
	...

0800b478 <_init>:
 800b478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b47a:	46c0      	nop			@ (mov r8, r8)
 800b47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b47e:	bc08      	pop	{r3}
 800b480:	469e      	mov	lr, r3
 800b482:	4770      	bx	lr

0800b484 <_fini>:
 800b484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b486:	46c0      	nop			@ (mov r8, r8)
 800b488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b48a:	bc08      	pop	{r3}
 800b48c:	469e      	mov	lr, r3
 800b48e:	4770      	bx	lr
