
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.31

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency x[9]$_SDFFE_PN0N_/CK ^
  -0.11 target latency y[1]$_SDFFE_PN0N_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    11   13.83    0.01    0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ state[0]$_DFF_P_/CK (DFF_X1)
     2    2.69    0.01    0.09    0.19 v state[0]$_DFF_P_/Q (DFF_X1)
                                         state[0] (net)
                  0.01    0.00    0.19 v _1560_/A2 (AND3_X1)
     1    1.19    0.01    0.03    0.22 v _1560_/ZN (AND3_X1)
                                         _0006_ (net)
                  0.01    0.00    0.22 v state[2]$_DFF_P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    11   13.83    0.01    0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ state[2]$_DFF_P_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.51    0.01    0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   14.46    0.02    0.13    0.23 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.02    0.00    0.23 ^ _1311_/A (BUF_X8)
     4   23.60    0.01    0.03    0.26 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.26 ^ _1312_/A (BUF_X8)
     5   11.18    0.01    0.02    0.28 ^ _1312_/Z (BUF_X8)
                                         _0578_ (net)
                  0.01    0.00    0.28 ^ _1528_/S (MUX2_X1)
     2    2.82    0.01    0.06    0.34 v _1528_/Z (MUX2_X1)
                                         _0767_ (net)
                  0.01    0.00    0.34 v _1529_/B (MUX2_X1)
     2    2.84    0.01    0.06    0.41 v _1529_/Z (MUX2_X1)
                                         _0768_ (net)
                  0.01    0.00    0.41 v _1533_/A (MUX2_X1)
     2    2.68    0.01    0.06    0.47 v _1533_/Z (MUX2_X1)
                                         _0772_ (net)
                  0.01    0.00    0.47 v _1534_/B (MUX2_X1)
     2    5.01    0.01    0.07    0.53 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.01    0.00    0.53 v _1673_/A (INV_X2)
     1    3.75    0.01    0.02    0.55 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.55 ^ _2353_/B (HA_X1)
     1    3.37    0.01    0.04    0.59 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.59 ^ _1609_/A (INV_X2)
     2    8.85    0.01    0.01    0.60 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.60 v _1610_/A2 (NOR2_X4)
     3   11.71    0.02    0.03    0.63 ^ _1610_/ZN (NOR2_X4)
                                         _0840_ (net)
                  0.02    0.00    0.63 ^ _1681_/A1 (NAND2_X2)
     1    4.04    0.01    0.02    0.65 v _1681_/ZN (NAND2_X2)
                                         _0893_ (net)
                  0.01    0.00    0.65 v _1682_/A (XNOR2_X2)
     1    3.56    0.02    0.03    0.68 ^ _1682_/ZN (XNOR2_X2)
                                         _0894_ (net)
                  0.02    0.00    0.68 ^ _1683_/B2 (OAI21_X2)
     1    3.47    0.01    0.02    0.70 v _1683_/ZN (OAI21_X2)
                                         _1246_ (net)
                  0.01    0.00    0.70 v _2357_/A (HA_X1)
     3    6.62    0.01    0.04    0.73 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.73 v _1770_/A3 (OR3_X4)
     2    6.09    0.01    0.07    0.81 v _1770_/ZN (OR3_X4)
                                         _0960_ (net)
                  0.01    0.00    0.81 v _1771_/A1 (OR2_X4)
     1    3.16    0.01    0.04    0.85 v _1771_/ZN (OR2_X4)
                                         _0961_ (net)
                  0.01    0.00    0.85 v _1772_/B1 (OAI221_X2)
     2    5.43    0.04    0.05    0.90 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.04    0.00    0.90 ^ _1774_/B2 (AOI22_X2)
     2    5.17    0.02    0.03    0.93 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.93 v _1794_/B1 (AOI221_X2)
     2    5.68    0.05    0.08    1.01 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    1.01 ^ _1814_/B1 (AOI221_X2)
     2    3.80    0.02    0.03    1.05 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    1.05 v _1815_/A1 (NAND2_X1)
     1    3.23    0.01    0.02    1.07 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    1.07 ^ _1826_/A (AOI21_X2)
     1    3.21    0.01    0.01    1.08 v _1826_/ZN (AOI21_X2)
                                         _0154_ (net)
                  0.01    0.00    1.08 v _1831_/B (AOI211_X2)
     1    1.22    0.03    0.06    1.14 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.14 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.14   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.05    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.51    0.01    0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.10 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.51    0.01    0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
     3   14.46    0.02    0.13    0.23 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
                                         iteration[0] (net)
                  0.02    0.00    0.23 ^ _1311_/A (BUF_X8)
     4   23.60    0.01    0.03    0.26 ^ _1311_/Z (BUF_X8)
                                         _0577_ (net)
                  0.01    0.00    0.26 ^ _1312_/A (BUF_X8)
     5   11.18    0.01    0.02    0.28 ^ _1312_/Z (BUF_X8)
                                         _0578_ (net)
                  0.01    0.00    0.28 ^ _1528_/S (MUX2_X1)
     2    2.82    0.01    0.06    0.34 v _1528_/Z (MUX2_X1)
                                         _0767_ (net)
                  0.01    0.00    0.34 v _1529_/B (MUX2_X1)
     2    2.84    0.01    0.06    0.41 v _1529_/Z (MUX2_X1)
                                         _0768_ (net)
                  0.01    0.00    0.41 v _1533_/A (MUX2_X1)
     2    2.68    0.01    0.06    0.47 v _1533_/Z (MUX2_X1)
                                         _0772_ (net)
                  0.01    0.00    0.47 v _1534_/B (MUX2_X1)
     2    5.01    0.01    0.07    0.53 v _1534_/Z (MUX2_X1)
                                         _1230_ (net)
                  0.01    0.00    0.53 v _1673_/A (INV_X2)
     1    3.75    0.01    0.02    0.55 ^ _1673_/ZN (INV_X2)
                                         _1234_ (net)
                  0.01    0.00    0.55 ^ _2353_/B (HA_X1)
     1    3.37    0.01    0.04    0.59 ^ _2353_/CO (HA_X1)
                                         _1235_ (net)
                  0.01    0.00    0.59 ^ _1609_/A (INV_X2)
     2    8.85    0.01    0.01    0.60 v _1609_/ZN (INV_X2)
                                         _0839_ (net)
                  0.01    0.00    0.60 v _1610_/A2 (NOR2_X4)
     3   11.71    0.02    0.03    0.63 ^ _1610_/ZN (NOR2_X4)
                                         _0840_ (net)
                  0.02    0.00    0.63 ^ _1681_/A1 (NAND2_X2)
     1    4.04    0.01    0.02    0.65 v _1681_/ZN (NAND2_X2)
                                         _0893_ (net)
                  0.01    0.00    0.65 v _1682_/A (XNOR2_X2)
     1    3.56    0.02    0.03    0.68 ^ _1682_/ZN (XNOR2_X2)
                                         _0894_ (net)
                  0.02    0.00    0.68 ^ _1683_/B2 (OAI21_X2)
     1    3.47    0.01    0.02    0.70 v _1683_/ZN (OAI21_X2)
                                         _1246_ (net)
                  0.01    0.00    0.70 v _2357_/A (HA_X1)
     3    6.62    0.01    0.04    0.73 v _2357_/CO (HA_X1)
                                         _1247_ (net)
                  0.01    0.00    0.73 v _1770_/A3 (OR3_X4)
     2    6.09    0.01    0.07    0.81 v _1770_/ZN (OR3_X4)
                                         _0960_ (net)
                  0.01    0.00    0.81 v _1771_/A1 (OR2_X4)
     1    3.16    0.01    0.04    0.85 v _1771_/ZN (OR2_X4)
                                         _0961_ (net)
                  0.01    0.00    0.85 v _1772_/B1 (OAI221_X2)
     2    5.43    0.04    0.05    0.90 ^ _1772_/ZN (OAI221_X2)
                                         _0962_ (net)
                  0.04    0.00    0.90 ^ _1774_/B2 (AOI22_X2)
     2    5.17    0.02    0.03    0.93 v _1774_/ZN (AOI22_X2)
                                         _0964_ (net)
                  0.02    0.00    0.93 v _1794_/B1 (AOI221_X2)
     2    5.68    0.05    0.08    1.01 ^ _1794_/ZN (AOI221_X2)
                                         _0982_ (net)
                  0.05    0.00    1.01 ^ _1814_/B1 (AOI221_X2)
     2    3.80    0.02    0.03    1.05 v _1814_/ZN (AOI221_X2)
                                         _0142_ (net)
                  0.02    0.00    1.05 v _1815_/A1 (NAND2_X1)
     1    3.23    0.01    0.02    1.07 ^ _1815_/ZN (NAND2_X1)
                                         _0143_ (net)
                  0.01    0.00    1.07 ^ _1826_/A (AOI21_X2)
     1    3.21    0.01    0.01    1.08 v _1826_/ZN (AOI21_X2)
                                         _0154_ (net)
                  0.01    0.00    1.08 v _1831_/B (AOI211_X2)
     1    1.22    0.03    0.06    1.14 ^ _1831_/ZN (AOI211_X2)
                                         _0046_ (net)
                  0.03    0.00    1.14 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
                                  1.14   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.05    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.23    0.03    0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   12.51    0.01    0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.10 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.07490211725234985

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3773

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.8112661242485046

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0707

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 7

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: x[15]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ iteration[0]$_SDFFE_PN0N_/CK (DFF_X2)
   0.13    0.23 ^ iteration[0]$_SDFFE_PN0N_/Q (DFF_X2)
   0.03    0.26 ^ _1311_/Z (BUF_X8)
   0.02    0.28 ^ _1312_/Z (BUF_X8)
   0.06    0.34 v _1528_/Z (MUX2_X1)
   0.06    0.41 v _1529_/Z (MUX2_X1)
   0.06    0.47 v _1533_/Z (MUX2_X1)
   0.07    0.53 v _1534_/Z (MUX2_X1)
   0.02    0.55 ^ _1673_/ZN (INV_X2)
   0.04    0.59 ^ _2353_/CO (HA_X1)
   0.01    0.60 v _1609_/ZN (INV_X2)
   0.03    0.63 ^ _1610_/ZN (NOR2_X4)
   0.02    0.65 v _1681_/ZN (NAND2_X2)
   0.03    0.68 ^ _1682_/ZN (XNOR2_X2)
   0.02    0.70 v _1683_/ZN (OAI21_X2)
   0.04    0.73 v _2357_/CO (HA_X1)
   0.07    0.81 v _1770_/ZN (OR3_X4)
   0.04    0.85 v _1771_/ZN (OR2_X4)
   0.05    0.90 ^ _1772_/ZN (OAI221_X2)
   0.03    0.93 v _1774_/ZN (AOI22_X2)
   0.08    1.01 ^ _1794_/ZN (AOI221_X2)
   0.03    1.05 v _1814_/ZN (AOI221_X2)
   0.02    1.07 ^ _1815_/ZN (NAND2_X1)
   0.01    1.08 v _1826_/ZN (AOI21_X2)
   0.06    1.14 ^ _1831_/ZN (AOI211_X2)
   0.00    1.14 ^ x[15]$_SDFFE_PN0N_/D (DFF_X1)
           1.14   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ x[15]$_SDFFE_PN0N_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -1.14   data arrival time
---------------------------------------------------------
          -0.07   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.09    0.19 v state[0]$_DFF_P_/Q (DFF_X1)
   0.03    0.22 v _1560_/ZN (AND3_X1)
   0.00    0.22 v state[2]$_DFF_P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ state[2]$_DFF_P_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1055

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1055

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.1402

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0713

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-6.253289

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.97e-04   7.34e-05   1.03e-05   9.80e-04  21.8%
Combinational          1.57e-03   1.34e-03   4.47e-05   2.96e-03  65.8%
Clock                  2.48e-04   3.13e-04   1.03e-06   5.62e-04  12.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.72e-03   1.73e-03   5.60e-05   4.50e-03 100.0%
                          60.4%      38.4%       1.2%
