{"vcs1":{"timestamp_begin":1731439729.431324524, "rt":1.91, "ut":0.62, "st":0.23}}
{"vcselab":{"timestamp_begin":1731439731.405245703, "rt":1.22, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1731439732.688910216, "rt":0.35, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731439728.844435938}
{"VCS_COMP_START_TIME": 1731439728.844435938}
{"VCS_COMP_END_TIME": 1731439734.496903353}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331548}}
{"stitch_vcselab": {"peak_mem": 231548}}
