Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Sat Jun 20 16:41:33 2020
| Host             : linux running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file imu_controller_power_routed.rpt -pb imu_controller_power_summary_routed.pb -rpx imu_controller_power_routed.rpx
| Design           : imu_controller
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.347  |
| Dynamic (W)              | 0.244  |
| Device Static (W)        | 0.103  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.4   |
| Junction Temperature (C) | 26.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.020 |        6 |       --- |             --- |
| Slice Logic    |     0.002 |     1238 |       --- |             --- |
|   LUT as Logic |     0.002 |      539 |     63400 |            0.85 |
|   Register     |    <0.001 |      269 |    126800 |            0.21 |
|   F7/F8 Muxes  |    <0.001 |       72 |     63400 |            0.11 |
|   CARRY4       |    <0.001 |       11 |     15850 |            0.07 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      335 |       --- |             --- |
| Signals        |     0.012 |     1457 |       --- |             --- |
| Block RAM      |     0.098 |      106 |       135 |           78.52 |
| PLL            |     0.109 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        1 |       240 |            0.42 |
| I/O            |     0.002 |       31 |       210 |           14.76 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     0.347 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.153 |       0.135 |      0.018 |
| Vccaux    |       1.800 |     0.073 |       0.055 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.008 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk_out1_clk_wiz_0 | pll/inst/clk_out1_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0 | pll/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK100MHZ                   |            10.0 |
| sys_clk_pin        | CLK100MHZ_IBUF              |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| imu_controller                               |     0.244 |
|   bram                                       |     0.030 |
|     U0                                       |     0.030 |
|       inst_blk_mem_gen                       |     0.030 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.030 |
|           valid.cstr                         |     0.030 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |     0.002 |
|             ramloop[0].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   bram2                                      |     0.030 |
|     U0                                       |     0.030 |
|       inst_blk_mem_gen                       |     0.030 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.030 |
|           valid.cstr                         |     0.030 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |     0.002 |
|             ramloop[0].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   bram3                                      |     0.030 |
|     U0                                       |     0.030 |
|       inst_blk_mem_gen                       |     0.030 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.030 |
|           valid.cstr                         |     0.030 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |     0.002 |
|             ramloop[0].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |     0.007 |
|               prim_init.ram                  |     0.007 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   pll                                        |     0.110 |
|     inst                                     |     0.110 |
|   result                                     |     0.027 |
|     U0                                       |     0.027 |
|       inst_blk_mem_gen                       |     0.027 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.027 |
|           valid.cstr                         |     0.027 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |     0.001 |
|             ramloop[0].ram.r                 |     0.007 |
|               prim_noinit.ram                |     0.007 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[2].ram.r                 |     0.007 |
|               prim_noinit.ram                |     0.007 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[4].ram.r                 |     0.007 |
|               prim_noinit.ram                |     0.007 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|   vga_controller                             |     0.002 |
+----------------------------------------------+-----------+


