
*** Running vivado
    with args -log soc_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 404.211 ; gain = 97.449
INFO: [Synth 8-638] synthesizing module 'soc_axi_bram_ctrl_0_bram_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_0/synth/soc_axi_bram_ctrl_0_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'soc_axi_bram_ctrl_0_bram_0' (9#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_0/synth/soc_axi_bram_ctrl_0_bram_0.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 612.156 ; gain = 305.395
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 612.156 ; gain = 305.395
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 772.051 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 772.051 ; gain = 465.289
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 772.051 ; gain = 465.289
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 772.051 ; gain = 465.289
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:45 . Memory (MB): peak = 772.051 ; gain = 465.289
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:46 . Memory (MB): peak = 772.051 ; gain = 465.289
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 796.852 ; gain = 490.090
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 805.996 ; gain = 499.234
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:03:02 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:03:02 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:03:03 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:03:03 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:03 . Memory (MB): peak = 816.137 ; gain = 509.375
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:03:03 . Memory (MB): peak = 816.137 ; gain = 509.375

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     6|
|2     |LUT4     |     2|
|3     |RAMB36E1 |     2|
|4     |SRL16E   |     2|
|5     |FDRE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:03:03 . Memory (MB): peak = 816.137 ; gain = 509.375
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:03:06 . Memory (MB): peak = 823.773 ; gain = 526.598
