<!DOCTYPE html>
<html>
<head>
    <style>
        header {
            text-align: center;
            margin-top: auto;
        }
        footer {
            text-align: center;
            margin-top: 20px;
        }
        table {
            width: 100%;
            border-collapse: collapse;
            margin-top: 10px;
        }
        table, th, td {
            border: 1px solid black;
        }
        th, td {
            padding: 8px;
            text-align: center;
        }
    </style>
    <title>My Resume</title>
</head>
<body>

<header>
    <h1>THIRLOJANAN U</h1>
    <p>
        <b>Email</b>: <a href="mailto:thirlojanan.u2023ece@sece.ac.in">thirlojanan.u2023ece@sece.ac.in</a> |
        <b>Phone</b>: 8122767120 |
        <b>Address</b>: Erode
    </p>
</header>
<hr>

<h2>Education</h2>
<table>
    <tr>
        <th>Passed</th>
        <th>Institution</th>
        <th>Year</th>
        <th>Percentage [CGPA]</th>
    </tr>
    <tr>
        <td>B.Tech - ECE</td>
        <td>Sri Eshwar College of Engineering</td>
        <td>2023-2027</td>
        <td>7.8</td>
    </tr>
    <tr>
        <td>12th</td>
        <td>Kongu Vellalar Matriculation Higher Secondary School</td>
        <td>2021-2023</td>
        <td>90%</td>
    </tr>
    <tr>
        <td>10th</td>
        <td>Kongu Vellalar Matriculation Higher Secondary School</td>
        <td>2019-2021</td>
        <td>95%</td>
    </tr>
</table>
<hr>

<h2>Objective</h2>
<p>
Aspiring to work in VLSI design and verification, with hands-on experience in Verilog modeling and testing. 
Experienced in designing and verifying Async FIFO using Verilog. Passionate about developing and debugging 
hardware architectures with an eye for detail in both design and verification processes.
</p>
<hr>

<h2>Skills</h2>
<ul>
    <li><b>Programming Languages</b>: C, C++, Java, Python</li>
    <li><b>Web Development</b>: HTML, CSS, JavaScript</li>
    <li><b>VLSI Tools</b>: Verilog, SystemVerilog, UVM</li>
    <li><b>Database Management</b>: MySQL, MongoDB</li>
</ul>
<hr>

<h2>Projects</h2>
<ul>
    <li>Smart Waste Segregation System using NodeMCU and sensors</li>
    <li>Design and Verification of Async FIFO in Verilog</li>
    <li>4-bit Counter Synthesis and Testing</li>
</ul>
<hr>

<h2>Certifications</h2>
<ul>
    <li>Physical Design - VLSIGuru</li>
    <li>VLSI Design Flow: RTL to GDS - NPTEL</li>
    <li>Introduction to Networking - Cisco</li>
</ul>
<hr>

<footer>
    <b><i>&copy;2027 Thirlojanan U. All Rights Reserved</i></b>
</footer>

</body>
</html>
