-makelib ies_lib/xil_defaultlib \
  "../../../../proyecto_final_ALU.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" \
-endlib

