regmap	,	V_6
parent	,	V_54
shift	,	V_83
of_match_device	,	F_53
MESON_SAR_ADC_DELTA_10	,	V_38
MESON_SAR_ADC_REG3_CTRL_CHAN7_MUX_SEL_MASK	,	V_42
resolution	,	V_26
"adc_clk"	,	L_18
"failed to enable sana clk\n"	,	L_9
dev	,	V_53
EIGHT_SAMPLES	,	V_63
ARRAY_SIZE	,	F_54
MESON_SAR_ADC_DELAY_SAMPLE_DLY_SEL_MASK	,	V_102
regmap_read	,	F_3
devm_kasprintf	,	F_33
MESON_SAR_ADC_DETECT_IDLE_SW_DETECT_MUX_MASK	,	V_35
indio_dev	,	V_2
"core"	,	L_14
meson_sar_adc_stop_sample_engine	,	F_21
clk_set_parent	,	F_43
meson_sar_adc_chan7_mux_sel	,	V_40
__clk_get_name	,	F_35
IIO_CHAN_INFO_AVERAGE_RAW	,	V_61
"failed to get adc_sel clk\n"	,	L_21
__maybe_unused	,	T_3
MESON_SAR_ADC_DELTA_10_TEMP_SEL	,	V_39
of_node	,	V_74
GFP_KERNEL	,	V_73
"vref"	,	L_22
ONE_SAMPLE	,	V_60
devm_clk_register	,	F_36
device	,	V_134
MESON_SAR_ADC_AVG_CNTL_NUM_SAMPLES_SHIFT	,	F_10
regval	,	V_5
meson_sar_adc_unlock	,	F_24
usleep_range	,	F_19
sum	,	V_18
devm_regulator_get	,	F_59
IIO_CHAN_INFO_RAW	,	V_58
mutex_unlock	,	F_25
"sana"	,	L_16
meson_sar_adc_hw_enable	,	F_45
sel	,	V_41
avg_samples	,	V_52
"failed to read sample for channel %d: %d\n"	,	L_1
err_sana_clk	,	V_110
clkin	,	V_78
devm_ioremap_resource	,	F_56
vref	,	V_65
ENOENT	,	V_27
MESON_SAR_ADC_FIFO_RD_CHAN_ID_MASK	,	V_22
fls	,	F_40
regmap_update_bits	,	F_11
meson_sar_adc_regmap_config	,	V_131
"failed to get vref voltage: %d\n"	,	L_2
meson_sar_adc_start_sample_engine	,	F_20
mutex_lock	,	F_23
meson_sar_adc_avg_mode	,	V_28
"clkin"	,	L_12
platform_device	,	V_115
meson_sar_adc_of_match	,	V_122
num_channels	,	V_129
MESON_SAR_ADC_REG3	,	V_43
"%s#adc_en"	,	L_4
adc_clk	,	V_94
MESON_SAR_ADC_REG0	,	V_7
__iomem	,	T_2
of_node_full_name	,	F_34
clk_div	,	V_81
meson_sar_adc_get_sample	,	F_27
reg	,	V_82
priv	,	V_4
info	,	V_125
ret	,	V_15
meson_sar_adc_iio_info_read_raw	,	F_29
err_vref	,	V_106
res	,	V_118
"failed allocating iio device\n"	,	L_11
count	,	V_19
core_clk	,	V_107
ETIMEDOUT	,	V_11
ops	,	V_76
channels	,	V_127
MESON_SAR_ADC_DELAY_KERNEL_BUSY	,	V_49
name	,	V_72
platform_get_resource	,	F_55
meson_sar_adc_resume	,	F_67
iio_dev	,	V_1
meson_sar_adc_suspend	,	F_65
timeout	,	V_9
meson_sar_adc_iio_info	,	V_126
meson_sar_adc_num_samples	,	V_30
dev_err	,	F_31
MESON_SAR_ADC_DELAY	,	V_48
devm_regmap_init_mmio	,	F_57
"adc_sel"	,	L_20
MESON_SAR_ADC_FIFO_RD	,	V_21
NO_AVERAGING	,	V_59
regmap_write	,	F_42
iio_device_register	,	F_61
meson_sar_adc_probe	,	F_51
of_device_id	,	V_119
clk_divider_ops	,	V_77
mask	,	V_57
MESON_SAR_ADC_REG11_BANDGAP_EN	,	V_112
devm_clk_get	,	F_58
MESON_SAR_ADC_REG0_ADC_TEMP_SEN_SEL	,	V_97
meson_sar_adc_wait_busy_clear	,	F_5
clk_disable_unprepare	,	F_48
BIT	,	F_8
meson_sar_adc_iio_channels	,	V_128
parent_names	,	V_79
MESON_SAR_ADC_CHAN_LIST	,	V_34
IIO_VAL_INT	,	V_55
sana_clk	,	V_109
MESON_SAR_ADC_FIFO_RD_SAMPLE_VALUE_MASK	,	V_24
regulator_enable	,	F_46
err_hw	,	V_133
MESON_SAR_ADC_DELAY_INPUT_DLY_SEL_MASK	,	V_103
clk_gate	,	V_91
MESON_SAR_ADC_DELAY_INPUT_DLY_CNT_MASK	,	V_100
MESON_SAR_ADC_DETECT_IDLE_SW_IDLE_MUX_SEL_MASK	,	V_37
base	,	V_68
MESON_SAR_ADC_REG3_BL30_INITIALIZED	,	V_96
ENOMEM	,	V_121
modes	,	V_123
dev_get_drvdata	,	F_66
val2	,	V_56
channel	,	V_23
"failed to set adc parent to clkin\n"	,	L_5
regulator_get_voltage	,	F_30
hw	,	V_87
MESON_SAR_ADC_REG0_SAMPLING_START	,	V_45
INDIO_DIRECT_MODE	,	V_124
"%s#adc_div"	,	L_3
val	,	V_14
init	,	V_70
MESON_SAR_ADC_REG0_BUSY_MASK	,	V_10
regulator_disable	,	F_49
mlock	,	V_47
meson_sar_adc_remove	,	F_62
samples	,	V_31
err_core_clk	,	V_108
MESON_SAR_ADC_DELAY_BL30_BUSY	,	V_50
MESON_SAR_ADC_MAX_FIFO_SIZE	,	V_20
MESON_SAR_ADC_REG3_CNTL_USE_SC_DLY	,	V_99
MESON_SAR_ADC_CHAN_LIST_MAX_INDEX_MASK	,	V_33
"failed to enable vref regulator\n"	,	L_7
"failed to get adc clk\n"	,	L_19
iio_priv	,	F_2
iio_device_unregister	,	F_64
MEAN_AVERAGING	,	V_62
flags	,	V_75
meson_sar_adc_enable_channel	,	F_15
MESON_SAR_ADC_DELAY_SAMPLE_DLY_CNT_MASK	,	V_101
err_adc_clk	,	V_114
avg_mode	,	V_51
IIO_CHAN_INFO_SCALE	,	V_64
fifo_val	,	V_17
bit_idx	,	V_92
meson_sar_adc_get_fifo_count	,	F_1
meson_sar_adc_clear_fifo	,	F_26
adc_sel_clk	,	V_104
clk_prepare_enable	,	F_47
"failed to enable core clk\n"	,	L_8
devm_iio_device_alloc	,	F_52
MESON_SAR_ADC_AVG_CNTL_AVG_MODE_MASK	,	F_14
err	,	V_132
MESON_SAR_ADC_AVG_CNTL_NUM_SAMPLES_MASK	,	F_12
"failed to get vref regulator\n"	,	L_23
MESON_SAR_ADC_REG3_ADC_CLK_DIV_SHIFT	,	V_84
meson_sar_adc_lock	,	F_22
num_parents	,	V_80
EINVAL	,	V_67
MESON_SAR_ADC_DETECT_IDLE_SW	,	V_36
clk_gate_ops	,	V_90
CLK_SET_RATE_PARENT	,	V_89
width	,	V_85
udelay	,	F_6
chan	,	V_13
FIELD_PREP	,	F_16
MESON_SAR_ADC_REG0_SAMPLING_STOP	,	V_46
data	,	V_25
MESON_SAR_ADC_REG3_CTRL_SAMPLING_CLOCK_PHASE	,	V_98
"failed to enable adc clk\n"	,	L_10
"failed to set adc clock rate\n"	,	L_6
meson_sar_adc_init	,	F_41
clk_init_data	,	V_69
"failed to get sana clk\n"	,	L_17
mode	,	V_29
pdev	,	V_116
MESON_SAR_ADC_REG3_ADC_EN	,	V_113
u32	,	T_1
err_lock	,	V_105
meson_sar_adc_set_chan7_mux	,	F_18
meson_sar_adc_hw_disable	,	F_50
meson_sar_adc_clk_init	,	F_32
clk_parents	,	V_71
"failed to get core clk\n"	,	L_15
resource	,	V_117
MESON_SAR_ADC_CHAN_LIST_ENTRY_MASK	,	F_17
PTR_ERR	,	F_39
MESON_SAR_ADC_REG11	,	V_111
meson_sar_adc_read_raw_sample	,	F_7
clk_set_rate	,	F_44
MESON_SAR_ADC_REG0_SAMPLE_ENGINE_ENABLE	,	V_44
platform_set_drvdata	,	F_60
iio_chan_spec	,	V_12
platform_get_drvdata	,	F_63
FIELD_GET	,	F_4
fifo_chan	,	V_16
CHAN7_MUX_CH7_INPUT	,	V_95
IORESOURCE_MEM	,	V_130
MESON_SAR_ADC_REG0_FIFO_COUNT_MASK	,	V_8
meson_sar_adc_priv	,	V_3
match	,	V_120
MESON_SAR_ADC_AVG_CNTL	,	V_32
dev_warn	,	F_28
WARN_ON	,	F_37
MESON_SAR_ADC_REG3_ADC_CLK_DIV_WIDTH	,	V_86
meson_sar_adc_set_averaging	,	F_9
adc_div_clk	,	V_88
MESON_SAR_ADC_AVG_CNTL_AVG_MODE_SHIFT	,	F_13
"failed to get clkin\n"	,	L_13
IIO_VAL_FRACTIONAL_LOG2	,	V_66
MESON_SAR_ADC_REG3_CLK_EN	,	V_93
IS_ERR	,	F_38
