
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172686                       # Simulator instruction rate (inst/s)
host_mem_usage                              201542140                       # Number of bytes of host memory used
host_op_rate                                   195849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 86210.21                       # Real time elapsed on the host
host_tick_rate                               12421506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14887271921                       # Number of instructions simulated
sim_ops                                   16884154353                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  144                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  241                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  168                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5001979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10003354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    80.649534                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      244335845                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    302960022                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      4721425                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    420203217                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     16086497                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     16092490                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         5993                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      496442767                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       20750147                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        906125955                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       892223592                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      4720230                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         468489670                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    197396371                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     21277872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    122292557                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3136045990                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3493682685                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2550276042                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.369923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.441230                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1527915206     59.91%     59.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    384881804     15.09%     75.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    234045649      9.18%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54019183      2.12%     86.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     33062377      1.30%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     18615627      0.73%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     28225352      1.11%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     72114473      2.83%     92.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    197396371      7.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2550276042                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     18994894                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2989059047                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            740977007                       # Number of loads committed
system.switch_cpus0.commit.membars           23641680                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2124056781     60.80%     60.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    122958623      3.52%     64.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv      2364090      0.07%     64.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     39315563      1.13%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     26006395      0.74%     66.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     10702759      0.31%     66.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     35462947      1.02%     67.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     42676670      1.22%     68.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      5971767      0.17%     68.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     41679119      1.19%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      2364096      0.07%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    740977007     21.21%     91.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    299146868      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3493682685                       # Class of committed instruction
system.switch_cpus0.commit.refs            1040123875                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        313130597                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3136045990                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3493682685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.818869                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.818869                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1822731122                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1221                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    237648844                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3667474453                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       155003173                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        463729583                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       4755167                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         4198                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    121790802                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          496442767                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        266570041                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2294336614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       910085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3374394088                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        9512724                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.193318                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    268916687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    281172489                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.314011                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.463168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.802743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1829308208     71.23%     71.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       169027711      6.58%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        51187800      1.99%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        57262423      2.23%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        59254194      2.31%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        21006882      0.82%     85.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        29566851      1.15%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        16380370      0.64%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       335015412     13.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5269086                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       477412925                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.397065                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1093838488                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         302511265                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      223502248                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    762666414                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     21353455                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts      2522022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    304601425                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3615870500                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    791327223                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      8212634                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3587677361                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents      10216743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    104936720                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       4755167                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    118799008                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1589194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     29396265                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          984                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        46348                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     29414846                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     21689377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5454556                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        46348                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1480842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      3788244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3488387049                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3551249667                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.682872                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2382120458                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.382879                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3552932183                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      4008252271                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2583914458                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.221196                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.221196                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2156816419     59.98%     59.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    122968298      3.42%     63.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      2364090      0.07%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     41678027      1.16%     64.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     26007342      0.72%     65.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     11714324      0.33%     65.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     36632298      1.02%     66.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     42676683      1.19%     67.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      7148886      0.20%     68.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     50063890      1.39%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2364096      0.07%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          144      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    792745854     22.05%     91.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    302709582      8.42%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3595889997                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           64603262                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017966                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       12435671     19.25%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          103      0.00%     19.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      4658046      7.21%     26.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      3074322      4.76%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            5      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1090060      1.69%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     32.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28119949     43.53%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     15225106     23.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    3277716152                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   9075359247                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   3212323482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   3295276572                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3594517044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3595889997                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     21353456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    122187721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        83814                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        75584                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    224506353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.400263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.007422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1297032817     50.51%     50.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    486342486     18.94%     69.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    223401637      8.70%     78.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    165934091      6.46%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    129832311      5.06%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     60433476      2.35%     92.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    126135690      4.91%     96.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     44547544      1.73%     98.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     34349799      1.34%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009851                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.400263                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     382777043                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    749117672                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    338926185                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    442827923                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     71114551                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     23461413                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    762666414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    304601425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4231649613                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     245247017                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      493216347                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3893458350                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     257389905                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       204392848                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      33067672                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        68184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6427664374                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3639116540                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4076988646                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        532300368                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      19176371                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       4755167                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    361618470                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       183530200                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   4029991732                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    971726647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     29105048                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        736771965                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     21353459                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    508341095                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5968853041                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         7249684789                       # The number of ROB writes
system.switch_cpus0.timesIdled                     18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       419927969                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      272215359                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    77.093900                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      176280991                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    228657508                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3522827                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    463026838                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     26502602                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     26508103                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5501                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      585241156                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       34715379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        870541359                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       842278503                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3521493                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         559056870                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    194017677                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     35484177                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    178794855                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2833466418                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3217041091                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2544472604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.264325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.382144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1620907961     63.70%     63.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    385283033     15.14%     78.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    108599945      4.27%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     77397284      3.04%     86.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     61834137      2.43%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     28081106      1.10%     89.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     35977405      1.41%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     32374056      1.27%     92.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    194017677      7.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2544472604                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     31676690                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2600497280                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            636140188                       # Number of loads committed
system.switch_cpus1.commit.membars           39426194                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1804436857     56.09%     56.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     11868279      0.37%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     65567901      2.04%     58.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     43369591      1.35%     59.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     17848881      0.55%     60.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     59139877      1.84%     62.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     71171285      2.21%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      9959476      0.31%     64.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     61747745      1.92%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3942499      0.12%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    636140188     19.77%     86.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    431848512     13.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3217041091                       # Class of committed instruction
system.switch_cpus1.commit.refs            1067988700                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        502244755                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2833466418                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3217041091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.906314                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.906314                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1893556239                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1344                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    175123776                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3428890643                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       167349281                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        403271900                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3535653                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4166                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    100297448                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          585241156                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        373906127                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2188023166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       864605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3060816759                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        7073974                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.227897                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    376450267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    237498972                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.191902                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.348167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.686170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1922696595     74.87%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        79077127      3.08%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        56595965      2.20%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        64560280      2.51%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        68703896      2.68%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        30322127      1.18%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        43134435      1.68%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        32436550      1.26%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       270483550     10.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4855759                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       573139256                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.302253                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1129192892                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         438842142                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       20022649                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    664538257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     35609752                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        43443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    442269397                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3395812630                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    690350750                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7044295                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3344201125                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents           209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     40073841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3535653                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     40073770                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     16054647                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        19050                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     28073971                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28398053                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     10420879                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        19050                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      2054607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2801152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3317575865                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3314580240                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.590075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1957620112                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.290719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3315099261                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3183898181                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1990118674                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.103370                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.103370                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          127      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1850589374     55.22%     55.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     11868813      0.35%     55.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     69541667      2.08%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     43370982      1.29%     58.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     19481558      0.58%     59.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     61055331      1.82%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     71171302      2.12%     63.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     11922466      0.36%     63.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     76368958      2.28%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3942499      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            8      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    690786258     20.61%     86.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    441146083     13.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3351245426                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           65495536                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019544                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4401360      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            40      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          190      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      8381186     12.80%     19.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      5074590      7.75%     27.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv           16      0.00%     27.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1948420      2.97%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      19100247     29.16%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     26589487     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2817828479                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8161539870                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2766563474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2846735365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3360202877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3351245426                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     35609753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    178771486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3011                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       125576                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    359600542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.304997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.023566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1466722532     57.12%     57.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    356872473     13.90%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    205728870      8.01%     79.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    137804031      5.37%     84.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    142268222      5.54%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     82482333      3.21%     93.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     86824598      3.38%     96.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     47388749      1.85%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     41918717      1.63%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010525                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.304996                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     598912356                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1174460048                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    548016766                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    727867535                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     16266395                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23655569                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    664538257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    442269397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5104817210                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     408992760                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       64640761                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3526873937                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      23105207                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       221804092                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     166117689                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents       165403                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6500843241                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3407783709                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3771533030                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        449000965                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         75391                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3535653                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    270944582                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       244659040                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3184958463                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1558084469                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     48636657                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        571655399                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     35609757                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    845689288                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5746287740                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6815210343                       # The number of ROB writes
system.switch_cpus1.timesIdled                     10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       692302266                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      443723399                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    90.319261                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      230566240                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    255279148                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      2599279                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    438810628                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     18772630                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     19029837                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       257207                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      582929772                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       51835536                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        992392128                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       972804300                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      2512801                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         562592697                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    205996347                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     24717488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    131883072                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   3012963988                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3489590870                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2550853439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.368009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.451580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1609381020     63.09%     63.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    292191123     11.45%     74.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    188523876      7.39%     81.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     62544819      2.45%     84.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     86959747      3.41%     87.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     30854911      1.21%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     38177953      1.50%     90.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     36223643      1.42%     91.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    205996347      8.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2550853439                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     49528240                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2928191857                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            654696154                       # Number of loads committed
system.switch_cpus2.commit.membars           27463411                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2013142225     57.69%     57.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    104303670      2.99%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     45672208      1.31%     61.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     30210421      0.87%     62.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     12433160      0.36%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     41195667      1.18%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     49575955      1.42%     65.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      6937355      0.20%     66.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     43011133      1.23%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2746259      0.08%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       171642      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    654696154     18.76%     86.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    485495021     13.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3489590870                       # Class of committed instruction
system.switch_cpus2.commit.refs            1140191175                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        408452801                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         3012963988                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3489590870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.852321                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852321                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1614043410                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred        86496                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    229849370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3646749011                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       321560095                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        548272237                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       2562736                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts       331631                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     81571499                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          582929772                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        485555096                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2077885095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       600005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3184286583                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        5298428                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.226997                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    487475605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    301174406                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.239982                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568009978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.431221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.661993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1825004528     71.07%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        90903019      3.54%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       106048164      4.13%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        64707936      2.52%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       106838713      4.16%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        49560713      1.93%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        31125141      1.21%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        34217468      1.33%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       259604296     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568009978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   1263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2966944                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       572320706                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.402472                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1205131386                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         490245783                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19926690                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    675701299                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     24805812                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        22037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    494040800                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3621448988                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    714885603                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4064879                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3601562788                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1025451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     13688254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2562736                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     14733117                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1844                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     73437479                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        78597                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     41172148                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     21005141                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      8545779                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        78597                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1399110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1567834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3475474562                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3558618002                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600205                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2085996490                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.385749                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3559304204                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3917848665                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2314571728                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.173267                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173267                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2046087836     56.75%     56.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    104334594      2.89%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     48439309      1.34%     60.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     30211454      0.84%     61.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     13090618      0.36%     62.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     42528010      1.18%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     49575969      1.37%     64.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      8303581      0.23%     64.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     53187976      1.48%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2746259      0.08%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       171645      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    715069779     19.83%     86.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    491880641     13.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3605627671                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           86714420                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024050                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6918763      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       5455267      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          119      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      5079790      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      3200998      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            4      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1356584      1.56%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      32203938     37.14%     62.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     32498957     37.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3185595737                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8878728758                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3118192945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3184973376                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3596643175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3605627671                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     24805813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    131858102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        17329                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        88325                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    265892794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568009978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.404055                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.972082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1322621796     51.50%     51.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    387899209     15.11%     66.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    271587248     10.58%     77.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    183835284      7.16%     84.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    157960593      6.15%     90.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     91824896      3.58%     94.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     72263360      2.81%     96.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     41639634      1.62%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     38377958      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568009978                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.404054                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     506746354                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    987268307                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    440425057                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    568411931                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     34140946                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     20663688                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    675701299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    494040800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5080432527                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     284894051                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       44205855                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3789586765                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      28265319                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       362251953                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     133477659                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        68856                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6763530030                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3630910034                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3968732261                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        588481018                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     232239564                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       2562736                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    451361894                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       179145453                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3904460163                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1119146519                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     33799155                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        430810646                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     24805978                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    629526067                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5966328850                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7260108704                       # The number of ROB writes
system.switch_cpus2.timesIdled                     12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       521551438                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      328770702                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        10121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26420890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52841791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2136                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4925013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2541005                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2460365                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4925013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7507831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7497507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15005338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15005338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    483057024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    482445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    965502592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               965502592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5001984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5001984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5001984                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17462646456                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17440821069                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47571737968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    113965440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     83494016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    122882432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         320352128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    162704896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      162704896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       890355                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       652297                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       960019                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2502751                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1271132                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1271132                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data    106424151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     77969074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    114751091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            299153878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     151938434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           151938434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     151938434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data    106424151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     77969074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    114751091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           451092313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2542264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1780270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1304151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1919230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000157630140                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       143368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       143368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8962705                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2401341                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2502751                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1271132                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5005502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2542264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1691                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           321635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           310207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           326920                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           331467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           339530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           342470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           325569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           298517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           269511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           260029                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          290766                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          298205                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          310397                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          309749                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          324633                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          344206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           150654                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           139404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           153214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           156468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           169484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           184032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           172982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           159393                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           135376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           127742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          149286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          155530                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          170414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          165362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          179044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          173854                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.12                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.25                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                130039647620                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               25019055000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           223861103870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25988.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44738.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2757102                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1167141                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.91                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5005502                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2542264                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2324384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2343827                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 172959                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 154235                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4557                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   3784                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                110705                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                113015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                141547                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                142810                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                144821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                144777                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                144815                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                144712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                144646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                144658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                144751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                145079                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                146064                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                148668                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                147316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                143851                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                143551                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                143457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2904                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    93                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3621801                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.344276                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.447484                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    67.456081                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       247954      6.85%      6.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3264701     90.14%     96.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        46271      1.28%     98.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        14724      0.41%     98.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        14795      0.41%     99.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14113      0.39%     99.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        18994      0.52%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          177      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           72      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3621801                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       143368                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.901742                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.110612                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.235892                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             13      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           270      0.19%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1702      1.19%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         5654      3.94%      5.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        11605      8.09%     13.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        17565     12.25%     25.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        20780     14.49%     40.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20804     14.51%     54.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        18729     13.06%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        14936     10.42%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        11228      7.83%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         7689      5.36%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         5018      3.50%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         3220      2.25%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1796      1.25%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1064      0.74%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          600      0.42%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          355      0.25%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          150      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          109      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           42      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       143368                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       143368                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.732262                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.699931                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.069462                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           30225     21.08%     21.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1823      1.27%     22.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           99005     69.06%     91.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2227      1.55%     92.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            9274      6.47%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             205      0.14%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             574      0.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              24      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       143368                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             320243904                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 108224                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              162703296                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              320352128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           162704896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      299.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      151.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   299.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   151.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.52                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860408107                       # Total gap between requests
system.mem_ctrls0.avgGap                    283755.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    113937280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     83465664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    122830720                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    162703296                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 106397854.834097534418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3346.840575142794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 77942597.909161612391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 114702800.661273300648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 151936939.944829314947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1780710                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1304594                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1920038                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2542264                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2420474                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  73827884863                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2737476                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  60500330335                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2327222                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  89525403500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24946188850007                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     46547.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     41459.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     48883.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     46374.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     44754.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     46626.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9812587.85                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         12598729920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6696372375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17189521440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6559493760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    436114382640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     43956273120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      607647441735                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       567.438369                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 110415455440                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 924686912284                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13260972060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7048362420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        18537689100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6710993820                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    441295655850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     39593101920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      610979443650                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       570.549886                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  99052443225                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 936049924499                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    113860224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     83467904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    122565248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         319901824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    162543744                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      162543744                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       889533                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       652093                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       957541                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2499233                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1269873                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1269873                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data    106325898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     77944690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    114454895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            298733372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            7889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     151787946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           151787946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     151787946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data    106325898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     77944690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    114454895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           450521318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2539746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1778658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1303719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1914175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000145010886                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       143228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       143228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8949974                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2399042                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2499233                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1269873                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4998466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2539746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           321535                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           310454                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           325749                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           330079                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           341219                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           342076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           326360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           297253                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           268271                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           258755                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          290368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          299158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          307942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          309887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          325316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          342262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           149526                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           138310                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           151892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           157460                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           173082                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           184960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           174824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           158628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           133252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           127878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          148752                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          156248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          168241                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          166658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          177226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          172788                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.12                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                129932704131                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               24983420000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           223620529131                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    26003.79                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44753.79                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2752696                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1166252                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.92                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4998466                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2539746                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2321092                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2340174                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 172680                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 154244                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4584                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   3862                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                110612                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                112887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                141386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                142695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                144728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                144586                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                144701                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                144660                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                144536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                144509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                144509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                144819                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                145823                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                148612                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                147294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                143695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                143436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                143323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2836                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3617460                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.333899                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.443112                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    67.476654                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       247341      6.84%      6.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3261535     90.16%     97.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        46078      1.27%     98.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        14629      0.40%     98.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        14239      0.39%     99.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14216      0.39%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19225      0.53%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          165      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           32      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3617460                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       143228                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.886154                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.102407                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.205265                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             16      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           283      0.20%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1697      1.18%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5618      3.92%      5.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        11639      8.13%     13.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        17205     12.01%     25.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        21018     14.67%     40.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        20871     14.57%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        18734     13.08%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        15094     10.54%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        11098      7.75%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         7722      5.39%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         4993      3.49%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         3103      2.17%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1812      1.27%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1049      0.73%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          628      0.44%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          301      0.21%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          171      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           94      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           40      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           23      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       143228                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       143228                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.732043                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.699781                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.067925                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           30225     21.10%     21.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1785      1.25%     22.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           98861     69.02%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2207      1.54%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            9405      6.57%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             203      0.14%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             507      0.35%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              24      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       143228                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             319787776                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 114048                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              162542400                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              319901824                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           162543744                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      298.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      151.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   298.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   151.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.52                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859590370                       # Total gap between requests
system.mem_ctrls1.avgGap                    284115.01                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    113834112                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     83438016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    122507200                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    162542400                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 106301513.637541651726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 77916779.424724802375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2988.250513520352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 114400688.534356400371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 151786690.709009528160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1779066                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1304186                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1915082                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2539746                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1710812                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  73840763641                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2124734                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  60492017333                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2308220                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  89281604391                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24948733828527                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     42770.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     41505.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     50588.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     46382.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     46164.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     46620.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9823318.48                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12557989080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6674729490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17149987260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6530444460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    435852623820                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     44176682880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      607475125470                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       567.277455                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 110987419219                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 924114948505                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         13270682460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7053531210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        18526336500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6726920040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    441199483740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39674074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      610983696510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       570.553858                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  99263596899                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 935838770825                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1922448247                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    485555027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2408003274                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1922448247                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    485555027                       # number of overall hits
system.cpu2.icache.overall_hits::total     2408003274                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          862                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           69                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           931                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          862                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           69                       # number of overall misses
system.cpu2.icache.overall_misses::total          931                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6312546                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6312546                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6312546                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6312546                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1922449109                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    485555096                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2408004205                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1922449109                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    485555096                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2408004205                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91486.173913                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6780.393126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91486.173913                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6780.393126                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    85.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu2.icache.writebacks::total              290                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      5011089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5011089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      5011089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5011089                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96367.096154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 96367.096154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96367.096154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 96367.096154                       # average overall mshr miss latency
system.cpu2.icache.replacements                   290                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1922448247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    485555027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2408003274                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          862                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           69                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          931                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6312546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6312546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    485555096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2408004205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91486.173913                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6780.393126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      5011089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5011089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 96367.096154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 96367.096154                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2408004188                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              914                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2634577.886214                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   596.704177                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    27.222967                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.956257                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.043627                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      93912164909                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     93912164909                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    690207921                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   1003676727                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1693884648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    690207921                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   1003676727                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1693884648                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7003021                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     38581769                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      45584790                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7003021                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     38581769                       # number of overall misses
system.cpu2.dcache.overall_misses::total     45584790                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1328257161108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1328257161108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1328257161108                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1328257161108                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    697210942                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1042258496                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1739469438                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    697210942                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1042258496                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1739469438                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037017                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026206                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037017                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026206                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 34427.067383                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29138.165627                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 34427.067383                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29138.165627                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        57646                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4551                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1851                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             44                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    31.143166                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   103.431818                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9658153                       # number of writebacks
system.cpu2.dcache.writebacks::total          9658153                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     27709864                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     27709864                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     27709864                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     27709864                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10871905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10871905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10871905                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10871905                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 283687750866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 283687750866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 283687750866                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 283687750866                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.010431                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006250                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.010431                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006250                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26093.656159                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26093.656159                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26093.656159                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26093.656159                       # average overall mshr miss latency
system.cpu2.dcache.replacements              17874888                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    395853069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    543079526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      938932595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6556260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     38401269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44957529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1313796574602                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1313796574602                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    581480795                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    983890124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.016293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.066040                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045694                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34212.321853                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29223.060160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     27587633                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     27587633                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     10813636                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10813636                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 280891357626                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 280891357626                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.018597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25975.662361                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25975.662361                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    294354852                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    460597201                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     754952053                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       446761                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       180500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       627261                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  14460586506                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14460586506                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    460777701                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    755579314                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000392                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000830                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80114.052665                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23053.539924                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       122231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       122231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        58269                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        58269                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   2796393240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2796393240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 47991.097153                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47991.097153                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     15390145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     24717280                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     40107425                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           95                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          290                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     17498571                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     17498571                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     24717570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     40107810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 60339.900000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45450.833766                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          123                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1281441                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1281441                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10418.219512                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10418.219512                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     15390240                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     24717320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     40107560                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     24717320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     40107560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1791974777                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         17875144                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           100.249530                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   137.770383                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   118.228937                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.538166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.461832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      58247789000                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     58247789000                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    266569975                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2266774339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    266569975                       # number of overall hits
system.cpu0.icache.overall_hits::total     2266774339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total          939                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5133687                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5133687                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5133687                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5133687                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    266570040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2266775278                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    266570040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2266775278                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 78979.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5467.185304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 78979.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5467.185304                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.833333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu0.icache.writebacks::total              299                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           55                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           55                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4566150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4566150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4566150                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4566150                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83020.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83020.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83020.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83020.909091                       # average overall mshr miss latency
system.cpu0.icache.replacements                   299                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    266569975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2266774339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5133687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5133687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    266570040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2266775278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 78979.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5467.185304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           55                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4566150                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4566150                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 83020.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83020.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          622.942147                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2266775268                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              929                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2440016.434876                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   598.227723                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    24.714424                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.958698                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.039606                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998305                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      88404236771                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     88404236771                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633389750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    937942882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1571332632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633389750                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    937942882                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1571332632                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6152122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     54020528                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      60172650                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6152122                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     54020528                       # number of overall misses
system.cpu0.dcache.overall_misses::total     60172650                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1856641100440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1856641100440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1856641100440                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1856641100440                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    991963410                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1631505282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    991963410                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1631505282                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054458                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036882                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054458                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.036882                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 34369.177222                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30855.232409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 34369.177222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30855.232409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        68773                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets    115202018                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3512                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets        1588082                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.582289                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.541606                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4310940                       # number of writebacks
system.cpu0.dcache.writebacks::total          4310940                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     44687265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     44687265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     44687265                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     44687265                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9333263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9333263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9333263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9333263                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 244287028402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244287028402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 244287028402                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244287028402                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009409                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005721                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009409                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005721                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26173.807424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26173.807424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26173.807424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26173.807424                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15485295                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453503587                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    660078880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1113582467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5814049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     53878733                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59692782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1849895589318                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1849895589318                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    713957613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1173275249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.075465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 34334.430049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30990.272648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     44563240                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     44563240                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9315493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9315493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 244032885669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 244032885669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26196.454194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26196.454194                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179886163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    277864002                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     457750165                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       141795                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       479868                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   6745511122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6745511122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    278005797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    458230033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000510                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001047                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 47572.277739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14057.013850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       124025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       124025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17770                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17770                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    254142733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    254142733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 14301.785763                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14301.785763                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     21277688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     34773306                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          318                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     15386466                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15386466                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     21277933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     34773624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 62801.902041                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48385.113208                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1032075                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1032075                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10218.564356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10218.564356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     21277728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     34773419                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     21277728                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     34773419                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1656364958                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15485551                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           106.961965                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   135.170471                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   120.828841                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.528010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.471988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      54449159951                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     54449159951                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1982756084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    373906052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2356662136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1982756084                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    373906052                       # number of overall hits
system.cpu1.icache.overall_hits::total     2356662136                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total          948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6865905                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6865905                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6865905                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6865905                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1982756958                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    373906126                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2356663084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1982756958                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    373906126                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2356663084                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 92782.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7242.515823                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 92782.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7242.515823                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu1.icache.writebacks::total              299                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5073222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5073222                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5073222                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5073222                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103535.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 103535.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103535.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 103535.142857                       # average overall mshr miss latency
system.cpu1.icache.replacements                   299                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1982756084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    373906052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2356662136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6865905                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6865905                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1982756958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    373906126                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2356663084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 92782.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7242.515823                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5073222                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5073222                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 103535.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 103535.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.968750                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2356663059                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              923                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2553264.419285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   597.803518                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    26.165232                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.958018                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.041931                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      91909861199                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     91909861199                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    668262211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    990926877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1659189088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    668262211                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    990926877                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1659189088                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4653792                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     20119960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      24773752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4653792                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     20119960                       # number of overall misses
system.cpu1.dcache.overall_misses::total     24773752                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 674627230691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 674627230691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 674627230691                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 674627230691                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    672916003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1011046837                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1683962840                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    672916003                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1011046837                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1683962840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014712                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014712                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 33530.247112                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27231.532417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 33530.247112                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27231.532417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        34498                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2323                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              361                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    95.562327                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4624442                       # number of writebacks
system.cpu1.dcache.writebacks::total          4624442                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     13904731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13904731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     13904731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13904731                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      6215229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6215229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      6215229                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6215229                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 179255721195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 179255721195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 179255721195                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 179255721195                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003691                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003691                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 28841.370317                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28841.370317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 28841.370317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28841.370317                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10868988                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    380660506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    594571802                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      975232308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3901636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     20110459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     24012095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 674050822110                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 674050822110                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    384562142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    614682261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    999244403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010146                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032717                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 33517.426037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28071.304154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     13897240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13897240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6213219                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6213219                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 179138780217                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 179138780217                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010108                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 28831.879291                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28831.879291                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    287601705                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    396355075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     683956780                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9501                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       761657                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    576408581                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    576408581                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    288353861                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    396364576                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    684718437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 60668.201347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   756.782359                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7491                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7491                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    116940978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    116940978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 58179.591045                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58179.591045                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22466546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     35483909                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     57950455                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          359                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          457                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     15026595                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15026595                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22466644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     35484268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     57950912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 41856.810585                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32880.951860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          233                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1300206                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1300206                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10319.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10319.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22466644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     35483936                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     57950580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22466644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     35483936                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     57950580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1785959367                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10869244                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.313118                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   147.077508                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   108.921803                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.574522                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.425476                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      57606527868                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     57606527868                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      7553468                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4910965                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8954468                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21418903                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      7553468                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4910965                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8954468                       # number of overall hits
system.l2.overall_hits::total                21418903                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1779888                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1304390                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1917560                       # number of demand (read+write) misses
system.l2.demand_misses::total                5001984                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1779888                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1304390                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1917560                       # number of overall misses
system.l2.overall_misses::total               5001984                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4474827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 165116554737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5003583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 127717019859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      4935195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 189022776093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481870764294                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4474827                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 165116554737                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5003583                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 127717019859                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      4935195                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 189022776093                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481870764294                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9333356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6215355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10872028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26420887                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9333356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6215355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10872028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26420887                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.190702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.209866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.980769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.176376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.189319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.190702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.209866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.980769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.176376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.189319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 97278.847826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 92767.946487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 102113.938776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 97913.216031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 96768.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 98574.634480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96335.926763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 97278.847826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 92767.946487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 102113.938776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 97913.216031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 96768.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 98574.634480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96335.926763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2541005                       # number of writebacks
system.l2.writebacks::total                   2541005                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1779888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1304390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1917560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5001984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1779888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1304390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1917560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5001984                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4081103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 149902998538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4583359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 116565628425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4498192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 172631938220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 439113727837                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4081103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 149902998538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4583359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 116565628425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4498192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 172631938220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 439113727837                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.190702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.209866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.980769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.176376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189319                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.190702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.209866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.980769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.176376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189319                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88719.630435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 84220.466983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93537.938776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 89364.092354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88199.843137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 90026.876979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87787.911324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88719.630435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 84220.466983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93537.938776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 89364.092354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88199.843137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 90026.876979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87787.911324                       # average overall mshr miss latency
system.l2.replacements                        5002650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10503802                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10503802                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10503802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10503802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          150                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              150                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          150                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          150                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          856                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           856                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        77436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        33689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        51179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        24581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76971                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   4982190066                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    107764476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   2421261294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7511215836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data       128615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        58270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            188906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.397924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.599208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.421847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.407457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 97348.327752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 88988.006606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 98501.334120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97585.010407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        51179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        24581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4544721905                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     97422750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2211204587                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6853349242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.397924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.599208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.421847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.407457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 88800.521796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80448.183320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 89955.843416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89038.069429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4474827                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5003583                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      4935195                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14413605                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.980769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 97278.847826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 102113.938776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 96768.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98723.321918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4081103                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4583359                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4498192                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13162654                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 88719.630435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 93537.938776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 88199.843137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90155.164384                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7476032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      4910155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      8920779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21306966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1728709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1303179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1892979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4924867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 160134364671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 127609255383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 186601514799                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 474345134853                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9204741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6213334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data     10813758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26231833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.187806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.209739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.175053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.187744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92632.342789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97921.509925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98575.586311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96316.333995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1728709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1303179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1892979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4924867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 145358276633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 116468205675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 170420733633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 432247215941                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.187806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.209739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.175053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.187744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84084.872950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 89372.377605                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90027.799375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87768.302360                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    68951041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5035418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.693211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.096171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      713.373669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      523.378103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      822.206325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.222541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 10770.013687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.207917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7943.403254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.235283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11986.863050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.021770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.025092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.328675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.242413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.365810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 850455402                       # Number of tag accesses
system.l2.tags.data_accesses                850455402                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26231988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13044807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18378581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           188906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          188906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26231833                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28000084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     18646063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     32616084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79262685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1506036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1100028032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2120276992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4726379264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5002658                       # Total snoops (count)
system.tol2bus.snoopTraffic                 325249664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31423553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31411294     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12243      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31423553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        39555618783                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            108420                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19474469825                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            114675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       12970612685                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            102165                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       22678821631                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
