<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1747738661">
  <File Type="BITSTR-BMM" Name="PLCPUSOC_Top_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="PLCPUSOC_Top_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="PLCPUSOC_Top_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="PLCPUSOC_Top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="PLCPUSOC_Top.tcl"/>
  <File Type="OPT-TIMING" Name="PLCPUSOC_Top_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="PLCPUSOC_Top_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="PLCPUSOC_Top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="PLCPUSOC_Top_reports.tcl"/>
  <File Type="OPT-DRC" Name="PLCPUSOC_Top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="PLCPUSOC_Top.hwdef"/>
  <File Type="PWROPT-DCP" Name="PLCPUSOC_Top_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="PLCPUSOC_Top_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="PLCPUSOC_Top_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="PLCPUSOC_Top_placed.dcp"/>
  <File Type="PLACE-IO" Name="PLCPUSOC_Top_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="PLCPUSOC_Top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="PLCPUSOC_Top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="PLCPUSOC_Top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="PLCPUSOC_Top_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="PLCPUSOC_Top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="PLCPUSOC_Top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="PLCPUSOC_Top_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="PLCPUSOC_Top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="PLCPUSOC_Top.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="PLCPUSOC_Top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="PLCPUSOC_Top_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="PLCPUSOC_Top_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="PLCPUSOC_Top.msk"/>
  <File Type="PHYSOPT-TIMING" Name="PLCPUSOC_Top_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="PLCPUSOC_Top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="PLCPUSOC_Top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="PLCPUSOC_Top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="PLCPUSOC_Top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="PLCPUSOC_Top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="PLCPUSOC_Top_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="PLCPUSOC_Top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="PLCPUSOC_Top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="PLCPUSOC_Top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="PLCPUSOC_Top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="PLCPUSOC_Top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="PLCPUSOC_Top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="PLCPUSOC_Top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="PLCPUSOC_Top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="PLCPUSOC_Top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="PLCPUSOC_Top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="PLCPUSOC_Top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="PLCPUSOC_Top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="PLCPUSOC_Top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="PLCPUSOC_Top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="PLCPUSOC_Top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="PLCPUSOC_Top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="PLCPUSOC_Top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="PLCPUSOC_Top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="PLCPUSOC_Top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="PLCPUSOC_Top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="PLCPUSOC_Top_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="PLCPUSOC_Top_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="PLCPUSOC_Top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="PLCPUSOC_Top_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="PLCPUSOC_Top.rbt"/>
  <File Type="BITSTR-NKY" Name="PLCPUSOC_Top.nky"/>
  <File Type="PDI-FILE" Name="PLCPUSOC_Top.pdi"/>
  <File Type="RCFI_FILE" Name="PLCPUSOC_Top.rcfi"/>
  <File Type="CFI_FILE" Name="PLCPUSOC_Top.cfi"/>
  <File Type="RNPI_FILE" Name="PLCPUSOC_Top.rnpi"/>
  <File Type="NPI_FILE" Name="PLCPUSOC_Top.npi"/>
  <File Type="RBD_FILE" Name="PLCPUSOC_Top.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="PLCPUSOC_Top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="PLCPUSOC_Top.sysdef"/>
  <File Type="BG-BGN" Name="PLCPUSOC_Top.bgn"/>
  <File Type="BG-DRC" Name="PLCPUSOC_Top.drc"/>
  <File Type="RDI-RDI" Name="PLCPUSOC_Top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/ctrl_encode_def.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ctrl_encode_def.v"/>
        <Attr Name="ImportTime" Val="1741606650"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/EXT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../EXT.v"/>
        <Attr Name="ImportTime" Val="1741249652"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/MIO_BUS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIO_BUS.v"/>
        <Attr Name="ImportTime" Val="1551203864"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/Multi_CH32.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Multi_CH32.v"/>
        <Attr Name="ImportTime" Val="1551527432"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/NPC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../NPC.v"/>
        <Attr Name="ImportTime" Val="1741675384"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/PC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PC.v"/>
        <Attr Name="ImportTime" Val="1741523434"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/PLCPU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PLCPU.v"/>
        <Attr Name="ImportTime" Val="1742046974"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/RF.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RF.v"/>
        <Attr Name="ImportTime" Val="1742046276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../alu.v"/>
        <Attr Name="ImportTime" Val="1741677984"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/clk_div.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../clk_div.v"/>
        <Attr Name="ImportTime" Val="1572142346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/ctrl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ctrl.v"/>
        <Attr Name="ImportTime" Val="1741677976"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/dm.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../dm.v"/>
        <Attr Name="ImportTime" Val="1742046642"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/hazard.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../hazard.v"/>
        <Attr Name="ImportTime" Val="1741615752"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/pl_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../pl_reg.v"/>
        <Attr Name="ImportTime" Val="1741613168"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/seg7x16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../seg7x16.v"/>
        <Attr Name="ImportTime" Val="1551458036"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/PLCPU_FPGA/PLCPU_Top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PLCPU_Top.v"/>
        <Attr Name="ImportTime" Val="1742046086"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../dino.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="PLCPUSOC_Top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/Nexys4DDR_CPU.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../SCCPU_FPGA/SCCPU_SOC.srcs/constrs_1/imports/constraints/Nexys4DDR_CPU.xdc"/>
        <Attr Name="ImportTime" Val="1745480212"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="imem"/>
</GenRun>
