

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2'
================================================================
* Date:           Mon Jun 17 21:38:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.794 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        6|     1926|  40.404 ns|  12.970 us|    2|  1922|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_633_2  |        4|     1924|         5|          1|          1|  1 ~ 1921|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     997|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     533|    -|
|Register         |        -|     -|    1090|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    1090|    1626|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_1_U  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    |lineBuffer_U    |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                        |        8|  0|   0|    0|  3842|   60|     2|       115260|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln817_fu_1678_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln820_1_fu_1732_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln820_fu_1722_p2               |         +|   0|  0|  19|          12|          12|
    |x_5_fu_848_p2                      |         +|   0|  0|  18|          11|           1|
    |CV_fu_1790_p2                      |         -|   0|  0|  19|          12|          12|
    |sub_ln61_1_fu_1322_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_2_fu_1358_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_3_fu_1394_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_fu_1286_p2                |         -|   0|  0|  17|           1|          10|
    |sub_ln790_fu_1276_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln791_fu_1312_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln792_fu_1348_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln793_fu_1384_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln817_fu_1555_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln818_fu_1572_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln819_fu_1589_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln820_1_fu_1738_p2             |         -|   0|  0|  20|           1|          13|
    |sub_ln820_2_fu_1754_p2             |         -|   0|  0|  19|           1|          12|
    |sub_ln820_fu_1606_p2               |         -|   0|  0|  18|          11|          11|
    |and_ln817_fu_1652_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln818_fu_1669_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln819_fu_1692_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln820_fu_1713_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln833_fu_904_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1484                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_268                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_load_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op115_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op75_load_state1      |       and|   0|  0|   2|           1|           1|
    |cmp161_i_fu_870_p2                 |      icmp|   0|  0|  18|          11|           1|
    |enable_fu_1416_p2                  |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln633_fu_842_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln643_fu_864_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln772_fu_892_p2               |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln796_fu_1426_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln797_fu_1452_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln798_fu_1478_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln799_fu_1504_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln800_fu_1526_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln827_fu_1830_p2              |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln829_fu_1886_p2              |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln833_fu_898_p2               |      icmp|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln827_fu_1854_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln829_fu_1910_p2                |        or|   0|  0|   2|           1|           1|
    |CH_fu_1620_p3                      |    select|   0|  0|  10|           1|          10|
    |PixBufVal_1_fu_1162_p3             |    select|   0|  0|  10|           1|          10|
    |PixBufVal_2_fu_1155_p3             |    select|   0|  0|  10|           1|          10|
    |PixBufVal_fu_1169_p3               |    select|   0|  0|  10|           1|          10|
    |agdiff_1_fu_1336_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_2_fu_1372_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_3_fu_1408_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_fu_1300_p3                  |    select|   0|  0|  10|           1|          10|
    |b_fu_1804_p3                       |    select|   0|  0|  11|           1|          12|
    |enable_1_fu_1440_p3                |    select|   0|  0|   2|           1|           2|
    |enable_3_fu_1466_p3                |    select|   0|  0|   3|           1|           3|
    |enable_4_fu_1492_p3                |    select|   0|  0|   4|           1|           4|
    |enable_6_fu_1518_p3                |    select|   0|  0|   5|           1|           5|
    |enable_7_fu_1637_p3                |    select|   0|  0|   6|           1|           6|
    |r_fu_1796_p3                       |    select|   0|  0|  11|           1|          12|
    |select_ln710_10_fu_1117_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_11_fu_1124_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_12_fu_1131_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_13_fu_1139_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_14_fu_1147_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_1_fu_1051_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_2_fu_1058_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_3_fu_1065_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_4_fu_1072_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_5_fu_1079_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_6_fu_1086_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_7_fu_1094_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_8_fu_1102_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_9_fu_1110_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_fu_1044_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln817_1_fu_1644_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln817_fu_1544_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln818_1_fu_1661_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln818_fu_1561_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln819_1_fu_1684_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln819_fu_1578_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln820_1_fu_1705_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln820_2_fu_1779_p3          |    select|   0|  0|  11|           1|          12|
    |select_ln820_fu_1595_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln827_1_fu_1860_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln827_fu_1846_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln829_1_fu_1916_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln829_fu_1902_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln772_1_fu_882_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln772_fu_876_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln827_fu_1840_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln829_fu_1896_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 997|         383|         729|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_mux_b_1_phi_fu_753_p4                    |   9|          2|   12|         24|
    |ap_phi_mux_en_rgd_1_phi_fu_692_p14              |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_2_phi_fu_666_p14              |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_3_phi_fu_640_p14              |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_phi_fu_718_p14                |  14|          3|    1|          3|
    |ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4       |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4     |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4  |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4       |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4     |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4  |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4       |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4     |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4  |  14|          3|   10|         30|
    |ap_phi_mux_r_1_phi_fu_744_p4                    |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter2_downleft_1_reg_562         |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_downleft_2_reg_553         |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_downleft_reg_571           |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_pix_3_reg_590              |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_pix_4_reg_580              |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_pix_reg_600                |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_upleft_1_reg_619           |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_upleft_2_reg_610           |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_upleft_reg_628             |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter4_b_1_reg_750                |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter4_r_1_reg_741                |   9|          2|   12|         24|
    |ap_sig_allocacmp_z                              |   9|          2|   11|         22|
    |imgG_blk_n                                      |   9|          2|    1|          2|
    |imgRB_blk_n                                     |   9|          2|    1|          2|
    |p_0_0_09481407_i_fu_268                         |   9|          2|   10|         20|
    |p_0_0_0948_114981509_i_fu_244                   |   9|          2|   10|         20|
    |p_0_0_0948_21437_i_fu_280                       |   9|          2|   10|         20|
    |p_0_0_09491404_i_fu_264                         |   9|          2|   10|         20|
    |p_0_0_0949_114961507_i_fu_240                   |   9|          2|   10|         20|
    |p_0_0_0949_21434_i_fu_276                       |   9|          2|   10|         20|
    |p_0_0_09501401_i_fu_260                         |   9|          2|   10|         20|
    |p_0_0_0950_114941505_i_fu_236                   |   9|          2|   10|         20|
    |p_0_0_0950_21431_i_fu_272                       |   9|          2|   10|         20|
    |p_0_0_0_0_09081512_i_fu_248                     |   9|          2|   10|         20|
    |p_0_0_0_0_09141500_i_fu_224                     |   9|          2|   10|         20|
    |p_0_1_0_0_09091514_i_fu_252                     |   9|          2|   10|         20|
    |p_0_1_0_0_09151502_i_fu_228                     |   9|          2|   10|         20|
    |p_0_2_0_0_09101516_i_fu_256                     |   9|          2|   10|         20|
    |p_0_2_0_0_09161504_i_fu_232                     |   9|          2|   10|         20|
    |x_fu_220                                        |   9|          2|   11|         22|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 533|        116|  408|       1000|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |CH_reg_2367                                         |  10|   0|   10|          0|
    |add_ln820_1_reg_2376                                |  13|   0|   13|          0|
    |and_ln833_reg_2193                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_b_1_reg_750                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_downleft_1_reg_562             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_downleft_2_reg_553             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_downleft_reg_571               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_590                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_580                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_600                    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_r_1_reg_741                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_upleft_1_reg_619               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_upleft_2_reg_610               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_upleft_reg_628                 |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_b_1_reg_750                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_downleft_1_reg_562             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_downleft_2_reg_553             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_downleft_reg_571               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_590                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_580                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_600                    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_r_1_reg_741                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_upleft_1_reg_619               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_upleft_2_reg_610               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_upleft_reg_628                 |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_b_1_reg_750                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_r_1_reg_741                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_b_1_reg_750                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_r_1_reg_741                    |  12|   0|   12|          0|
    |cmp161_i_reg_2170                                   |   1|   0|    1|          0|
    |enable_6_reg_2326                                   |   5|   0|    5|          0|
    |icmp_ln633_reg_2150                                 |   1|   0|    1|          0|
    |icmp_ln643_reg_2154                                 |   1|   0|    1|          0|
    |icmp_ln772_reg_2189                                 |   1|   0|    1|          0|
    |icmp_ln800_reg_2332                                 |   1|   0|    1|          0|
    |lineBuffer_1_addr_reg_2164                          |  11|   0|   11|          0|
    |lineBuffer_addr_reg_2158                            |  11|   0|   11|          0|
    |p_0_0_09481407_i_fu_268                             |  10|   0|   10|          0|
    |p_0_0_09481407_i_load_reg_2257                      |  10|   0|   10|          0|
    |p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg        |  10|   0|   10|          0|
    |p_0_0_0948_114981509_i_fu_244                       |  10|   0|   10|          0|
    |p_0_0_0948_114981509_i_load_reg_2224                |  10|   0|   10|          0|
    |p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg  |  10|   0|   10|          0|
    |p_0_0_0948_21437_i_fu_280                           |  10|   0|   10|          0|
    |p_0_0_0948_21437_i_load_reg_2275                    |  10|   0|   10|          0|
    |p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg      |  10|   0|   10|          0|
    |p_0_0_09491404_i_fu_264                             |  10|   0|   10|          0|
    |p_0_0_09491404_i_load_reg_2251                      |  10|   0|   10|          0|
    |p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg        |  10|   0|   10|          0|
    |p_0_0_0949_114961507_i_fu_240                       |  10|   0|   10|          0|
    |p_0_0_0949_114961507_i_load_reg_2218                |  10|   0|   10|          0|
    |p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg  |  10|   0|   10|          0|
    |p_0_0_0949_21434_i_fu_276                           |  10|   0|   10|          0|
    |p_0_0_0949_21434_i_load_reg_2269                    |  10|   0|   10|          0|
    |p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg      |  10|   0|   10|          0|
    |p_0_0_09501401_i_fu_260                             |  10|   0|   10|          0|
    |p_0_0_09501401_i_load_reg_2245                      |  10|   0|   10|          0|
    |p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg        |  10|   0|   10|          0|
    |p_0_0_0950_114941505_i_fu_236                       |  10|   0|   10|          0|
    |p_0_0_0950_114941505_i_load_reg_2212                |  10|   0|   10|          0|
    |p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg  |  10|   0|   10|          0|
    |p_0_0_0950_21431_i_fu_272                           |  10|   0|   10|          0|
    |p_0_0_0950_21431_i_load_reg_2263                    |  10|   0|   10|          0|
    |p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg      |  10|   0|   10|          0|
    |p_0_0_0_0_09081512_i_fu_248                         |  10|   0|   10|          0|
    |p_0_0_0_0_09081512_i_load_reg_2230                  |  10|   0|   10|          0|
    |p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg    |  10|   0|   10|          0|
    |p_0_0_0_0_09141500_i_fu_224                         |  10|   0|   10|          0|
    |p_0_0_0_0_09141500_i_load_reg_2197                  |  10|   0|   10|          0|
    |p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg    |  10|   0|   10|          0|
    |p_0_1_0_0_09091514_i_fu_252                         |  10|   0|   10|          0|
    |p_0_1_0_0_09091514_i_load_reg_2235                  |  10|   0|   10|          0|
    |p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg    |  10|   0|   10|          0|
    |p_0_1_0_0_09151502_i_fu_228                         |  10|   0|   10|          0|
    |p_0_1_0_0_09151502_i_load_reg_2202                  |  10|   0|   10|          0|
    |p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg    |  10|   0|   10|          0|
    |p_0_2_0_0_09101516_i_fu_256                         |  10|   0|   10|          0|
    |p_0_2_0_0_09101516_i_load_reg_2240                  |  10|   0|   10|          0|
    |p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg    |  10|   0|   10|          0|
    |p_0_2_0_0_09161504_i_fu_232                         |  10|   0|   10|          0|
    |p_0_2_0_0_09161504_i_load_reg_2207                  |  10|   0|   10|          0|
    |p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg    |  10|   0|   10|          0|
    |pix_3_reg_590                                       |  10|   0|   10|          0|
    |pix_3_reg_590_pp0_iter3_reg                         |  10|   0|   10|          0|
    |pix_4_reg_580                                       |  10|   0|   10|          0|
    |pix_reg_600                                         |  10|   0|   10|          0|
    |sub_ln817_reg_2337                                  |  11|   0|   11|          0|
    |sub_ln818_reg_2342                                  |  11|   0|   11|          0|
    |sub_ln819_reg_2347                                  |  11|   0|   11|          0|
    |sub_ln820_2_reg_2382                                |  12|   0|   12|          0|
    |sub_ln820_reg_2352                                  |  11|   0|   11|          0|
    |x_fu_220                                            |  11|   0|   11|          0|
    |and_ln833_reg_2193                                  |  64|  32|    1|          0|
    |icmp_ln633_reg_2150                                 |  64|  32|    1|          0|
    |icmp_ln772_reg_2189                                 |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1090|  96|  901|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|imgG_dout                          |   in|   30|     ap_fifo|                                         imgG|       pointer|
|imgG_num_data_valid                |   in|    3|     ap_fifo|                                         imgG|       pointer|
|imgG_fifo_cap                      |   in|    3|     ap_fifo|                                         imgG|       pointer|
|imgG_empty_n                       |   in|    1|     ap_fifo|                                         imgG|       pointer|
|imgG_read                          |  out|    1|     ap_fifo|                                         imgG|       pointer|
|imgRB_din                          |  out|   30|     ap_fifo|                                        imgRB|       pointer|
|imgRB_num_data_valid               |   in|    3|     ap_fifo|                                        imgRB|       pointer|
|imgRB_fifo_cap                     |   in|    3|     ap_fifo|                                        imgRB|       pointer|
|imgRB_full_n                       |   in|    1|     ap_fifo|                                        imgRB|       pointer|
|imgRB_write                        |  out|    1|     ap_fifo|                                        imgRB|       pointer|
|p_0_2_0_0_09101515_lcssa1552_i     |   in|   10|     ap_none|               p_0_2_0_0_09101515_lcssa1552_i|        scalar|
|p_0_1_0_0_09091513_lcssa1550_i     |   in|   10|     ap_none|               p_0_1_0_0_09091513_lcssa1550_i|        scalar|
|p_0_0_0_0_09081511_lcssa1548_i     |   in|   10|     ap_none|               p_0_0_0_0_09081511_lcssa1548_i|        scalar|
|p_0_0_0948_114981510_lcssa1546_i   |   in|   10|     ap_none|             p_0_0_0948_114981510_lcssa1546_i|        scalar|
|p_0_0_0949_114961508_lcssa1544_i   |   in|   10|     ap_none|             p_0_0_0949_114961508_lcssa1544_i|        scalar|
|p_0_0_0950_114941506_lcssa1542_i   |   in|   10|     ap_none|             p_0_0_0950_114941506_lcssa1542_i|        scalar|
|p_0_2_0_0_09161503_lcssa1540_i     |   in|   10|     ap_none|               p_0_2_0_0_09161503_lcssa1540_i|        scalar|
|p_0_1_0_0_09151501_lcssa1538_i     |   in|   10|     ap_none|               p_0_1_0_0_09151501_lcssa1538_i|        scalar|
|p_0_0_0_0_09141499_lcssa1536_i     |   in|   10|     ap_none|               p_0_0_0_0_09141499_lcssa1536_i|        scalar|
|p_0_0_0948_21438_lcssa1470_i       |   in|   10|     ap_none|                 p_0_0_0948_21438_lcssa1470_i|        scalar|
|p_0_0_0949_21435_lcssa1468_i       |   in|   10|     ap_none|                 p_0_0_0949_21435_lcssa1468_i|        scalar|
|p_0_0_0950_21432_lcssa1466_i       |   in|   10|     ap_none|                 p_0_0_0950_21432_lcssa1466_i|        scalar|
|p_0_0_09481408_lcssa1458_i         |   in|   10|     ap_none|                   p_0_0_09481408_lcssa1458_i|        scalar|
|p_0_0_09491405_lcssa1456_i         |   in|   10|     ap_none|                   p_0_0_09491405_lcssa1456_i|        scalar|
|p_0_0_09501402_lcssa1454_i         |   in|   10|     ap_none|                   p_0_0_09501402_lcssa1454_i|        scalar|
|loopWidth_i                        |   in|   11|   ap_stable|                                  loopWidth_i|        scalar|
|cmp203_i                           |   in|    1|     ap_none|                                     cmp203_i|        scalar|
|empty_51                           |   in|    1|     ap_none|                                     empty_51|        scalar|
|xor_i                              |   in|   15|     ap_none|                                        xor_i|        scalar|
|empty                              |   in|   11|   ap_stable|                                        empty|        scalar|
|cmp59_i                            |   in|    1|     ap_none|                                      cmp59_i|        scalar|
|red_i                              |   in|    1|     ap_none|                                        red_i|        scalar|
|p_0_2_0_0_09101516_i_out           |  out|   10|      ap_vld|                     p_0_2_0_0_09101516_i_out|       pointer|
|p_0_2_0_0_09101516_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_2_0_0_09101516_i_out|       pointer|
|p_0_1_0_0_09091514_i_out           |  out|   10|      ap_vld|                     p_0_1_0_0_09091514_i_out|       pointer|
|p_0_1_0_0_09091514_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_1_0_0_09091514_i_out|       pointer|
|p_0_0_0_0_09081512_i_out           |  out|   10|      ap_vld|                     p_0_0_0_0_09081512_i_out|       pointer|
|p_0_0_0_0_09081512_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_0_0_0_09081512_i_out|       pointer|
|p_0_0_0948_114981509_i_out         |  out|   10|      ap_vld|                   p_0_0_0948_114981509_i_out|       pointer|
|p_0_0_0948_114981509_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0948_114981509_i_out|       pointer|
|p_0_0_0949_114961507_i_out         |  out|   10|      ap_vld|                   p_0_0_0949_114961507_i_out|       pointer|
|p_0_0_0949_114961507_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0949_114961507_i_out|       pointer|
|p_0_0_0950_114941505_i_out         |  out|   10|      ap_vld|                   p_0_0_0950_114941505_i_out|       pointer|
|p_0_0_0950_114941505_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0950_114941505_i_out|       pointer|
|p_0_2_0_0_09161504_i_out           |  out|   10|      ap_vld|                     p_0_2_0_0_09161504_i_out|       pointer|
|p_0_2_0_0_09161504_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_2_0_0_09161504_i_out|       pointer|
|p_0_1_0_0_09151502_i_out           |  out|   10|      ap_vld|                     p_0_1_0_0_09151502_i_out|       pointer|
|p_0_1_0_0_09151502_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_1_0_0_09151502_i_out|       pointer|
|p_0_0_0_0_09141500_i_out           |  out|   10|      ap_vld|                     p_0_0_0_0_09141500_i_out|       pointer|
|p_0_0_0_0_09141500_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_0_0_0_09141500_i_out|       pointer|
|p_0_0_0948_21437_i_out             |  out|   10|      ap_vld|                       p_0_0_0948_21437_i_out|       pointer|
|p_0_0_0948_21437_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0948_21437_i_out|       pointer|
|p_0_0_0949_21434_i_out             |  out|   10|      ap_vld|                       p_0_0_0949_21434_i_out|       pointer|
|p_0_0_0949_21434_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0949_21434_i_out|       pointer|
|p_0_0_0950_21431_i_out             |  out|   10|      ap_vld|                       p_0_0_0950_21431_i_out|       pointer|
|p_0_0_0950_21431_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0950_21431_i_out|       pointer|
|p_0_0_09481407_i_out               |  out|   10|      ap_vld|                         p_0_0_09481407_i_out|       pointer|
|p_0_0_09481407_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09481407_i_out|       pointer|
|p_0_0_09491404_i_out               |  out|   10|      ap_vld|                         p_0_0_09491404_i_out|       pointer|
|p_0_0_09491404_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09491404_i_out|       pointer|
|p_0_0_09501401_i_out               |  out|   10|      ap_vld|                         p_0_0_09501401_i_out|       pointer|
|p_0_0_09501401_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09501401_i_out|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

