[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Wed Nov 19 20:07:25 2025
[*]
[dumpfile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/local_sim_build/test_datapath_rd_varying_lengths_nc1_dw128_sd256_basic_nopipe_xb8_fixed/dump.vcd"
[dumpfile_mtime] "Wed Nov 19 20:03:49 2025"
[dumpfile_size] 16628921
[savefile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/GTKW/datapath_rd_test/datapath_rd_test_dw128.gtkw"
[timestart] 0
[size] 3426 1706
[pos] -1 -1
*-20.671898 15410000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] datapath_rd_test.
[treeopen] datapath_rd_test.gen_schedulers[0].
[treeopen] datapath_rd_test.u_sram_controller.
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[0].
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.
[sst_width] 399
[signals_width] 549
[sst_expanded] 1
[sst_vpaned_height] 1115
@22
datapath_rd_test.PIPELINE[31:0]
datapath_rd_test.SRAM_DEPTH[31:0]
datapath_rd_test.NUM_CHANNELS[31:0]
@28
datapath_rd_test.clk
datapath_rd_test.rst_n
@22
datapath_rd_test.u_axi_read_engine.cfg_axi_rd_xfer_beats[7:0]
@200
-scheduler
@28
datapath_rd_test.gen_schedulers[0].u_scheduler.cfg_channel_enable
datapath_rd_test.gen_schedulers[0].u_scheduler.cfg_channel_reset
datapath_rd_test.gen_schedulers[0].u_scheduler.cfg_sched_timeout_enable
@22
datapath_rd_test.gen_schedulers[0].u_scheduler.cfg_sched_timeout_cycles[15:0]
@28
datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_valid
datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_ready
@22
datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_addr[63:0]
@c00024
datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
@28
(0)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(1)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(2)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(3)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(4)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(5)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(6)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(7)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(8)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(9)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(10)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(11)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(12)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(13)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(14)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(15)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(16)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(17)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(18)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(19)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(20)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(21)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(22)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(23)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(24)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(25)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(26)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(27)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(28)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(29)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(30)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
(31)datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats[31:0]
@1401200
-group_end
@24
datapath_rd_test.gen_schedulers[0].u_scheduler.sched_rd_beats_done[31:0]
@28
datapath_rd_test.gen_schedulers[0].u_scheduler.w_state_error
@200
-axi-rd-engine
@28
datapath_rd_test.u_axi_read_engine.w_arb_request[0]
datapath_rd_test.u_axi_read_engine.w_space_ok[0]
datapath_rd_test.u_axi_read_engine.w_beats_ok[0]
@200
-axi-ar
@28
datapath_rd_test.m_axi_arvalid
datapath_rd_test.m_axi_arready
@22
datapath_rd_test.m_axi_araddr[63:0]
datapath_rd_test.m_axi_arid[7:0]
datapath_rd_test.m_axi_arlen[7:0]
@200
-axi-r
@28
datapath_rd_test.m_axi_rvalid
datapath_rd_test.m_axi_rready
@c00022
datapath_rd_test.m_axi_rid[7:0]
@28
(0)datapath_rd_test.m_axi_rid[7:0]
(1)datapath_rd_test.m_axi_rid[7:0]
(2)datapath_rd_test.m_axi_rid[7:0]
(3)datapath_rd_test.m_axi_rid[7:0]
(4)datapath_rd_test.m_axi_rid[7:0]
(5)datapath_rd_test.m_axi_rid[7:0]
(6)datapath_rd_test.m_axi_rid[7:0]
(7)datapath_rd_test.m_axi_rid[7:0]
@1401200
-group_end
@22
datapath_rd_test.m_axi_rdata[127:0]
@28
datapath_rd_test.u_axi_read_engine.m_axi_rlast
@200
-axi-rd-sram
@28
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_sram_valid
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_sram_ready
@22
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_sram_data[127:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_alloc_req
@22
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_alloc_size[7:0]
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.alloc_space_free[8:0]
@200
-axi-wr-sram
@22
datapath_rd_test.u_sram_controller.axi_wr_drain_data_avail[8:0]
@28
datapath_rd_test.u_sram_controller.axi_wr_drain_req[0]
@22
datapath_rd_test.u_sram_controller.axi_wr_drain_size[7:0]
@28
datapath_rd_test.u_sram_controller.axi_wr_sram_valid[0]
datapath_rd_test.u_sram_controller.axi_wr_sram_id[0]
datapath_rd_test.u_sram_controller.axi_wr_sram_drain
@23
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_sram_data[127:0]
@c00024
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
@28
(0)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(1)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(2)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(3)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(4)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(5)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(6)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(7)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
(8)datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_wr_drain_data_avail[8:0]
@1401200
-group_end
@22
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.axi_rd_space_free[8:0]
[pattern_trace] 1
[pattern_trace] 0
