V3 9
FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_new/CPLD_top.vhf 2017/12/17.11:09:06 P.20131013
EN work/CPLD_top 1512653178 \
      FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_new/CPLD_top.vhf \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/CPLD_top/BEHAVIORAL 1512653179 \
      FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_new/CPLD_top.vhf \
      EN work/CPLD_top 1512653178 CP XOR2 CP INV CP AND2 CP OR2 CP GND
