// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_ipv4_checksu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer0_V_dout,
        dataStreamBuffer0_V_empty_n,
        dataStreamBuffer0_V_read,
        dataStreamBuffer1_V_din,
        dataStreamBuffer1_V_full_n,
        dataStreamBuffer1_V_write,
        subSumFifo_V_sum_V_0_din,
        subSumFifo_V_sum_V_0_full_n,
        subSumFifo_V_sum_V_0_write,
        subSumFifo_V_sum_V_1_din,
        subSumFifo_V_sum_V_1_full_n,
        subSumFifo_V_sum_V_1_write,
        subSumFifo_V_sum_V_2_din,
        subSumFifo_V_sum_V_2_full_n,
        subSumFifo_V_sum_V_2_write,
        subSumFifo_V_sum_V_3_din,
        subSumFifo_V_sum_V_3_full_n,
        subSumFifo_V_sum_V_3_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer0_V_dout;
input   dataStreamBuffer0_V_empty_n;
output   dataStreamBuffer0_V_read;
output  [72:0] dataStreamBuffer1_V_din;
input   dataStreamBuffer1_V_full_n;
output   dataStreamBuffer1_V_write;
output  [16:0] subSumFifo_V_sum_V_0_din;
input   subSumFifo_V_sum_V_0_full_n;
output   subSumFifo_V_sum_V_0_write;
output  [16:0] subSumFifo_V_sum_V_1_din;
input   subSumFifo_V_sum_V_1_full_n;
output   subSumFifo_V_sum_V_1_write;
output  [16:0] subSumFifo_V_sum_V_2_din;
input   subSumFifo_V_sum_V_2_full_n;
output   subSumFifo_V_sum_V_2_write;
output  [16:0] subSumFifo_V_sum_V_3_din;
input   subSumFifo_V_sum_V_3_full_n;
output   subSumFifo_V_sum_V_3_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer0_V_read;
reg dataStreamBuffer1_V_write;
reg[16:0] subSumFifo_V_sum_V_0_din;
reg subSumFifo_V_sum_V_0_write;
reg[16:0] subSumFifo_V_sum_V_1_din;
reg subSumFifo_V_sum_V_1_write;
reg[16:0] subSumFifo_V_sum_V_2_din;
reg subSumFifo_V_sum_V_2_write;
reg[16:0] subSumFifo_V_sum_V_3_din;
reg subSumFifo_V_sum_V_3_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_110_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_1156;
reg    ap_block_state2_pp0_stage0_iter1;
wire    io_acc_block_signal_op188;
reg   [0:0] tmp_reg_1156_pp0_iter1_reg;
reg   [2:0] t_V_reg_1190;
reg   [3:0] cics_ipHeaderLen_V_l_reg_1204;
reg    ap_predicate_op188_write_state3;
wire    io_acc_block_signal_op193;
reg   [0:0] icmp_ln879_reg_1238;
reg    ap_predicate_op193_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] cics_wordCount_V;
reg   [15:0] cics_ip_sums_sum_V_0;
reg   [15:0] cics_ip_sums_sum_V_1;
reg   [15:0] cics_ip_sums_sum_V_2;
reg   [15:0] cics_ip_sums_sum_V_3;
reg   [3:0] cics_ipHeaderLen_V;
reg    dataStreamBuffer0_V_blk_n;
wire    ap_block_pp0_stage0;
reg    dataStreamBuffer1_V_blk_n;
reg    subSumFifo_V_sum_V_0_blk_n;
reg    subSumFifo_V_sum_V_1_blk_n;
reg    subSumFifo_V_sum_V_2_blk_n;
reg    subSumFifo_V_sum_V_3_blk_n;
reg   [72:0] tmp44_reg_1160;
reg   [0:0] tmp_last_V_reg_1177;
wire   [2:0] t_V_load_fu_385_p1;
wire   [16:0] tmp_sum_2_V_fu_409_p1;
reg   [16:0] tmp_sum_2_V_reg_1194;
wire   [16:0] tmp_sum_3_V_fu_417_p1;
reg   [16:0] tmp_sum_3_V_reg_1199;
wire   [3:0] cics_ipHeaderLen_V_l_load_fu_421_p1;
wire   [15:0] tmp_sum_0_V_fu_798_p2;
reg   [15:0] tmp_sum_0_V_reg_1208;
wire   [15:0] tmp_sum_1_V_fu_841_p2;
reg   [15:0] tmp_sum_1_V_reg_1213;
wire   [15:0] tmp_sum_0_V_2_fu_893_p2;
reg   [15:0] tmp_sum_0_V_2_reg_1218;
wire   [15:0] tmp_sum_1_V_2_fu_936_p2;
reg   [15:0] tmp_sum_1_V_2_reg_1223;
wire   [15:0] tmp_sum_2_V_1_fu_979_p2;
reg   [15:0] tmp_sum_2_V_1_reg_1228;
wire   [15:0] tmp_sum_3_V_1_fu_1022_p2;
reg   [15:0] tmp_sum_3_V_1_reg_1233;
wire   [0:0] icmp_ln879_fu_1029_p2;
wire   [0:0] or_ln117_fu_1047_p2;
wire   [0:0] or_ln117_1_fu_1059_p2;
wire   [0:0] or_ln117_2_fu_1071_p2;
wire   [0:0] or_ln117_3_fu_1083_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147;
reg   [2:0] ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10;
wire   [2:0] ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10;
wire   [15:0] add_ln214_12_fu_464_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207;
wire   [15:0] add_ln214_4_fu_611_p2;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10;
wire   [15:0] add_ln214_6_fu_654_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10;
wire   [15:0] add_ln214_14_fu_507_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280;
wire   [15:0] add_ln214_8_fu_697_p2;
reg   [15:0] ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10;
wire   [15:0] add_ln214_16_fu_550_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297;
wire   [15:0] add_ln214_10_fu_740_p2;
wire   [2:0] select_ln117_fu_1052_p3;
wire   [15:0] select_ln117_1_fu_1064_p3;
wire   [15:0] select_ln117_2_fu_1076_p3;
wire   [15:0] select_ln117_3_fu_1088_p3;
wire   [15:0] select_ln117_4_fu_1095_p3;
wire   [3:0] add_ln701_1_fu_557_p2;
wire   [3:0] add_ln701_fu_747_p2;
wire   [3:0] add_ln701_2_fu_1035_p2;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_0_V_1_fu_1132_p1;
wire   [16:0] tmp_sum_0_V_3_fu_1140_p1;
wire   [16:0] tmp_sum_1_V_1_fu_1136_p1;
wire   [16:0] tmp_sum_1_V_3_fu_1144_p1;
wire   [16:0] tmp_sum_2_V_2_fu_1148_p1;
wire   [16:0] tmp_sum_3_V_2_fu_1152_p1;
wire   [7:0] trunc_ln647_3_fu_425_p1;
wire   [7:0] grp_fu_314_p4;
wire   [15:0] p_Result_35_i_fu_428_p3;
wire   [16:0] zext_ln700_fu_393_p1;
wire   [16:0] zext_ln700_8_fu_436_p1;
wire   [16:0] add_ln700_6_fu_440_p2;
wire   [0:0] tmp_34_fu_446_p3;
wire   [15:0] zext_ln214_7_fu_454_p1;
wire   [15:0] add_ln214_11_fu_458_p2;
wire   [7:0] grp_fu_332_p4;
wire   [7:0] grp_fu_323_p4;
wire   [15:0] p_Result_35_2_i_fu_471_p3;
wire   [16:0] zext_ln700_9_fu_479_p1;
wire   [16:0] add_ln700_7_fu_483_p2;
wire   [0:0] tmp_35_fu_489_p3;
wire   [15:0] zext_ln214_8_fu_497_p1;
wire   [15:0] add_ln214_13_fu_501_p2;
wire   [7:0] grp_fu_350_p4;
wire   [7:0] grp_fu_341_p4;
wire   [15:0] p_Result_35_3_i_fu_514_p3;
wire   [16:0] zext_ln700_10_fu_522_p1;
wire   [16:0] add_ln700_8_fu_526_p2;
wire   [0:0] tmp_36_fu_532_p3;
wire   [15:0] zext_ln214_9_fu_540_p1;
wire   [15:0] add_ln214_15_fu_544_p2;
wire   [7:0] trunc_ln647_2_fu_572_p1;
wire   [15:0] p_Result_31_i_fu_575_p3;
wire   [16:0] zext_ln700_4_fu_583_p1;
wire   [16:0] add_ln700_fu_587_p2;
wire   [0:0] tmp_30_fu_593_p3;
wire   [15:0] zext_ln214_fu_601_p1;
wire   [15:0] add_ln214_fu_605_p2;
wire   [7:0] grp_fu_368_p4;
wire   [7:0] grp_fu_359_p4;
wire   [15:0] p_Result_31_1_i_fu_618_p3;
wire   [16:0] zext_ln700_5_fu_626_p1;
wire   [16:0] zext_ln700_1_fu_401_p1;
wire   [16:0] add_ln700_3_fu_630_p2;
wire   [0:0] tmp_31_fu_636_p3;
wire   [15:0] zext_ln214_4_fu_644_p1;
wire   [15:0] add_ln214_5_fu_648_p2;
wire   [15:0] p_Result_31_2_i_fu_661_p3;
wire   [16:0] zext_ln700_6_fu_669_p1;
wire   [16:0] add_ln700_4_fu_673_p2;
wire   [0:0] tmp_32_fu_679_p3;
wire   [15:0] zext_ln214_5_fu_687_p1;
wire   [15:0] add_ln214_7_fu_691_p2;
wire   [15:0] p_Result_31_3_i_fu_704_p3;
wire   [16:0] zext_ln700_7_fu_712_p1;
wire   [16:0] add_ln700_5_fu_716_p2;
wire   [0:0] tmp_33_fu_722_p3;
wire   [15:0] zext_ln214_6_fu_730_p1;
wire   [15:0] add_ln214_9_fu_734_p2;
wire   [3:0] trunc_ln647_fu_569_p1;
wire   [7:0] trunc_ln647_5_fu_759_p1;
wire   [15:0] p_Result_39_i_fu_762_p3;
wire   [16:0] zext_ln700_15_fu_770_p1;
wire   [16:0] add_ln700_13_fu_774_p2;
wire   [0:0] tmp_41_fu_780_p3;
wire   [15:0] zext_ln214_18_fu_788_p1;
wire   [15:0] add_ln214_25_fu_792_p2;
wire   [15:0] p_Result_39_1_i_fu_805_p3;
wire   [16:0] zext_ln700_16_fu_813_p1;
wire   [16:0] add_ln700_14_fu_817_p2;
wire   [0:0] tmp_42_fu_823_p3;
wire   [15:0] zext_ln214_20_fu_831_p1;
wire   [15:0] add_ln214_27_fu_835_p2;
wire   [7:0] trunc_ln647_4_fu_854_p1;
wire   [15:0] p_Result_43_i_fu_857_p3;
wire   [16:0] zext_ln700_11_fu_865_p1;
wire   [16:0] add_ln700_9_fu_869_p2;
wire   [0:0] tmp_37_fu_875_p3;
wire   [15:0] zext_ln214_10_fu_883_p1;
wire   [15:0] add_ln214_17_fu_887_p2;
wire   [15:0] p_Result_43_1_i_fu_900_p3;
wire   [16:0] zext_ln700_12_fu_908_p1;
wire   [16:0] add_ln700_10_fu_912_p2;
wire   [0:0] tmp_38_fu_918_p3;
wire   [15:0] zext_ln214_12_fu_926_p1;
wire   [15:0] add_ln214_19_fu_930_p2;
wire   [15:0] p_Result_43_2_i_fu_943_p3;
wire   [16:0] zext_ln700_13_fu_951_p1;
wire   [16:0] add_ln700_11_fu_955_p2;
wire   [0:0] tmp_39_fu_961_p3;
wire   [15:0] zext_ln214_14_fu_969_p1;
wire   [15:0] add_ln214_21_fu_973_p2;
wire   [15:0] p_Result_43_3_i_fu_986_p3;
wire   [16:0] zext_ln700_14_fu_994_p1;
wire   [16:0] add_ln700_12_fu_998_p2;
wire   [0:0] tmp_40_fu_1004_p3;
wire   [15:0] zext_ln214_16_fu_1012_p1;
wire   [15:0] add_ln214_23_fu_1016_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_831;
reg    ap_condition_835;
reg    ap_condition_142;
reg    ap_condition_319;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 cics_wordCount_V = 3'd0;
#0 cics_ip_sums_sum_V_0 = 16'd0;
#0 cics_ip_sums_sum_V_1 = 16'd0;
#0 cics_ip_sums_sum_V_2 = 16'd0;
#0 cics_ip_sums_sum_V_3 = 16'd0;
#0 cics_ipHeaderLen_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_319)) begin
        if ((1'b1 == ap_condition_835)) begin
            cics_ipHeaderLen_V <= add_ln701_2_fu_1035_p2;
        end else if ((1'b1 == ap_condition_831)) begin
            cics_ipHeaderLen_V <= 4'd0;
        end else if ((t_V_load_fu_385_p1 == 3'd0)) begin
            cics_ipHeaderLen_V <= add_ln701_fu_747_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd1)) begin
            cics_ipHeaderLen_V <= add_ln701_1_fu_557_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ipHeaderLen_V_l_reg_1204 <= cics_ipHeaderLen_V;
        t_V_reg_1190 <= cics_wordCount_V;
        tmp_sum_2_V_reg_1194[15 : 0] <= tmp_sum_2_V_fu_409_p1[15 : 0];
        tmp_sum_3_V_reg_1199[15 : 0] <= tmp_sum_3_V_fu_417_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1156 == 1'd1) & (or_ln117_1_fu_1059_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_0 <= select_ln117_1_fu_1064_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1156 == 1'd1) & (or_ln117_2_fu_1071_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_1 <= select_ln117_2_fu_1076_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1156 == 1'd1) & (or_ln117_3_fu_1083_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_2 <= select_ln117_3_fu_1088_p3;
        cics_ip_sums_sum_V_3 <= select_ln117_4_fu_1095_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1156 == 1'd1) & (or_ln117_fu_1047_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_wordCount_V <= select_ln117_fu_1052_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln879_reg_1238 <= icmp_ln879_fu_1029_p2;
        tmp_sum_0_V_2_reg_1218 <= tmp_sum_0_V_2_fu_893_p2;
        tmp_sum_1_V_2_reg_1223 <= tmp_sum_1_V_2_fu_936_p2;
        tmp_sum_2_V_1_reg_1228 <= tmp_sum_2_V_1_fu_979_p2;
        tmp_sum_3_V_1_reg_1233 <= tmp_sum_3_V_1_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_110_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp44_reg_1160 <= dataStreamBuffer0_V_dout;
        tmp_last_V_reg_1177 <= dataStreamBuffer0_V_dout[32'd72];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1156 <= tmp_nbreadreq_fu_110_p3;
        tmp_reg_1156_pp0_iter1_reg <= tmp_reg_1156;
    end
end

always @ (posedge ap_clk) begin
    if ((~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & (tmp_reg_1156 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_sum_0_V_reg_1208 <= tmp_sum_0_V_fu_798_p2;
        tmp_sum_1_V_reg_1213 <= tmp_sum_1_V_fu_841_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 = 1'd0;
    end else if ((((t_V_load_fu_385_p1 == 3'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((1'b1 == ap_condition_835)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = tmp_sum_0_V_2_fu_893_p2;
        end else if ((1'b1 == ap_condition_831)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = tmp_sum_0_V_fu_798_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = add_ln214_4_fu_611_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = add_ln214_12_fu_464_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207;
    end
end

always @ (*) begin
    if (((~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 = 1'd1;
    end else if ((((t_V_load_fu_385_p1 == 3'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 = 1'd0;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((1'b1 == ap_condition_835)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 = tmp_sum_1_V_2_fu_936_p2;
        end else if ((1'b1 == ap_condition_831)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 = tmp_sum_1_V_fu_841_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 = add_ln214_6_fu_654_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243;
    end
end

always @ (*) begin
    if (((~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 = 1'd0;
    end else if ((((t_V_load_fu_385_p1 == 3'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((1'b1 == ap_condition_835)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 = tmp_sum_2_V_1_fu_979_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 = add_ln214_8_fu_697_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 = add_ln214_14_fu_507_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((1'b1 == ap_condition_835)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 = tmp_sum_3_V_1_fu_1022_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 = add_ln214_10_fu_740_p2;
        end else if ((t_V_load_fu_385_p1 == 3'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 = add_ln214_16_fu_550_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297;
    end
end

always @ (*) begin
    if (((~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0)) | (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 = 1'd0;
    end else if ((((t_V_load_fu_385_p1 == 3'd1) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((t_V_load_fu_385_p1 == 3'd0) & (tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 = 1'd1;
    end else begin
        ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((t_V_load_fu_385_p1 == 3'd0)) begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 = 3'd1;
        end else if ((t_V_load_fu_385_p1 == 3'd1)) begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 = 3'd2;
        end else begin
            ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167;
        end
    end else begin
        ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 = ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_110_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        dataStreamBuffer0_V_blk_n = dataStreamBuffer0_V_empty_n;
    end else begin
        dataStreamBuffer0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_110_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataStreamBuffer0_V_read = 1'b1;
    end else begin
        dataStreamBuffer0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        dataStreamBuffer1_V_blk_n = dataStreamBuffer1_V_full_n;
    end else begin
        dataStreamBuffer1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataStreamBuffer1_V_write = 1'b1;
    end else begin
        dataStreamBuffer1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        subSumFifo_V_sum_V_0_blk_n = subSumFifo_V_sum_V_0_full_n;
    end else begin
        subSumFifo_V_sum_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op193_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_0_din = tmp_sum_0_V_3_fu_1140_p1;
        end else if ((ap_predicate_op188_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_0_din = tmp_sum_0_V_1_fu_1132_p1;
        end else begin
            subSumFifo_V_sum_V_0_din = 'bx;
        end
    end else begin
        subSumFifo_V_sum_V_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        subSumFifo_V_sum_V_0_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        subSumFifo_V_sum_V_1_blk_n = subSumFifo_V_sum_V_1_full_n;
    end else begin
        subSumFifo_V_sum_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op193_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_1_din = tmp_sum_1_V_3_fu_1144_p1;
        end else if ((ap_predicate_op188_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_1_din = tmp_sum_1_V_1_fu_1136_p1;
        end else begin
            subSumFifo_V_sum_V_1_din = 'bx;
        end
    end else begin
        subSumFifo_V_sum_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        subSumFifo_V_sum_V_1_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        subSumFifo_V_sum_V_2_blk_n = subSumFifo_V_sum_V_2_full_n;
    end else begin
        subSumFifo_V_sum_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op193_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_2_din = tmp_sum_2_V_2_fu_1148_p1;
        end else if ((ap_predicate_op188_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_2_din = tmp_sum_2_V_reg_1194;
        end else begin
            subSumFifo_V_sum_V_2_din = 'bx;
        end
    end else begin
        subSumFifo_V_sum_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        subSumFifo_V_sum_V_2_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        subSumFifo_V_sum_V_3_blk_n = subSumFifo_V_sum_V_3_full_n;
    end else begin
        subSumFifo_V_sum_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op193_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_3_din = tmp_sum_3_V_2_fu_1152_p1;
        end else if ((ap_predicate_op188_write_state3 == 1'b1)) begin
            subSumFifo_V_sum_V_3_din = tmp_sum_3_V_reg_1199;
        end else begin
            subSumFifo_V_sum_V_3_din = 'bx;
        end
    end else begin
        subSumFifo_V_sum_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op188_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        subSumFifo_V_sum_V_3_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_740_p2 = (cics_ip_sums_sum_V_3 + add_ln214_9_fu_734_p2);

assign add_ln214_11_fu_458_p2 = (zext_ln214_7_fu_454_p1 + p_Result_35_i_fu_428_p3);

assign add_ln214_12_fu_464_p2 = (cics_ip_sums_sum_V_0 + add_ln214_11_fu_458_p2);

assign add_ln214_13_fu_501_p2 = (zext_ln214_8_fu_497_p1 + p_Result_35_2_i_fu_471_p3);

assign add_ln214_14_fu_507_p2 = (cics_ip_sums_sum_V_2 + add_ln214_13_fu_501_p2);

assign add_ln214_15_fu_544_p2 = (zext_ln214_9_fu_540_p1 + p_Result_35_3_i_fu_514_p3);

assign add_ln214_16_fu_550_p2 = (cics_ip_sums_sum_V_3 + add_ln214_15_fu_544_p2);

assign add_ln214_17_fu_887_p2 = (zext_ln214_10_fu_883_p1 + p_Result_43_i_fu_857_p3);

assign add_ln214_19_fu_930_p2 = (zext_ln214_12_fu_926_p1 + p_Result_43_1_i_fu_900_p3);

assign add_ln214_21_fu_973_p2 = (zext_ln214_14_fu_969_p1 + p_Result_43_2_i_fu_943_p3);

assign add_ln214_23_fu_1016_p2 = (zext_ln214_16_fu_1012_p1 + p_Result_43_3_i_fu_986_p3);

assign add_ln214_25_fu_792_p2 = (zext_ln214_18_fu_788_p1 + p_Result_39_i_fu_762_p3);

assign add_ln214_27_fu_835_p2 = (zext_ln214_20_fu_831_p1 + p_Result_39_1_i_fu_805_p3);

assign add_ln214_4_fu_611_p2 = (cics_ip_sums_sum_V_0 + add_ln214_fu_605_p2);

assign add_ln214_5_fu_648_p2 = (zext_ln214_4_fu_644_p1 + p_Result_31_1_i_fu_618_p3);

assign add_ln214_6_fu_654_p2 = (cics_ip_sums_sum_V_1 + add_ln214_5_fu_648_p2);

assign add_ln214_7_fu_691_p2 = (zext_ln214_5_fu_687_p1 + p_Result_31_2_i_fu_661_p3);

assign add_ln214_8_fu_697_p2 = (cics_ip_sums_sum_V_2 + add_ln214_7_fu_691_p2);

assign add_ln214_9_fu_734_p2 = (zext_ln214_6_fu_730_p1 + p_Result_31_3_i_fu_704_p3);

assign add_ln214_fu_605_p2 = (zext_ln214_fu_601_p1 + p_Result_31_i_fu_575_p3);

assign add_ln700_10_fu_912_p2 = (zext_ln700_12_fu_908_p1 + zext_ln700_1_fu_401_p1);

assign add_ln700_11_fu_955_p2 = (zext_ln700_13_fu_951_p1 + tmp_sum_2_V_fu_409_p1);

assign add_ln700_12_fu_998_p2 = (zext_ln700_14_fu_994_p1 + tmp_sum_3_V_fu_417_p1);

assign add_ln700_13_fu_774_p2 = (zext_ln700_15_fu_770_p1 + zext_ln700_fu_393_p1);

assign add_ln700_14_fu_817_p2 = (zext_ln700_16_fu_813_p1 + zext_ln700_1_fu_401_p1);

assign add_ln700_3_fu_630_p2 = (zext_ln700_5_fu_626_p1 + zext_ln700_1_fu_401_p1);

assign add_ln700_4_fu_673_p2 = (zext_ln700_6_fu_669_p1 + tmp_sum_2_V_fu_409_p1);

assign add_ln700_5_fu_716_p2 = (zext_ln700_7_fu_712_p1 + tmp_sum_3_V_fu_417_p1);

assign add_ln700_6_fu_440_p2 = (zext_ln700_fu_393_p1 + zext_ln700_8_fu_436_p1);

assign add_ln700_7_fu_483_p2 = (tmp_sum_2_V_fu_409_p1 + zext_ln700_9_fu_479_p1);

assign add_ln700_8_fu_526_p2 = (tmp_sum_3_V_fu_417_p1 + zext_ln700_10_fu_522_p1);

assign add_ln700_9_fu_869_p2 = (zext_ln700_11_fu_865_p1 + zext_ln700_fu_393_p1);

assign add_ln700_fu_587_p2 = (zext_ln700_4_fu_583_p1 + zext_ln700_fu_393_p1);

assign add_ln701_1_fu_557_p2 = ($signed(4'd14) + $signed(cics_ipHeaderLen_V));

assign add_ln701_2_fu_1035_p2 = ($signed(cics_ipHeaderLen_V) + $signed(4'd14));

assign add_ln701_fu_747_p2 = ($signed(4'd14) + $signed(trunc_ln647_fu_569_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_1156 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_110_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op188 == 1'b0) & (ap_predicate_op188_write_state3 == 1'b1)) | ((io_acc_block_signal_op193 == 1'b0) & (ap_predicate_op193_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_1156 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_110_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op188 == 1'b0) & (ap_predicate_op188_write_state3 == 1'b1)) | ((io_acc_block_signal_op193 == 1'b0) & (ap_predicate_op193_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_1156 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_110_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((io_acc_block_signal_op188 == 1'b0) & (ap_predicate_op188_write_state3 == 1'b1)) | ((io_acc_block_signal_op193 == 1'b0) & (ap_predicate_op193_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_110_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_reg_1156 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((io_acc_block_signal_op188 == 1'b0) & (ap_predicate_op188_write_state3 == 1'b1)) | ((io_acc_block_signal_op193 == 1'b0) & (ap_predicate_op193_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_142 = ((tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_319 = ((tmp_reg_1156 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_831 = (~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0) & (cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1));
end

always @ (*) begin
    ap_condition_835 = (~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd0) & ~(cics_ipHeaderLen_V_l_load_fu_421_p1 == 4'd1) & ~(t_V_load_fu_385_p1 == 3'd1) & ~(t_V_load_fu_385_p1 == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167 = 'bx;

always @ (*) begin
    ap_predicate_op188_write_state3 = (~(t_V_reg_1190 == 3'd1) & ~(t_V_reg_1190 == 3'd0) & (cics_ipHeaderLen_V_l_reg_1204 == 4'd1) & (tmp_reg_1156_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op193_write_state3 = (~(cics_ipHeaderLen_V_l_reg_1204 == 4'd1) & ~(t_V_reg_1190 == 3'd1) & ~(t_V_reg_1190 == 3'd0) & ~(cics_ipHeaderLen_V_l_reg_1204 == 4'd0) & (tmp_reg_1156_pp0_iter1_reg == 1'd1) & (icmp_ln879_reg_1238 == 1'd1));
end

assign cics_ipHeaderLen_V_l_load_fu_421_p1 = cics_ipHeaderLen_V;

assign dataStreamBuffer1_V_din = tmp44_reg_1160;

assign grp_fu_314_p4 = {{tmp44_reg_1160[15:8]}};

assign grp_fu_323_p4 = {{tmp44_reg_1160[47:40]}};

assign grp_fu_332_p4 = {{tmp44_reg_1160[39:32]}};

assign grp_fu_341_p4 = {{tmp44_reg_1160[63:56]}};

assign grp_fu_350_p4 = {{tmp44_reg_1160[55:48]}};

assign grp_fu_359_p4 = {{tmp44_reg_1160[31:24]}};

assign grp_fu_368_p4 = {{tmp44_reg_1160[23:16]}};

assign icmp_ln879_fu_1029_p2 = ((cics_ipHeaderLen_V == 4'd2) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op188 = (subSumFifo_V_sum_V_3_full_n & subSumFifo_V_sum_V_2_full_n & subSumFifo_V_sum_V_1_full_n & subSumFifo_V_sum_V_0_full_n);

assign io_acc_block_signal_op193 = (subSumFifo_V_sum_V_3_full_n & subSumFifo_V_sum_V_2_full_n & subSumFifo_V_sum_V_1_full_n & subSumFifo_V_sum_V_0_full_n);

assign or_ln117_1_fu_1059_p2 = (tmp_last_V_reg_1177 | ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10);

assign or_ln117_2_fu_1071_p2 = (tmp_last_V_reg_1177 | ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10);

assign or_ln117_3_fu_1083_p2 = (tmp_last_V_reg_1177 | ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10);

assign or_ln117_fu_1047_p2 = (tmp_last_V_reg_1177 | ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10);

assign p_Result_31_1_i_fu_618_p3 = {{grp_fu_368_p4}, {grp_fu_359_p4}};

assign p_Result_31_2_i_fu_661_p3 = {{grp_fu_332_p4}, {grp_fu_323_p4}};

assign p_Result_31_3_i_fu_704_p3 = {{grp_fu_350_p4}, {grp_fu_341_p4}};

assign p_Result_31_i_fu_575_p3 = {{trunc_ln647_2_fu_572_p1}, {grp_fu_314_p4}};

assign p_Result_35_2_i_fu_471_p3 = {{grp_fu_332_p4}, {grp_fu_323_p4}};

assign p_Result_35_3_i_fu_514_p3 = {{grp_fu_350_p4}, {grp_fu_341_p4}};

assign p_Result_35_i_fu_428_p3 = {{trunc_ln647_3_fu_425_p1}, {grp_fu_314_p4}};

assign p_Result_39_1_i_fu_805_p3 = {{grp_fu_368_p4}, {grp_fu_359_p4}};

assign p_Result_39_i_fu_762_p3 = {{trunc_ln647_5_fu_759_p1}, {grp_fu_314_p4}};

assign p_Result_43_1_i_fu_900_p3 = {{grp_fu_368_p4}, {grp_fu_359_p4}};

assign p_Result_43_2_i_fu_943_p3 = {{grp_fu_332_p4}, {grp_fu_323_p4}};

assign p_Result_43_3_i_fu_986_p3 = {{grp_fu_350_p4}, {grp_fu_341_p4}};

assign p_Result_43_i_fu_857_p3 = {{trunc_ln647_4_fu_854_p1}, {grp_fu_314_p4}};

assign select_ln117_1_fu_1064_p3 = ((tmp_last_V_reg_1177[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10);

assign select_ln117_2_fu_1076_p3 = ((tmp_last_V_reg_1177[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10);

assign select_ln117_3_fu_1088_p3 = ((tmp_last_V_reg_1177[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10);

assign select_ln117_4_fu_1095_p3 = ((tmp_last_V_reg_1177[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10);

assign select_ln117_fu_1052_p3 = ((tmp_last_V_reg_1177[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10);

assign t_V_load_fu_385_p1 = cics_wordCount_V;

assign tmp_30_fu_593_p3 = add_ln700_fu_587_p2[32'd16];

assign tmp_31_fu_636_p3 = add_ln700_3_fu_630_p2[32'd16];

assign tmp_32_fu_679_p3 = add_ln700_4_fu_673_p2[32'd16];

assign tmp_33_fu_722_p3 = add_ln700_5_fu_716_p2[32'd16];

assign tmp_34_fu_446_p3 = add_ln700_6_fu_440_p2[32'd16];

assign tmp_35_fu_489_p3 = add_ln700_7_fu_483_p2[32'd16];

assign tmp_36_fu_532_p3 = add_ln700_8_fu_526_p2[32'd16];

assign tmp_37_fu_875_p3 = add_ln700_9_fu_869_p2[32'd16];

assign tmp_38_fu_918_p3 = add_ln700_10_fu_912_p2[32'd16];

assign tmp_39_fu_961_p3 = add_ln700_11_fu_955_p2[32'd16];

assign tmp_40_fu_1004_p3 = add_ln700_12_fu_998_p2[32'd16];

assign tmp_41_fu_780_p3 = add_ln700_13_fu_774_p2[32'd16];

assign tmp_42_fu_823_p3 = add_ln700_14_fu_817_p2[32'd16];

assign tmp_nbreadreq_fu_110_p3 = dataStreamBuffer0_V_empty_n;

assign tmp_sum_0_V_1_fu_1132_p1 = tmp_sum_0_V_reg_1208;

assign tmp_sum_0_V_2_fu_893_p2 = (cics_ip_sums_sum_V_0 + add_ln214_17_fu_887_p2);

assign tmp_sum_0_V_3_fu_1140_p1 = tmp_sum_0_V_2_reg_1218;

assign tmp_sum_0_V_fu_798_p2 = (cics_ip_sums_sum_V_0 + add_ln214_25_fu_792_p2);

assign tmp_sum_1_V_1_fu_1136_p1 = tmp_sum_1_V_reg_1213;

assign tmp_sum_1_V_2_fu_936_p2 = (cics_ip_sums_sum_V_1 + add_ln214_19_fu_930_p2);

assign tmp_sum_1_V_3_fu_1144_p1 = tmp_sum_1_V_2_reg_1223;

assign tmp_sum_1_V_fu_841_p2 = (cics_ip_sums_sum_V_1 + add_ln214_27_fu_835_p2);

assign tmp_sum_2_V_1_fu_979_p2 = (cics_ip_sums_sum_V_2 + add_ln214_21_fu_973_p2);

assign tmp_sum_2_V_2_fu_1148_p1 = tmp_sum_2_V_1_reg_1228;

assign tmp_sum_2_V_fu_409_p1 = cics_ip_sums_sum_V_2;

assign tmp_sum_3_V_1_fu_1022_p2 = (cics_ip_sums_sum_V_3 + add_ln214_23_fu_1016_p2);

assign tmp_sum_3_V_2_fu_1152_p1 = tmp_sum_3_V_1_reg_1233;

assign tmp_sum_3_V_fu_417_p1 = cics_ip_sums_sum_V_3;

assign trunc_ln647_2_fu_572_p1 = tmp44_reg_1160[7:0];

assign trunc_ln647_3_fu_425_p1 = tmp44_reg_1160[7:0];

assign trunc_ln647_4_fu_854_p1 = tmp44_reg_1160[7:0];

assign trunc_ln647_5_fu_759_p1 = tmp44_reg_1160[7:0];

assign trunc_ln647_fu_569_p1 = tmp44_reg_1160[3:0];

assign zext_ln214_10_fu_883_p1 = tmp_37_fu_875_p3;

assign zext_ln214_12_fu_926_p1 = tmp_38_fu_918_p3;

assign zext_ln214_14_fu_969_p1 = tmp_39_fu_961_p3;

assign zext_ln214_16_fu_1012_p1 = tmp_40_fu_1004_p3;

assign zext_ln214_18_fu_788_p1 = tmp_41_fu_780_p3;

assign zext_ln214_20_fu_831_p1 = tmp_42_fu_823_p3;

assign zext_ln214_4_fu_644_p1 = tmp_31_fu_636_p3;

assign zext_ln214_5_fu_687_p1 = tmp_32_fu_679_p3;

assign zext_ln214_6_fu_730_p1 = tmp_33_fu_722_p3;

assign zext_ln214_7_fu_454_p1 = tmp_34_fu_446_p3;

assign zext_ln214_8_fu_497_p1 = tmp_35_fu_489_p3;

assign zext_ln214_9_fu_540_p1 = tmp_36_fu_532_p3;

assign zext_ln214_fu_601_p1 = tmp_30_fu_593_p3;

assign zext_ln700_10_fu_522_p1 = p_Result_35_3_i_fu_514_p3;

assign zext_ln700_11_fu_865_p1 = p_Result_43_i_fu_857_p3;

assign zext_ln700_12_fu_908_p1 = p_Result_43_1_i_fu_900_p3;

assign zext_ln700_13_fu_951_p1 = p_Result_43_2_i_fu_943_p3;

assign zext_ln700_14_fu_994_p1 = p_Result_43_3_i_fu_986_p3;

assign zext_ln700_15_fu_770_p1 = p_Result_39_i_fu_762_p3;

assign zext_ln700_16_fu_813_p1 = p_Result_39_1_i_fu_805_p3;

assign zext_ln700_1_fu_401_p1 = cics_ip_sums_sum_V_1;

assign zext_ln700_4_fu_583_p1 = p_Result_31_i_fu_575_p3;

assign zext_ln700_5_fu_626_p1 = p_Result_31_1_i_fu_618_p3;

assign zext_ln700_6_fu_669_p1 = p_Result_31_2_i_fu_661_p3;

assign zext_ln700_7_fu_712_p1 = p_Result_31_3_i_fu_704_p3;

assign zext_ln700_8_fu_436_p1 = p_Result_35_i_fu_428_p3;

assign zext_ln700_9_fu_479_p1 = p_Result_35_2_i_fu_471_p3;

assign zext_ln700_fu_393_p1 = cics_ip_sums_sum_V_0;

always @ (posedge ap_clk) begin
    tmp_sum_2_V_reg_1194[16] <= 1'b0;
    tmp_sum_3_V_reg_1199[16] <= 1'b0;
end

endmodule //compute_ipv4_checksu
