
/home/travis/build/hackndev/zinc/build/app_empty.elf:     file format elf32-littlearm


Disassembly of section .data:

10000000 <_data>:
	...

Disassembly of section .text:

00000000 <ISRVectors>:
   0:	10002000 	andne	r2, r0, r0
   4:	000000cd 	andeq	r0, r0, sp, asr #1
   8:	00000251 	andeq	r0, r0, r1, asr r2
   c:	00000251 	andeq	r0, r0, r1, asr r2
  10:	00000251 	andeq	r0, r0, r1, asr r2
  14:	00000251 	andeq	r0, r0, r1, asr r2
  18:	00000251 	andeq	r0, r0, r1, asr r2
  1c:	efffda91 	svc	0x00ffda91
	...
  2c:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
	...
  38:	00000295 	muleq	r0, r5, r2
  3c:	0000026d 	andeq	r0, r0, sp, ror #4

00000040 <NVICVectors>:
  40:	00000251 	andeq	r0, r0, r1, asr r2
  44:	00000251 	andeq	r0, r0, r1, asr r2
  48:	00000251 	andeq	r0, r0, r1, asr r2
  4c:	00000251 	andeq	r0, r0, r1, asr r2
  50:	00000251 	andeq	r0, r0, r1, asr r2
  54:	00000251 	andeq	r0, r0, r1, asr r2
  58:	00000251 	andeq	r0, r0, r1, asr r2
  5c:	00000251 	andeq	r0, r0, r1, asr r2
  60:	00000251 	andeq	r0, r0, r1, asr r2
  64:	00000251 	andeq	r0, r0, r1, asr r2
  68:	00000251 	andeq	r0, r0, r1, asr r2
  6c:	00000251 	andeq	r0, r0, r1, asr r2
  70:	00000251 	andeq	r0, r0, r1, asr r2
  74:	00000251 	andeq	r0, r0, r1, asr r2
  78:	00000251 	andeq	r0, r0, r1, asr r2
  7c:	00000251 	andeq	r0, r0, r1, asr r2
  80:	00000251 	andeq	r0, r0, r1, asr r2
  84:	00000251 	andeq	r0, r0, r1, asr r2
  88:	00000251 	andeq	r0, r0, r1, asr r2
  8c:	00000251 	andeq	r0, r0, r1, asr r2
  90:	00000251 	andeq	r0, r0, r1, asr r2
  94:	00000251 	andeq	r0, r0, r1, asr r2
  98:	00000251 	andeq	r0, r0, r1, asr r2
  9c:	00000251 	andeq	r0, r0, r1, asr r2
  a0:	00000251 	andeq	r0, r0, r1, asr r2
  a4:	00000251 	andeq	r0, r0, r1, asr r2
  a8:	00000251 	andeq	r0, r0, r1, asr r2
  ac:	00000251 	andeq	r0, r0, r1, asr r2
  b0:	00000251 	andeq	r0, r0, r1, asr r2
  b4:	00000251 	andeq	r0, r0, r1, asr r2
  b8:	00000251 	andeq	r0, r0, r1, asr r2
  bc:	00000251 	andeq	r0, r0, r1, asr r2
  c0:	00000251 	andeq	r0, r0, r1, asr r2
  c4:	00000251 	andeq	r0, r0, r1, asr r2
  c8:	00000251 	andeq	r0, r0, r1, asr r2

000000cc <main>:
  cc:	f240 0038 	movw	r0, #56	; 0x38
  d0:	f240 013c 	movw	r1, #60	; 0x3c
  d4:	f2c1 0000 	movt	r0, #4096	; 0x1000
  d8:	f2c1 0100 	movt	r1, #4096	; 0x1000
  dc:	6001      	str	r1, [r0, #0]
  de:	f240 0000 	movw	r0, #0
  e2:	f240 0134 	movw	r1, #52	; 0x34
  e6:	f2c1 0000 	movt	r0, #4096	; 0x1000
  ea:	f2c1 0100 	movt	r1, #4096	; 0x1000
  ee:	4288      	cmp	r0, r1
  f0:	d209      	bcs.n	106 <main+0x3a>
  f2:	f240 22cc 	movw	r2, #716	; 0x2cc
  f6:	f2c0 0200 	movt	r2, #0
  fa:	f852 3b04 	ldr.w	r3, [r2], #4
  fe:	f840 3b04 	str.w	r3, [r0], #4
 102:	4288      	cmp	r0, r1
 104:	d3f9      	bcc.n	fa <main+0x2e>
 106:	f240 0034 	movw	r0, #52	; 0x34
 10a:	f240 0134 	movw	r1, #52	; 0x34
 10e:	f2c1 0000 	movt	r0, #4096	; 0x1000
 112:	f2c1 0100 	movt	r1, #4096	; 0x1000
 116:	4288      	cmp	r0, r1
 118:	d204      	bcs.n	124 <main+0x58>
 11a:	2200      	movs	r2, #0
 11c:	f840 2b04 	str.w	r2, [r0], #4
 120:	4288      	cmp	r0, r1
 122:	d3fb      	bcc.n	11c <main+0x50>
 124:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
 128:	2120      	movs	r1, #32
 12a:	f2c4 000f 	movt	r0, #16399	; 0x400f
 12e:	6001      	str	r1, [r0, #0]
 130:	6801      	ldr	r1, [r0, #0]
 132:	f011 0f40 	tst.w	r1, #64	; 0x40
 136:	d0fb      	beq.n	130 <main+0x64>
 138:	f24c 0000 	movw	r0, #49152	; 0xc000
 13c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 140:	2231      	movs	r2, #49	; 0x31
 142:	f24c 0c80 	movw	ip, #49280	; 0xc080
 146:	23aa      	movs	r3, #170	; 0xaa
 148:	f2c4 000f 	movt	r0, #16399	; 0x400f
 14c:	f2c0 0202 	movt	r2, #2
 150:	f2c4 0c0f 	movt	ip, #16399	; 0x400f
 154:	6001      	str	r1, [r0, #0]
 156:	f24c 100c 	movw	r0, #49420	; 0xc10c
 15a:	2101      	movs	r1, #1
 15c:	f2c4 000f 	movt	r0, #16399	; 0x400f
 160:	6001      	str	r1, [r0, #0]
 162:	f24c 0084 	movw	r0, #49284	; 0xc084
 166:	f2c4 000f 	movt	r0, #16399	; 0x400f
 16a:	6002      	str	r2, [r0, #0]
 16c:	f24c 008c 	movw	r0, #49292	; 0xc08c
 170:	2255      	movs	r2, #85	; 0x55
 172:	f2c4 000f 	movt	r0, #16399	; 0x400f
 176:	6003      	str	r3, [r0, #0]
 178:	6002      	str	r2, [r0, #0]
 17a:	f8cc 1000 	str.w	r1, [ip]
 17e:	f24c 0188 	movw	r1, #49288	; 0xc088
 182:	6003      	str	r3, [r0, #0]
 184:	6002      	str	r2, [r0, #0]
 186:	f2c4 010f 	movt	r1, #16399	; 0x400f
 18a:	680a      	ldr	r2, [r1, #0]
 18c:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 190:	d0fb      	beq.n	18a <main+0xbe>
 192:	f24c 1204 	movw	r2, #49412	; 0xc104
 196:	2303      	movs	r3, #3
 198:	f2c4 020f 	movt	r2, #16399	; 0x400f
 19c:	6013      	str	r3, [r2, #0]
 19e:	680a      	ldr	r2, [r1, #0]
 1a0:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 1a4:	d0fb      	beq.n	19e <main+0xd2>
 1a6:	2203      	movs	r2, #3
 1a8:	f8cc 2000 	str.w	r2, [ip]
 1ac:	22aa      	movs	r2, #170	; 0xaa
 1ae:	6002      	str	r2, [r0, #0]
 1b0:	2255      	movs	r2, #85	; 0x55
 1b2:	6002      	str	r2, [r0, #0]
 1b4:	6808      	ldr	r0, [r1, #0]
 1b6:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 1ba:	d0fb      	beq.n	1b4 <main+0xe8>
 1bc:	bf00      	nop
 1be:	e7fe      	b.n	1be <main+0xf2>

000001c0 <task_scheduler>:
 1c0:	e92d 4800 	stmdb	sp!, {fp, lr}
 1c4:	b082      	sub	sp, #8
 1c6:	f240 0e00 	movw	lr, #0
 1ca:	f242 0000 	movw	r0, #8192	; 0x2000
 1ce:	f240 0c38 	movw	ip, #56	; 0x38
 1d2:	f2c1 0e00 	movt	lr, #4096	; 0x1000
 1d6:	f2c1 0000 	movt	r0, #4096	; 0x1000
 1da:	f2c1 0c00 	movt	ip, #4096	; 0x1000
 1de:	f8de 2000 	ldr.w	r2, [lr]
 1e2:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 1e6:	f8cc 0000 	str.w	r0, [ip]
 1ea:	2a04      	cmp	r2, #4
 1ec:	d22a      	bcs.n	244 <task_scheduler+0x84>
 1ee:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 1f2:	f3ef 8109 	mrs	r1, PSP
 1f6:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 1fa:	6041      	str	r1, [r0, #4]
 1fc:	f8de 0000 	ldr.w	r0, [lr]
 200:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 204:	1c42      	adds	r2, r0, #1
 206:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
 20a:	f101 0318 	add.w	r3, r1, #24
 20e:	f8ce 2000 	str.w	r2, [lr]
 212:	2a04      	cmp	r2, #4
 214:	d216      	bcs.n	244 <task_scheduler+0x84>
 216:	f853 1c04 	ldr.w	r1, [r3, #-4]
 21a:	f103 000c 	add.w	r0, r3, #12
 21e:	781b      	ldrb	r3, [r3, #0]
 220:	3201      	adds	r2, #1
 222:	2b00      	cmp	r3, #0
 224:	4603      	mov	r3, r0
 226:	d1f2      	bne.n	20e <task_scheduler+0x4e>
 228:	4603      	mov	r3, r0
 22a:	2900      	cmp	r1, #0
 22c:	d0ef      	beq.n	20e <task_scheduler+0x4e>
 22e:	f850 1c14 	ldr.w	r1, [r0, #-20]
 232:	f850 0c10 	ldr.w	r0, [r0, #-16]
 236:	f381 8809 	msr	PSP, r1
 23a:	f8cc 0000 	str.w	r0, [ip]
 23e:	b002      	add	sp, #8
 240:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
 244:	4668      	mov	r0, sp
 246:	2164      	movs	r1, #100	; 0x64
 248:	2304      	movs	r3, #4
 24a:	f000 f801 	bl	250 <isr_adc>
	...

00000250 <isr_adc>:
 250:	f3ef 8009 	mrs	r0, PSP
 254:	f3ef 8108 	mrs	r1, MSP
 258:	6982      	ldr	r2, [r0, #24]
 25a:	698b      	ldr	r3, [r1, #24]
 25c:	be00      	bkpt	0x0000
 25e:	4770      	bx	lr

00000260 <abort>:
 260:	be00      	bkpt	0x0000
 262:	e7fe      	b.n	262 <abort+0x2>

00000264 <__aeabi_unwind_cpp_pr0>:
 264:	e92d 4800 	stmdb	sp!, {fp, lr}
 268:	f7ff fffa 	bl	260 <abort>

0000026c <isr_systick>:
 26c:	f3ef 8009 	mrs	r0, PSP
 270:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 274:	f380 8809 	msr	PSP, r0
 278:	f7ff ffa2 	bl	1c0 <task_scheduler>
 27c:	f3ef 8009 	mrs	r0, PSP
 280:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 284:	f380 8809 	msr	PSP, r0
 288:	f8df e004 	ldr.w	lr, [pc, #4]	; 290 <isr_systick+0x24>
 28c:	4770      	bx	lr
 28e:	fffd0000 			; <UNDEFINED> instruction: 0xfffd0000
 292:	f3efffff 			; <UNDEFINED> instruction: 0xf3efffff

00000294 <isr_pendsv>:
 294:	f3ef 8009 	mrs	r0, PSP
 298:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 29c:	f380 8809 	msr	PSP, r0
 2a0:	f7ff ff8e 	bl	1c0 <task_scheduler>
 2a4:	f3ef 8009 	mrs	r0, PSP
 2a8:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 2ac:	f380 8809 	msr	PSP, r0
 2b0:	f8df e004 	ldr.w	lr, [pc, #4]	; 2b8 <isr_pendsv+0x24>
 2b4:	4770      	bx	lr
 2b6:	fffd0000 			; <UNDEFINED> instruction: 0xfffd0000
 2ba:	f3efffff 			; <UNDEFINED> instruction: 0xf3efffff

000002bc <isr_svcall>:
 2bc:	f3ef 8209 	mrs	r2, PSP
 2c0:	6811      	ldr	r1, [r2, #0]
 2c2:	6850      	ldr	r0, [r2, #4]
 2c4:	b500      	push	{lr}
 2c6:	4788      	blx	r1
 2c8:	bd00      	pop	{pc}
 2ca:	bf00      	nop

Disassembly of section .bss:

10000034 <_bss>:
10000034:	00000000 	andeq	r0, r0, r0

10000038 <__STACK_LIMIT>:
10000038:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]	; 0xfffffeb0
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14011102 	strne	r1, [r1], #-258	; 0x102
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	Address 0x0000000000000028 is out of bounds.

