Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /parane4/testFifoSynch_isim_beh.exe -prj /parane4/testFifoSynch_beh.prj work.testFifoSynch work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/parane4/fifoSynch.v" into library work
Analyzing Verilog file "/parane4/testFifoSynch.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1330 - "/parane4/fifoSynch.v" Line 99: Function clog2 has no return value assignment
Completed static elaboration
Fuse Memory Usage: 94704 KB
Fuse CPU Usage: 860 ms
Compiling module fifoSynch(NUM_BITS=32,DEPTH=8)
Compiling module testFifoSynch
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /parane4/testFifoSynch_isim_beh.exe
Fuse Memory Usage: 1179368 KB
Fuse CPU Usage: 880 ms
GCC CPU Usage: 370 ms
