# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSE100lab6.srcs/sources_1/new/ship_state_machine.v" \
"../../../../CSE100lab6.srcs/sim_1/new/ship_state_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
