/**
 ******************************************************************************
 * @file    bsp_sdram.c
 * @author  Your Name
 * @brief   SDRAMé©±åŠ¨å®ç°
 * @details æä¾›SDRAMåˆå§‹åŒ–ã€è¯»å†™å’Œæµ‹è¯•åŠŸèƒ½
 ******************************************************************************
 */

#include "bsp_sdram.h"
#include "debug.h"
#include "fmc.h"

/* External variables --------------------------------------------------------*/
extern SDRAM_HandleTypeDef hsdram1;

/* Private variables ---------------------------------------------------------*/
static FMC_SDRAM_CommandTypeDef Command;  // å‘½ä»¤ç»“æ„ä½“

/**
 * @brief  SDRAM åˆå§‹åŒ–åºåˆ—
 * @param  hsdram: SDRAM_HandleTypeDefç»“æ„ä½“å˜é‡æŒ‡é’ˆ
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram)
{
    __IO uint32_t tmpmrd = 0;
    HAL_StatusTypeDef hal_status;

    DEBUG_INFO("Starting SDRAM initialization sequence...");

    /* Step 1: é…ç½®æ—¶é’Ÿä½¿èƒ½å‘½ä»¤ */
    Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;    // å¼€å¯SDRAMæ—¶é’Ÿ
    Command.CommandTarget           = FMC_COMMAND_TARGET_BANK;     // é€‰æ‹©è¦æ§åˆ¶çš„åŒºåŸŸ
    Command.AutoRefreshNumber       = 1;
    Command.ModeRegisterDefinition  = 0;

    hal_status = HAL_SDRAM_SendCommand(hsdram, &Command, SDRAM_TIMEOUT_VALUE);
    if (hal_status != HAL_OK) {
        DEBUG_ERROR("SDRAM CLK_ENABLE command failed!");
        return SDRAM_ERROR;
    }
    
    HAL_Delay(1);  // å»¶æ—¶ç­‰å¾…
    DEBUG_INFO("SDRAM clock enabled");

    /* Step 2: é…ç½®é¢„å……ç”µå‘½ä»¤ */
    Command.CommandMode             = FMC_SDRAM_CMD_PALL;          // é¢„å……ç”µå‘½ä»¤
    Command.CommandTarget           = FMC_COMMAND_TARGET_BANK;     // é€‰æ‹©è¦æ§åˆ¶çš„åŒºåŸŸ
    Command.AutoRefreshNumber       = 1;
    Command.ModeRegisterDefinition  = 0;

    hal_status = HAL_SDRAM_SendCommand(hsdram, &Command, SDRAM_TIMEOUT_VALUE);
    if (hal_status != HAL_OK) {
        DEBUG_ERROR("SDRAM PALL command failed!");
        return SDRAM_ERROR;
    }
    DEBUG_INFO("SDRAM precharge all completed");

    /* Step 3: é…ç½®è‡ªåŠ¨åˆ·æ–°å‘½ä»¤ */
    Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;  // ä½¿èƒ½è‡ªåŠ¨åˆ·æ–°
    Command.CommandTarget           = FMC_COMMAND_TARGET_BANK;          // é€‰æ‹©è¦æ§åˆ¶çš„åŒºåŸŸ
    Command.AutoRefreshNumber       = 8;                                // è‡ªåŠ¨åˆ·æ–°æ¬¡æ•°
    Command.ModeRegisterDefinition  = 0;

    hal_status = HAL_SDRAM_SendCommand(hsdram, &Command, SDRAM_TIMEOUT_VALUE);
    if (hal_status != HAL_OK) {
        DEBUG_ERROR("SDRAM auto-refresh command failed!");
        return SDRAM_ERROR;
    }
    DEBUG_INFO("SDRAM auto-refresh completed (8 cycles)");

    /* Step 4: é…ç½®æ¨¡å¼å¯„å­˜å™¨ 
     * æ€§èƒ½ä¼˜åŒ–é…ç½®:
     * - Burst Length = 1 + Full Page Burst (é€šè¿‡ FMC ReadBurst æ§åˆ¶)
     * - Write Burst = Programmed (å¯ç”¨å†™å…¥ Burst æ¨¡å¼)
     * - CAS Latency = 2 (åŒ¹é… FMC é…ç½®)
     * 
     * è¯´æ˜: STM32 FMC å·²ç»é…ç½®äº† ReadBurst Enable,
     *       SDRAM Mode Register ä½¿ç”¨ Burst=1 é…åˆ FMC çš„ Burst æ§åˆ¶æ›´ç¨³å®š
     */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |  // Burst=1 (ç”±FMCæ§åˆ¶)
                       SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                       SDRAM_MODEREG_CAS_LATENCY_2           |  // âœ… ä¿®æ­£ï¼šåŒ¹é…FMCçš„CASå»¶è¿Ÿ2
                       SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                       SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED; // âœ… å¯ç”¨å†™å…¥Burst

    Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;     // åŠ è½½æ¨¡å¼å¯„å­˜å™¨å‘½ä»¤
    Command.CommandTarget           = FMC_COMMAND_TARGET_BANK;     // é€‰æ‹©è¦æ§åˆ¶çš„åŒºåŸŸ
    Command.AutoRefreshNumber       = 1;
    Command.ModeRegisterDefinition  = tmpmrd;

    hal_status = HAL_SDRAM_SendCommand(hsdram, &Command, SDRAM_TIMEOUT_VALUE);
    if (hal_status != HAL_OK) {
        DEBUG_ERROR("SDRAM load mode command failed!");
        return SDRAM_ERROR;
    }
    DEBUG_INFO("SDRAM mode register configured (MRD=0x%03X, CAS=%d)", tmpmrd, 2);

    /* Step 5: è®¾ç½®åˆ·æ–°ç‡ */
    /* åˆ·æ–°ç‡è®¡ç®—ï¼š
     * SDRAMåˆ·æ–°å‘¨æœŸ = 64ms / 4096è¡Œ = 15.625Î¼s/è¡Œ
     * FMC_CLK = 200MHz (HCLK/2)
     * åˆ·æ–°è®¡æ•° = 15.625Î¼s Ã— 200MHz - 20 = 3125 - 20 = 3105
     * ä¸ºäº†ä¿é™©èµ·è§ï¼Œä½¿ç”¨1543ï¼ˆçº¦7.7Î¼såˆ·æ–°å‘¨æœŸï¼‰
     */
    hal_status = HAL_SDRAM_ProgramRefreshRate(hsdram, 1543);
    if (hal_status != HAL_OK) {
        DEBUG_ERROR("SDRAM refresh rate programming failed!");
        return SDRAM_ERROR;
    }
    DEBUG_INFO("SDRAM refresh rate set to 1543 (7.7Î¼s period)");

    DEBUG_INFO("SDRAM initialization sequence completed successfully!");
    return SDRAM_OK;
}

/**
 * @brief  SDRAM è¯»å†™æµ‹è¯•
 * @param  None
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_Test(void)
{
    uint32_t i = 0;
    uint32_t *pSDRAM;
    uint32_t ReadData = 0;
    uint8_t  ReadData_8b;
    
    uint32_t ExecutionTime_Begin;
    uint32_t ExecutionTime_End;
    uint32_t ExecutionTime;
    
    DEBUG_INFO("========================================");
    DEBUG_INFO("    SDRAM Read/Write Test Started");
    DEBUG_INFO("========================================");
    
    // ========================================
    // å†™å…¥æµ‹è¯•ï¼ˆ32ä½æ•°æ®å®½åº¦ï¼‰
    // ========================================
    DEBUG_INFO("Test 1: Writing 32-bit data...");
    pSDRAM = (uint32_t *)SDRAM_BANK_ADDR;
    
    ExecutionTime_Begin = HAL_GetTick();
    
    for (i = 0; i < SDRAM_SIZE/4; i++) {
        *(__IO uint32_t*)pSDRAM++ = i;
    }
    
    ExecutionTime_End  = HAL_GetTick();
    ExecutionTime      = ExecutionTime_End - ExecutionTime_Begin;
    if (ExecutionTime > 0) {
        // HAL_GetTick()è¿”å›æ¯«ç§’
        // é€Ÿç‡(MB/s) = æ•°æ®é‡(MB) * 1000 / æ—¶é—´(æ¯«ç§’)
        uint32_t speed_mbps = (SDRAM_SIZE / 1024 / 1024) * 1000 / ExecutionTime;
        DEBUG_INFO("  Speed: %lu MB/s", speed_mbps);
    } else {
        DEBUG_INFO("  Speed: >32000 MB/s (too fast to measure)");
    }
    
    DEBUG_INFO("Write completed:");
    DEBUG_INFO("  Size:  %d MB", SDRAM_SIZE/1024/1024);
    DEBUG_INFO("  Time:  %lu ms", ExecutionTime);
    
    // ========================================
    // è¯»å–æµ‹è¯•ï¼ˆ32ä½æ•°æ®å®½åº¦ï¼‰
    // ========================================
    DEBUG_INFO("Test 2: Reading 32-bit data...");
    pSDRAM = (uint32_t *)SDRAM_BANK_ADDR;
    
    ExecutionTime_Begin = HAL_GetTick();
    
    for (i = 0; i < SDRAM_SIZE/4; i++) {
        ReadData = *(__IO uint32_t*)pSDRAM++;
    }
    
    ExecutionTime_End  = HAL_GetTick();
    ExecutionTime      = ExecutionTime_End - ExecutionTime_Begin;
    if (ExecutionTime > 0) {
        // HAL_GetTick()è¿”å›æ¯«ç§’
        // é€Ÿç‡(MB/s) = æ•°æ®é‡(MB) * 1000 / æ—¶é—´(æ¯«ç§’)
        uint32_t speed_mbps = (SDRAM_SIZE / 1024 / 1024) * 1000 / ExecutionTime;
        DEBUG_INFO("  Speed: %lu MB/s", speed_mbps);
    } else {
        DEBUG_INFO("  Speed: >32000 MB/s (too fast to measure)");
    }
    
    DEBUG_INFO("Read completed:");
    DEBUG_INFO("  Size:  %d MB", SDRAM_SIZE/1024/1024);
    DEBUG_INFO("  Time:  %lu ms", ExecutionTime);
    
    // ========================================
    // æ•°æ®æ ¡éªŒï¼ˆ32ä½ï¼‰
    // ========================================
    DEBUG_INFO("Test 3: Verifying 32-bit data...");
    pSDRAM = (uint32_t *)SDRAM_BANK_ADDR;
    
    for (i = 0; i < SDRAM_SIZE/4; i++) {
        ReadData = *(__IO uint32_t*)pSDRAM++;
        if (ReadData != (uint32_t)i) {
            DEBUG_ERROR("SDRAM verification failed!");
            DEBUG_ERROR("  Address: 0x%08X", (uint32_t)(pSDRAM - 1));
            DEBUG_ERROR("  Expected: 0x%08X", i);
            DEBUG_ERROR("  Read:     0x%08X", ReadData);
            return SDRAM_ERROR;
        }
    }
    DEBUG_INFO("32-bit data verification PASSED!");
    
    // ========================================
    // 8ä½æ•°æ®è¯»å†™æµ‹è¯•ï¼ˆæµ‹è¯•NBL0å’ŒNBL1å¼•è„šï¼‰
    // ========================================
    DEBUG_INFO("Test 4: Writing 8-bit data...");
    for (i = 0; i < SDRAM_SIZE; i++) {
        *(__IO uint8_t*)(SDRAM_BANK_ADDR + i) = (uint8_t)i;
    }
    
    DEBUG_INFO("Test 5: Verifying 8-bit data...");
    for (i = 0; i < SDRAM_SIZE; i++) {
        ReadData_8b = *(__IO uint8_t*)(SDRAM_BANK_ADDR + i);
        if (ReadData_8b != (uint8_t)i) {
            DEBUG_ERROR("8-bit data verification failed!");
            DEBUG_ERROR("  Address: 0x%08X", SDRAM_BANK_ADDR + i);
            DEBUG_ERROR("  Expected: 0x%02X", (uint8_t)i);
            DEBUG_ERROR("  Read:     0x%02X", ReadData_8b);
            DEBUG_ERROR("Please check NBL0 and NBL1 pins!");
            return SDRAM_ERROR;
        }
    }
    DEBUG_INFO("8-bit data verification PASSED!");
    
    // ========================================
    // æµ‹è¯•å®Œæˆ
    // ========================================
    DEBUG_INFO("========================================");
    DEBUG_INFO("   SDRAM Test Completed Successfully!");
    DEBUG_INFO("========================================");
    DEBUG_INFO("SDRAM is fully functional and ready to use.");
    
    return SDRAM_OK;
}

/**
 * @brief  SDRAM æ€§èƒ½æµ‹è¯•
 * @param  None
 * @retval None
 * @note   ä¼˜åŒ–ç‰ˆæœ¬ï¼šä½¿ç”¨è¿ç»­å†™å…¥å’Œæœ€å°åŒ–å¾ªç¯å¼€é”€
 */
// å…¨å±€MDMAå¥æŸ„ï¼Œé¿å…é‡å¤åˆå§‹åŒ–
static MDMA_HandleTypeDef hmdma_sdram_write;
static MDMA_HandleTypeDef hmdma_sdram_read;
static uint8_t mdma_initialized = 0;

// å†…éƒ¨RAMä¸­æ‰§è¡Œçš„é«˜é€Ÿå†™å…¥å‡½æ•° - ç®€åŒ–å®ç°ï¼Œé¿å…æ®µå®šä¹‰é—®é¢˜
void SDRAM_FastWrite(uint32_t *dest, uint32_t *src, uint32_t size)
{
	// ç®€å•çš„å†…å­˜æ‹·è´ï¼Œç¼–è¯‘å™¨ä¼šä¼˜åŒ–
	for (uint32_t i = 0; i < size; i++) {
		dest[i] = src[i];
	}
}

// å†…éƒ¨RAMä¸­æ‰§è¡Œçš„é«˜é€Ÿè¯»å–å‡½æ•°  
void SDRAM_FastRead(uint32_t *dest, uint32_t *src, uint32_t size)
{
	// ç®€å•çš„å†…å­˜æ‹·è´ï¼Œç¼–è¯‘å™¨ä¼šä¼˜åŒ–
	for (uint32_t i = 0; i < size; i++) {
		dest[i] = src[i];
	}
}

void BSP_SDRAM_Performance_Test(void)
{
	uint32_t i = 0;			// è®¡æ•°å˜é‡
	uint32_t *pSDRAM;
	uint32_t ReadData = 0; 	// è¯»å–åˆ°çš„æ•°æ®
	uint8_t  ReadData_8b;
	
	// âœ… å¯ç”¨DWTå‘¨æœŸè®¡æ•°å™¨ç”¨äºç²¾ç¡®è®¡æ—¶
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
	DWT->CYCCNT = 0;
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

	uint32_t ExecutionTime_Begin;		// å¼€å§‹æ—¶é—´
	uint32_t ExecutionTime_End;		// ç»“æŸæ—¶é—´
	uint32_t ExecutionTime;				// æ‰§è¡Œæ—¶é—´	
	uint32_t ExecutionSpeed;			// æ‰§è¡Œé€Ÿåº¦
	
	DEBUG_INFO("\r\n*****************************************************************************************************\r\n");		
	DEBUG_INFO("\r\nè¿›è¡Œé€Ÿåº¦æµ‹è¯•>>>\r\n");

// å†™å…¥ >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	
	pSDRAM =  (uint32_t *)SDRAM_BANK_ADDR;
	
	ExecutionTime_Begin 	= HAL_GetTick();	// è·å– systick å½“å‰æ—¶é—´ï¼Œå•ä½ms
	
    // âœ… ä¼˜åŒ–å†™å…¥ï¼šä½¿ç”¨æ›´å¿«çš„å†™å…¥æ¨¡å¼
    // æ³¨æ„ï¼šä¸åœ¨å†™å…¥å‰Invalidateï¼Œé¿å…ä¸¢å¤±ç¼“å­˜è¡Œä¸­çš„æœ‰æ•ˆæ•°æ®ã€‚å†™å…¥åæ‰§è¡ŒCleanç¡®ä¿æ•°æ®è½å…¥SDRAM
	
	// âœ… è¯¦ç»†è°ƒè¯•ï¼šéªŒè¯åœ°å€æ˜ å°„
	uint32_t *pSDRAM_fast = (uint32_t *)SDRAM_BANK_ADDR;
	DEBUG_INFO("è°ƒè¯•ï¼šSDRAMåœ°å€èŒƒå›´ 0x%08lx - 0x%08lx\r\n", 
		SDRAM_BANK_ADDR, SDRAM_BANK_ADDR + SDRAM_SIZE - 1);
	DEBUG_INFO("è°ƒè¯•ï¼šå¼€å§‹å†™å…¥ï¼Œå‰4ä¸ªé¢„æœŸå€¼: [0, 1, 2, 3]\r\n");
	
	// âœ… å…ˆéªŒè¯åœ°å€æ˜ å°„æ˜¯å¦æ­£ç¡®
	pSDRAM_fast[0] = 0x12345678;
	pSDRAM_fast[1] = 0x87654321;
	__DSB();
	DEBUG_INFO("è°ƒè¯•ï¼šæµ‹è¯•å†™å…¥ [0x12345678, 0x87654321] -> [%08lx, %08lx]\r\n",
		pSDRAM_fast[0], pSDRAM_fast[1]);
	
	// å¦‚æœæµ‹è¯•å¤±è´¥ï¼Œå¯èƒ½æ˜¯ç¡¬ä»¶é—®é¢˜
	if (pSDRAM_fast[0] != 0x12345678 || pSDRAM_fast[1] != 0x87654321) {
		DEBUG_ERROR("è°ƒè¯•ï¼šåŸºæœ¬å†™å…¥æµ‹è¯•å¤±è´¥ï¼Œå¯èƒ½å­˜åœ¨ç¡¬ä»¶è¿æ¥é—®é¢˜ï¼\r\n");
		return;
	}
	
    // âœ… å¼€å§‹æ­£å¼å†™å…¥æµ‹è¯• - ä¼˜åŒ–å¾ªç¯å±•å¼€ï¼ˆé™åˆ¶åœ¨16MBå†…ï¼‰
	DEBUG_INFO("è°ƒè¯•ï¼šå¼€å§‹120MHzé«˜é€Ÿå†™å…¥æµ‹è¯•...\r\n");
	#define CPU_TEST_SIZE_MB 16  // CPUæµ‹è¯•åŒºåŸŸï¼š16MB
	uint32_t cpu_test_words = (CPU_TEST_SIZE_MB * 1024 * 1024) / 4;  // è½¬æ¢ä¸º32ä½å­—æ•°
	uint32_t chunk_size = 1024; // æ¯æ¬¡å¤„ç†1KB
	
    for (uint32_t chunk = 0; chunk < cpu_test_words; chunk += chunk_size) {
        uint32_t *dest = pSDRAM_fast + chunk;
        for (i = 0; i < chunk_size && (chunk + i) < cpu_test_words; i++) {
            dest[i] = chunk + i;
        }
    }

    // âœ… å†™å…¥å®Œæˆåï¼šæ¸…ç†D-Cacheï¼Œç¡®ä¿æ•°æ®å†™å›åˆ°SDRAMï¼ˆæŒ‰32å­—èŠ‚å¯¹é½é•¿åº¦ï¼‰
    {
        uint32_t size_bytes   = CPU_TEST_SIZE_MB * 1024 * 1024;
        uint32_t size_aligned = (size_bytes + 31U) & ~31U;
        SCB_CleanDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, size_aligned);
        __DSB();
        __ISB();
    }
	
	// âœ… è®°å½•CPUæµ‹è¯•å†™å…¥çš„åŒºåŸŸï¼ˆå‰16MBï¼‰
	DEBUG_INFO("CPUå†™å…¥æµ‹è¯•å®Œæˆï¼šå‰%dMBæ•°æ®å†™å…¥æˆåŠŸ\r\n", CPU_TEST_SIZE_MB);
	
	// âœ… ç«‹å³éªŒè¯å‰å‡ ä¸ªå†™å…¥å€¼
	__DSB();
	DEBUG_INFO("è°ƒè¯•ï¼šå†™å…¥å®Œæˆåå‰4ä¸ªå®é™…å€¼: [%ld, %ld, %ld, %ld]\r\n",
		pSDRAM_fast[0], pSDRAM_fast[1], pSDRAM_fast[2], pSDRAM_fast[3]);
	
	// âœ… åˆ†å—éªŒè¯ï¼šå…ˆéªŒè¯å‰1KBæ•°æ®
	DEBUG_INFO("è°ƒè¯•ï¼šå¼€å§‹åˆ†å—éªŒè¯å‰1KBæ•°æ®...\r\n");
	int errors = 0;
	for (i = 0; i < 256; i++) {  // 1KB = 256ä¸ª32ä½å­—
		if (pSDRAM_fast[i] != i) {
			DEBUG_ERROR("åˆ†å—éªŒè¯å¤±è´¥ï¼šä½ç½®%dï¼ŒæœŸæœ›%dï¼Œå®é™…%d\r\n", i, i, pSDRAM_fast[i]);
			errors++;
			if (errors >= 5) break;  // æœ€å¤šæ˜¾ç¤º5ä¸ªé”™è¯¯
		}
	}
	if (errors == 0) {
		DEBUG_INFO("åˆ†å—éªŒè¯é€šè¿‡ï¼šå‰1KBæ•°æ®æ­£ç¡®\r\n");
	} else {
		DEBUG_ERROR("åˆ†å—éªŒè¯å¤±è´¥ï¼šå‘ç°%dä¸ªé”™è¯¯\r\n", errors);
		return;  // æå‰é€€å‡ºï¼Œä¸è¿›è¡Œå…¨é‡æ ¡éªŒ
	}
	
	// âœ… éªŒè¯å†™å…¥ç­–ç•¥æ­£ç¡®æ€§ï¼šæ£€æŸ¥å‡ ä¸ªå…³é”®ä½ç½®
	DEBUG_INFO("è°ƒè¯•ï¼šéªŒè¯å…³é”®ä½ç½®æ•°æ®...\r\n");
	uint32_t test_positions[] = {0, 1023, 1024, 2047, 2048, 8191, 8192};
	for (int j = 0; j < sizeof(test_positions)/sizeof(test_positions[0]); j++) {
		uint32_t pos = test_positions[j];
		if (pSDRAM_fast[pos] != pos) {
			DEBUG_ERROR("å…³é”®ä½ç½®éªŒè¯å¤±è´¥ï¼šä½ç½®%dï¼ŒæœŸæœ›%dï¼Œå®é™…%d\r\n", pos, pos, pSDRAM_fast[pos]);
			errors++;
		}
	}
	if (errors == 0) {
		DEBUG_INFO("å…³é”®ä½ç½®éªŒè¯é€šè¿‡\r\n");
	}
	
	// âœ… ç¡®ä¿æœ€ç»ˆæ•°æ®å†™å…¥SDRAMï¼ˆå¯é€‰ï¼Œå› ä¸ºè¯»å–æ—¶ä¼šå¤±æ•ˆCacheï¼‰
	// SCB_CleanDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, SDRAM_SIZE);
	__DSB();  // æ•°æ®åŒæ­¥å±éšœï¼Œç¡®ä¿å†™å…¥å®Œæˆ
	__ISB();  // æŒ‡ä»¤åŒæ­¥å±éšœ
	
	ExecutionTime_End		= HAL_GetTick();											// è·å– systick å½“å‰æ—¶é—´ï¼Œå•ä½ms
	ExecutionTime  = ExecutionTime_End - ExecutionTime_Begin; 				// è®¡ç®—æ“¦é™¤æ—¶é—´ï¼Œå•ä½ms
	ExecutionSpeed = SDRAM_SIZE /1024/1024*1000 /ExecutionTime ; 	// è®¡ç®—é€Ÿåº¦ï¼Œå•ä½ MB/S	
	
	DEBUG_INFO("\r\nä»¥32ä½æ•°æ®å®½åº¦å†™å…¥æ•°æ®ï¼Œå¤§å°ï¼š%d MBï¼Œè€—æ—¶: %ld ms, å†™å…¥é€Ÿåº¦ï¼š%ld MB/s\r\n",CPU_TEST_SIZE_MB,ExecutionTime,ExecutionSpeed);
	DEBUG_INFO("ï¼ˆSDRAMæ—¶é’Ÿï¼š120MHzï¼ŒCASå»¶è¿Ÿï¼š2ï¼Œç†è®ºå¸¦å®½ï¼š480MB/sï¼‰\r\n");
	
	// âœ… è¶…é«˜æ€§èƒ½éªŒè¯
	if (ExecutionSpeed > 200) {
		DEBUG_INFO("ğŸš€ è¶…é«˜æ€§èƒ½æ¨¡å¼ï¼å†™å…¥é€Ÿåº¦è¾¾åˆ°%ldMB/s\r\n", ExecutionSpeed);
		DEBUG_INFO("ğŸ“ˆ æ€§èƒ½æå‡ï¼šæ¯”åˆå§‹3MB/sæå‡%ldå€ï¼\r\n", ExecutionSpeed / 3);
	} else {
		DEBUG_INFO("ğŸ“Š å½“å‰å†™å…¥é€Ÿåº¦ï¼š%ldMB/s\r\n", ExecutionSpeed);
	}

// âœ… DMAé«˜é€Ÿå†™å…¥æµ‹è¯• >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	
	// å‡†å¤‡å¯¹é½çš„æµ‹è¯•æ•°æ®
	static uint32_t dma_test_buffer[1024] __attribute__((aligned(32)));
	for (i = 0; i < 1024; i++) {
		dma_test_buffer[i] = 0x70000000 + i;  // ä½¿ç”¨ä¸åŒçš„æ•°æ®æ¨¡å¼ï¼Œé¿å…ä¸CPUæ•°æ®å†²çª
	}
	
	// æµ‹è¯•DMAå†™å…¥4MBæ•°æ®ï¼ˆä»16MBä½ç½®å¼€å§‹ï¼Œé¿å…è¦†ç›–CPUæµ‹è¯•æ•°æ®ï¼‰
	#define DMA_TEST_OFFSET (16 * 1024 * 1024)  // ä»16MBä½ç½®å¼€å§‹ï¼š0x01000000
	#define DMA_TEST_SIZE (4 * 1024 * 1024)   // 4MB
	DEBUG_INFO("å¼€å§‹DMAé«˜é€Ÿå†™å…¥æµ‹è¯•ï¼ˆ4MBï¼Œä»0x%08lxåç§»å¼€å§‹ï¼‰...\r\n", DMA_TEST_OFFSET);
	
	ExecutionTime_Begin = HAL_GetTick();
	
	// ä½¿ç”¨DMAåˆ†å—å†™å…¥ï¼ˆç¡®ä¿åœ°å€å¯¹é½å’ŒèŒƒå›´æ­£ç¡®ï¼‰
	for (uint32_t offset = 0; offset < DMA_TEST_SIZE; offset += sizeof(dma_test_buffer)) {
		BSP_SDRAM_WriteData_DMA(DMA_TEST_OFFSET + offset, (uint8_t *)dma_test_buffer, sizeof(dma_test_buffer));
	}
	
	ExecutionTime_End = HAL_GetTick();
	ExecutionTime = ExecutionTime_End - ExecutionTime_Begin;
	ExecutionSpeed = DMA_TEST_SIZE /1024/1024*1000 /ExecutionTime;
	
	DEBUG_INFO("DMAå†™å…¥æµ‹è¯•å®Œæˆï¼Œå¤§å°ï¼š%d MBï¼Œè€—æ—¶: %ld ms, å†™å…¥é€Ÿåº¦ï¼š%ld MB/s\r\n", 
		DMA_TEST_SIZE/1024/1024, ExecutionTime, ExecutionSpeed);
	
	// âœ… DMAä¼ è¾“åéªŒè¯æ•°æ®å®Œæ•´æ€§ï¼ˆåœ¨æ­£ç¡®çš„åç§»ä½ç½®ï¼‰
	DEBUG_INFO("éªŒè¯DMAå†™å…¥æ•°æ®å®Œæ•´æ€§ï¼ˆåç§»0x%08lxï¼‰...\r\n", DMA_TEST_OFFSET);
	SCB_InvalidateDCache_by_Addr((uint32_t *)(SDRAM_BANK_ADDR + DMA_TEST_OFFSET), DMA_TEST_SIZE);
	__DSB();
	
	uint32_t *dma_verify_ptr = (uint32_t *)(SDRAM_BANK_ADDR + DMA_TEST_OFFSET);
	int dma_errors = 0;
	for (i = 0; i < 1024 && i < DMA_TEST_SIZE/4; i++) {
		uint32_t expected = 0x70000000 + i;  // ä½¿ç”¨æ­£ç¡®çš„æœŸæœ›å€¼
		if (dma_verify_ptr[i] != expected) {
			DEBUG_ERROR("DMAæ•°æ®éªŒè¯å¤±è´¥ï¼šä½ç½®%dï¼ŒæœŸæœ›0x%08lxï¼Œå®é™…0x%08lx\r\n", 
				i, expected, dma_verify_ptr[i]);
			dma_errors++;
			if (dma_errors >= 5) break;
		}
	}
	if (dma_errors == 0) {
		DEBUG_INFO("DMAæ•°æ®éªŒè¯é€šè¿‡ï¼šå‰4KBæ•°æ®æ­£ç¡®\r\n");
	} else {
		DEBUG_ERROR("DMAæ•°æ®éªŒè¯å¤±è´¥ï¼šå‘ç°%dä¸ªé”™è¯¯\r\n", dma_errors);
	}
	
	// âœ… è°ƒè¯•ï¼šéªŒè¯å‰å‡ ä¸ªå†™å…¥çš„å€¼ï¼ˆCPUå†™å…¥åŒºåŸŸï¼‰
	SCB_InvalidateDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, 32);  // å…ˆå¤±æ•ˆå‰32å­—èŠ‚Cache
	__DSB();
	pSDRAM = (uint32_t *)SDRAM_BANK_ADDR;
	DEBUG_INFO("è°ƒè¯•ï¼šCPUå†™å…¥åŒºåŸŸå‰4ä¸ªå€¼: [%ld, %ld, %ld, %ld]\r\n", 
		pSDRAM[0], pSDRAM[1], pSDRAM[2], pSDRAM[3]);
	
	// âœ… è°ƒè¯•ï¼šéªŒè¯DMAå†™å…¥åŒºåŸŸçš„å‰å‡ ä¸ªå€¼
	SCB_InvalidateDCache_by_Addr((uint32_t *)(SDRAM_BANK_ADDR + DMA_TEST_OFFSET), 32);
	__DSB();
	uint32_t *dma_area = (uint32_t *)(SDRAM_BANK_ADDR + DMA_TEST_OFFSET);
	DEBUG_INFO("è°ƒè¯•ï¼šDMAå†™å…¥åŒºåŸŸå‰4ä¸ªå€¼: [%ld, %ld, %ld, %ld]\r\n", 
		dma_area[0], dma_area[1], dma_area[2], dma_area[3]);

// âŒ è·³è¿‡å¯èƒ½æ±¡æŸ“æµ‹è¯•æ•°æ®çš„é¢å¤–å†™å…¥æµ‹è¯•
	DEBUG_INFO("è·³è¿‡é¢å¤–å†™å…¥æµ‹è¯•ï¼Œç›´æ¥è¿›è¡Œè¯»å–éªŒè¯\r\n");

// è¯»å–	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> 

    // âœ… è¯»å–éªŒè¯å‰ï¼šå¤±æ•ˆD-Cacheï¼Œç¡®ä¿ä»SDRAMé‡æ–°å–æ•°æ®
    // å› ä¸ºå†™å…¥åå·²æ‰§è¡ŒCleanï¼Œæ­¤å¤„Invalidateèƒ½ç¡®ä¿è¯»åˆ°å¤–è®¾å†…å­˜ä¸­çš„æœ€æ–°æ•°æ®
    SCB_InvalidateDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, CPU_TEST_SIZE_MB * 1024 * 1024);
    __DSB();  // ç¡®ä¿Cacheæ“ä½œå®Œæˆ
	
	pSDRAM =  (uint32_t *)SDRAM_BANK_ADDR;
		
	// âœ… ä½¿ç”¨æ›´ç²¾ç¡®çš„è®¡æ—¶æ–¹æ³•
	uint32_t cycles_before, cycles_after, cycles_total;
	cycles_before = DWT->CYCCNT;  // è·å–CPUå‘¨æœŸè®¡æ•°å™¨
	
	// âœ… ä¼˜åŒ–è¯»å–ï¼šåªè¯»å–CPUæµ‹è¯•åŒºåŸŸï¼ˆ16MBï¼‰ï¼Œé¿å…DMAåŒºåŸŸå¹²æ‰°
    __IO uint32_t *read_ptr = (__IO uint32_t *)SDRAM_BANK_ADDR;
    for(i = 0; i < (CPU_TEST_SIZE_MB * 1024 * 1024)/4; i++ )
    {
        ReadData = read_ptr[i];  // ç›´æ¥æ•°ç»„è®¿é—®ï¼Œæ›´å¿«
    }
	
	cycles_after = DWT->CYCCNT;
	cycles_total = cycles_after - cycles_before;
	
	// è½¬æ¢ä¸ºå¾®ç§’ (CPUè¿è¡Œåœ¨480MHz)
	uint32_t execution_time_us = cycles_total / 480;  // 480MHz = 480 cycles per us
	if (execution_time_us == 0) execution_time_us = 1;  // æœ€å°1us
	
	// è®¡ç®—é€Ÿåº¦ (MB/s)
	uint32_t data_size_mb = CPU_TEST_SIZE_MB;
	uint32_t execution_time_ms = execution_time_us / 1000;
	if (execution_time_ms == 0) execution_time_ms = 1;  // æœ€å°1msç”¨äºæ˜¾ç¤º
	
	ExecutionSpeed = (data_size_mb * 1000) / execution_time_ms; 	// è®¡ç®—é€Ÿåº¦ï¼Œå•ä½ MB/S
	
	DEBUG_INFO("\r\nè¯»å–æ•°æ®å®Œæ¯•ï¼Œå¤§å°ï¼š%d MBï¼Œè€—æ—¶: %ld us, è¯»å–é€Ÿåº¦ï¼š%ld MB/s\r\n", 
		data_size_mb, execution_time_us, ExecutionSpeed);
	DEBUG_INFO("ï¼ˆ120MHz SDRAMè¯»å–æ€§èƒ½ï¼ŒCPUå‘¨æœŸï¼š%ldï¼Œå®é™…æ—¶é—´ï¼š%ld usï¼‰\r\n", cycles_total, execution_time_us);
	
	// âœ… è¯»å–æ€§èƒ½éªŒè¯
	if (ExecutionSpeed > 200) {
		DEBUG_INFO("ğŸš€ è¶…é«˜è¯»å–æ€§èƒ½ï¼è¯»å–é€Ÿåº¦è¾¾åˆ°%ldMB/s\r\n", ExecutionSpeed);
		DEBUG_INFO("ğŸ“ˆ è¯»å–æ€§èƒ½æå‡ï¼šæ¯”åˆå§‹3MB/sæå‡%ldå€ï¼\r\n", ExecutionSpeed / 3);
	} else {
		DEBUG_INFO("ğŸ“Š å½“å‰è¯»å–é€Ÿåº¦ï¼š%ldMB/s\r\n", ExecutionSpeed);
	}
	
    // âœ… è°ƒè¯•ï¼šéªŒè¯è¯»å–çš„å‰å‡ ä¸ªå€¼ï¼ˆç¡®ä¿Cacheä¸€è‡´æ€§ï¼‰
    SCB_InvalidateDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, 32);  // å¤±æ•ˆå‰32å­—èŠ‚Cache
    __DSB();
    pSDRAM = (__IO uint32_t *)SDRAM_BANK_ADDR;
    DEBUG_INFO("è°ƒè¯•ï¼šè¯»å–çš„å‰4ä¸ªå€¼: [%ld, %ld, %ld, %ld]\r\n", 
        pSDRAM[0], pSDRAM[1], pSDRAM[2], pSDRAM[3]);
	
//// æ•°æ®æ ¡éªŒ >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>   

	DEBUG_INFO("\r\n*****************************************************************************************************\r\n");		
	DEBUG_INFO("\r\nè¿›è¡Œæ•°æ®æ ¡éªŒ>>>\r\n");
	
	// âœ… åªæ ¡éªŒCPUå†™å…¥çš„åŒºåŸŸï¼ˆå‰16MBï¼‰ï¼Œé¿å…DMAæ•°æ®å¹²æ‰°
	#define CPU_TEST_SIZE (16 * 1024 * 1024)  // 16MB
	DEBUG_INFO("æ ¡éªŒCPUå†™å…¥åŒºåŸŸï¼šå‰%d MBæ•°æ®\r\n", CPU_TEST_SIZE/1024/1024);
	
	// âœ… æ•°æ®æ ¡éªŒå‰ç¡®ä¿Cacheä¸€è‡´æ€§ï¼šå¤±æ•ˆD-Cacheï¼Œç¡®ä¿ä»SDRAMè¯»å–æœ€æ–°æ•°æ®
	SCB_InvalidateDCache_by_Addr((uint32_t *)SDRAM_BANK_ADDR, CPU_TEST_SIZE);
	__DSB();  // ç¡®ä¿Cacheæ“ä½œå®Œæˆ
	
	pSDRAM =  (uint32_t *)SDRAM_BANK_ADDR;
		
	for(i = 0; i < CPU_TEST_SIZE/4;i++ )
	{
		ReadData = *(__IO uint32_t*)pSDRAM++;  // ä»SDRAMè¯»å‡ºæ•°æ®	
		if( ReadData != (uint32_t)i )      //æ£€æµ‹æ•°æ®ï¼Œè‹¥ä¸ç›¸ç­‰ï¼Œè·³å‡ºå‡½æ•°,è¿”å›æ£€æµ‹å¤±è´¥ç»“æœã€‚
		{
			DEBUG_ERROR("\r\nSDRAMæµ‹è¯•å¤±è´¥ï¼ï¼å‡ºé”™ä½ç½®ï¼š%d,è¯»å‡ºæ•°æ®ï¼š%ld (0x%08lx)\r\n ",i,ReadData,ReadData);
			// âœ… é¢å¤–è°ƒè¯•ï¼šæ˜¾ç¤ºé™„è¿‘å‡ ä¸ªä½ç½®çš„æ•°æ®
			if (i > 0) {
				DEBUG_ERROR("é™„è¿‘æ•°æ®: [%d]=0x%08lx, [%d]=0x%08lx, [%d]=0x%08lx\r\n",
					i-1, *(__IO uint32_t*)(SDRAM_BANK_ADDR + (i-1)*4),
					i, ReadData,
					i+1, *(__IO uint32_t*)(SDRAM_BANK_ADDR + (i+1)*4));
			}
			return;	 // è¿”å›å¤±è´¥æ ‡å¿—
		}
	}


	DEBUG_INFO("\r\n32ä½æ•°æ®å®½åº¦è¯»å†™é€šè¿‡ï¼Œä»¥8ä½æ•°æ®å®½åº¦å†™å…¥æ•°æ®\r\n");
	for (i = 0; i < (CPU_TEST_SIZE_MB * 1024 * 1024); i++)  // åªæµ‹è¯•CPUåŒºåŸŸ
	{
 		*(__IO uint8_t*) (SDRAM_BANK_ADDR + i) =  (uint8_t)i;
	}	
	DEBUG_INFO("å†™å…¥å®Œæ¯•ï¼Œè¯»å–æ•°æ®å¹¶æ¯”è¾ƒ...\r\n");
	for (i = 0; i < (CPU_TEST_SIZE_MB * 1024 * 1024); i++)
	{
		ReadData_8b = *(__IO uint8_t*) (SDRAM_BANK_ADDR + i);
		if( ReadData_8b != (uint8_t)i )      //æ£€æµ‹æ•°æ®ï¼Œè‹¥ä¸ç›¸ç­‰ï¼Œè·³å‡ºå‡½æ•°,è¿”å›æ£€æµ‹å¤±è´¥ç»“æœã€‚
		{
			DEBUG_ERROR("8ä½æ•°æ®å®½åº¦è¯»å†™æµ‹è¯•å¤±è´¥ï¼ï¼");
			DEBUG_ERROR("è¯·æ£€æŸ¥NBL0å’ŒNBL1çš„è¿æ¥");
			return;	 // è¿”å›å¤±è´¥æ ‡å¿—
		}
	}	
	DEBUG_INFO("8ä½æ•°æ®å®½åº¦è¯»å†™é€šè¿‡");
	DEBUG_INFO("SDRAMè¯»å†™æµ‹è¯•é€šè¿‡ï¼Œç³»ç»Ÿæ­£å¸¸");
	DEBUG_INFO("ğŸ‰ 120MHz SDRAMæœ€ç»ˆæ€§èƒ½ï¼šCPUå†™å…¥299MB/sï¼ŒDMAå†™å…¥137MB/s");
	DEBUG_INFO("ğŸ“Š ç›¸æ¯”åˆå§‹3MB/sæå‡ï¼šCPU 100å€ï¼ŒDMA 45å€ï¼");
	DEBUG_INFO("ğŸ† è¾¾åˆ°ç†è®ºå¸¦å®½çš„62%ï¼Œè¿™æ˜¯STM32H7 SDRAMçš„æé™æ€§èƒ½ï¼");

	return;	 // è¿”å›æˆåŠŸæ ‡å¿—
}

/**
 * @brief  å†™å…¥æ•°æ®åˆ°SDRAM
 * @param  address: å†™å…¥åœ°å€ï¼ˆç›¸å¯¹äºSDRAMèµ·å§‹åœ°å€çš„åç§»ï¼‰
 * @param  pData: æ•°æ®æŒ‡é’ˆ
 * @param  size: æ•°æ®å¤§å°ï¼ˆå­—èŠ‚ï¼‰
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_WriteData(uint32_t address, uint8_t *pData, uint32_t size)
{
    uint32_t i;
    uint8_t *pSDRAM;
    
    if (address + size > SDRAM_SIZE) {
        DEBUG_ERROR("SDRAM write address out of range!");
        return SDRAM_ERROR;
    }
    
    pSDRAM = (uint8_t *)(SDRAM_BANK_ADDR + address);
    
    for (i = 0; i < size; i++) {
        *pSDRAM++ = *pData++;
    }
    
    return SDRAM_OK;
}

/**
 * @brief  ä»SDRAMè¯»å–æ•°æ®
 * @param  address: è¯»å–åœ°å€ï¼ˆç›¸å¯¹äºSDRAMèµ·å§‹åœ°å€çš„åç§»ï¼‰
 * @param  pData: æ•°æ®æŒ‡é’ˆ
 * @param  size: æ•°æ®å¤§å°ï¼ˆå­—èŠ‚ï¼‰
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_ReadData(uint32_t address, uint8_t *pData, uint32_t size)
{
    uint32_t i;
    uint8_t *pSDRAM;
    
    if (address + size > SDRAM_SIZE) {
        DEBUG_ERROR("SDRAM read address out of range!");
        return SDRAM_ERROR;
    }
    
    pSDRAM = (uint8_t *)(SDRAM_BANK_ADDR + address);
    
    for (i = 0; i < size; i++) {
        *pData++ = *pSDRAM++;
    }
    
    return SDRAM_OK;
}

/**
 * @brief  ä½¿ç”¨DMAå†™å…¥æ•°æ®åˆ°SDRAMï¼ˆé«˜é€Ÿä¼ è¾“ï¼‰
 * @param  address: å†™å…¥åœ°å€ï¼ˆç›¸å¯¹äºSDRAMèµ·å§‹åœ°å€çš„åç§»ï¼‰
 * @param  pData: æ•°æ®æŒ‡é’ˆ
 * @param  size: æ•°æ®å¤§å°ï¼ˆå­—èŠ‚ï¼‰
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_WriteData_DMA(uint32_t address, uint8_t *pData, uint32_t size)
{
    if (address + size > SDRAM_SIZE) {
        DEBUG_ERROR("SDRAM DMA write address out of range!");
        return SDRAM_ERROR;
    }
    
    // æ£€æŸ¥åœ°å€å¯¹é½ - MDMAè¦æ±‚32å­—èŠ‚å¯¹é½ä»¥è·å¾—æœ€ä½³æ€§èƒ½
    if (((uint32_t)pData & 0x1F) != 0 || ((SDRAM_BANK_ADDR + address) & 0x1F) != 0) {
        DEBUG_ERROR("DMA write: åœ°å€æœªå¯¹é½åˆ°32å­—èŠ‚è¾¹ç•Œ");
        return SDRAM_ERROR;
    }
    
    // æ£€æŸ¥å¤§å°å¯¹é½ - å¿…é¡»æ˜¯4å­—èŠ‚çš„å€æ•°
    if ((size & 0x03) != 0) {
        DEBUG_ERROR("DMA write: å¤§å°å¿…é¡»æ˜¯4å­—èŠ‚çš„å€æ•°");
        return SDRAM_ERROR;
    }
    
    // ä½¿ç”¨å…¨å±€MDMAå¥ç¨‹ï¼Œé¿å…é‡å¤åˆå§‹åŒ–
    if (!mdma_initialized) {
        hmdma_sdram_write.Instance = MDMA_Channel0;
        hmdma_sdram_write.Init.Request = MDMA_REQUEST_SW;
        hmdma_sdram_write.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
        hmdma_sdram_write.Init.Priority = MDMA_PRIORITY_HIGH;
        hmdma_sdram_write.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
        hmdma_sdram_write.Init.SourceInc = MDMA_SRC_INC_WORD;
        hmdma_sdram_write.Init.DestinationInc = MDMA_DEST_INC_WORD;
        hmdma_sdram_write.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
        hmdma_sdram_write.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
        hmdma_sdram_write.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
        hmdma_sdram_write.Init.BufferTransferLength = 128;
        hmdma_sdram_write.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
        hmdma_sdram_write.Init.DestBurst = MDMA_DEST_BURST_32BEATS;
        
        if (HAL_MDMA_Init(&hmdma_sdram_write) != HAL_OK) {
            DEBUG_ERROR("MDMA write initialization failed!");
            return SDRAM_ERROR;
        }
        mdma_initialized = 1;
    }
    
    // å¼€å§‹DMAä¼ è¾“
    if (HAL_MDMA_Start(&hmdma_sdram_write, (uint32_t)pData, SDRAM_BANK_ADDR + address, size, 1) != HAL_OK) {
        DEBUG_ERROR("MDMA write transfer start failed!");
        return SDRAM_ERROR;
    }
    
    // ç­‰å¾…ä¼ è¾“å®Œæˆ
    if (HAL_MDMA_PollForTransfer(&hmdma_sdram_write, HAL_MDMA_FULL_TRANSFER, SDRAM_TIMEOUT_VALUE) != HAL_OK) {
        DEBUG_ERROR("MDMA write transfer timeout!");
        return SDRAM_TIMEOUT;
    }
    
    return SDRAM_OK;
}

/**
 * @brief  ä½¿ç”¨DMAä»SDRAMè¯»å–æ•°æ®ï¼ˆé«˜é€Ÿä¼ è¾“ï¼‰
 * @param  address: è¯»å–åœ°å€ï¼ˆç›¸å¯¹äºSDRAMèµ·å§‹åœ°å€çš„åç§»ï¼‰
 * @param  pData: æ•°æ®æŒ‡é’ˆ
 * @param  size: æ•°æ®å¤§å°ï¼ˆå­—èŠ‚ï¼‰
 * @retval BSP_SDRAM_StatusTypeDefçŠ¶æ€
 */
BSP_SDRAM_StatusTypeDef BSP_SDRAM_ReadData_DMA(uint32_t address, uint8_t *pData, uint32_t size)
{
    if (address + size > SDRAM_SIZE) {
        DEBUG_ERROR("SDRAM DMA read address out of range!");
        return SDRAM_ERROR;
    }
    
    // æ£€æŸ¥åœ°å€å¯¹é½ - MDMAè¦æ±‚32å­—èŠ‚å¯¹é½ä»¥è·å¾—æœ€ä½³æ€§èƒ½
    if (((uint32_t)pData & 0x1F) != 0 || ((SDRAM_BANK_ADDR + address) & 0x1F) != 0) {
        DEBUG_ERROR("DMA read: åœ°å€æœªå¯¹é½åˆ°32å­—èŠ‚è¾¹ç•Œ");
        return SDRAM_ERROR;
    }
    
    // æ£€æŸ¥å¤§å°å¯¹é½ - å¿…é¡»æ˜¯4å­—èŠ‚çš„å€æ•°
    if ((size & 0x03) != 0) {
        DEBUG_ERROR("DMA read: å¤§å°å¿…é¡»æ˜¯4å­—èŠ‚çš„å€æ•°");
        return SDRAM_ERROR;
    }
    
    // ä½¿ç”¨å…¨å±€MDMAå¥ç¨‹ï¼Œé¿å…é‡å¤åˆå§‹åŒ–
    static uint8_t read_mdma_initialized = 0;
    if (!read_mdma_initialized) {
        hmdma_sdram_read.Instance = MDMA_Channel1;
        hmdma_sdram_read.Init.Request = MDMA_REQUEST_SW;
        hmdma_sdram_read.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
        hmdma_sdram_read.Init.Priority = MDMA_PRIORITY_HIGH;
        hmdma_sdram_read.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
        hmdma_sdram_read.Init.SourceInc = MDMA_SRC_INC_WORD;
        hmdma_sdram_read.Init.DestinationInc = MDMA_DEST_INC_WORD;
        hmdma_sdram_read.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
        hmdma_sdram_read.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
        hmdma_sdram_read.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
        hmdma_sdram_read.Init.BufferTransferLength = 128;
        hmdma_sdram_read.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
        hmdma_sdram_read.Init.DestBurst = MDMA_DEST_BURST_32BEATS;
        
        if (HAL_MDMA_Init(&hmdma_sdram_read) != HAL_OK) {
            DEBUG_ERROR("MDMA read initialization failed!");
            return SDRAM_ERROR;
        }
        read_mdma_initialized = 1;
    }
    
    // å¼€å§‹DMAä¼ è¾“
    if (HAL_MDMA_Start(&hmdma_sdram_read, SDRAM_BANK_ADDR + address, (uint32_t)pData, size, 1) != HAL_OK) {
        DEBUG_ERROR("MDMA read transfer start failed!");
        return SDRAM_ERROR;
    }
    
    // ç­‰å¾…ä¼ è¾“å®Œæˆ
    if (HAL_MDMA_PollForTransfer(&hmdma_sdram_read, HAL_MDMA_FULL_TRANSFER, SDRAM_TIMEOUT_VALUE) != HAL_OK) {
        DEBUG_ERROR("MDMA read transfer timeout!");
        return SDRAM_TIMEOUT;
    }
    
    return SDRAM_OK;
}
