{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:09 2014 " "Info: Processing started: Fri Jan 03 22:03:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_TEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TEST.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TEST.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UART_TEST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TEST-behave " "Info: Found design unit 1: UART_TEST-behave" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_TEST " "Info: Found entity 1: UART_TEST" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST " "Info: Elaborating entity \"TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "finish1 " "Warning: Pin \"finish1\" is missing source" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TEST UART_TEST:inst " "Info: Elaborating entity \"UART_TEST\" for hierarchy \"UART_TEST:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 104 216 384 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s UART_TEST.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at UART_TEST.vhd(29): object \"s\" assigned a value but never read" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART_TEST:inst\|tx " "Warning: Found clock multiplexer UART_TEST:inst\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART_TEST:inst1\|tx " "Warning: Found clock multiplexer UART_TEST:inst1\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[8\] UART_TEST:inst\|dat\[8\]~_emulated UART_TEST:inst\|dat\[8\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[8\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[8\]~_emulated\" and latch \"UART_TEST:inst\|dat\[8\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[8\] UART_TEST:inst1\|dat\[8\]~_emulated UART_TEST:inst1\|dat\[8\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[8\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[8\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[8\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[7\] UART_TEST:inst\|dat\[7\]~_emulated UART_TEST:inst\|dat\[7\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[7\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[7\]~_emulated\" and latch \"UART_TEST:inst\|dat\[7\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[7\] UART_TEST:inst1\|dat\[7\]~_emulated UART_TEST:inst1\|dat\[7\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[7\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[7\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[7\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[6\] UART_TEST:inst\|dat\[6\]~_emulated UART_TEST:inst\|dat\[6\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[6\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[6\]~_emulated\" and latch \"UART_TEST:inst\|dat\[6\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[6\] UART_TEST:inst1\|dat\[6\]~_emulated UART_TEST:inst1\|dat\[6\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[6\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[6\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[6\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[5\] UART_TEST:inst\|dat\[5\]~_emulated UART_TEST:inst\|dat\[5\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[5\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[5\]~_emulated\" and latch \"UART_TEST:inst\|dat\[5\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[5\] UART_TEST:inst1\|dat\[5\]~_emulated UART_TEST:inst1\|dat\[5\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[5\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[5\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[5\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[4\] UART_TEST:inst\|dat\[4\]~_emulated UART_TEST:inst\|dat\[4\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[4\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[4\]~_emulated\" and latch \"UART_TEST:inst\|dat\[4\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[4\] UART_TEST:inst1\|dat\[4\]~_emulated UART_TEST:inst1\|dat\[4\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[4\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[4\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[4\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[3\] UART_TEST:inst\|dat\[3\]~_emulated UART_TEST:inst\|dat\[3\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[3\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[3\]~_emulated\" and latch \"UART_TEST:inst\|dat\[3\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[3\] UART_TEST:inst1\|dat\[3\]~_emulated UART_TEST:inst1\|dat\[3\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[3\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[3\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[3\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[2\] UART_TEST:inst\|dat\[2\]~_emulated UART_TEST:inst\|dat\[2\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[2\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[2\]~_emulated\" and latch \"UART_TEST:inst\|dat\[2\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[2\] UART_TEST:inst1\|dat\[2\]~_emulated UART_TEST:inst1\|dat\[2\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[2\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[2\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[2\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst\|dat\[1\] UART_TEST:inst\|dat\[1\]~_emulated UART_TEST:inst\|dat\[1\]~latch " "Warning (13310): Register \"UART_TEST:inst\|dat\[1\]\" is converted into an equivalent circuit using register \"UART_TEST:inst\|dat\[1\]~_emulated\" and latch \"UART_TEST:inst\|dat\[1\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "UART_TEST:inst1\|dat\[1\] UART_TEST:inst1\|dat\[1\]~_emulated UART_TEST:inst1\|dat\[1\]~latch " "Warning (13310): Register \"UART_TEST:inst1\|dat\[1\]\" is converted into an equivalent circuit using register \"UART_TEST:inst1\|dat\[1\]~_emulated\" and latch \"UART_TEST:inst1\|dat\[1\]~latch\"" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "finish1 GND " "Warning (13410): Pin \"finish1\" is stuck at GND" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_TEST:inst1\|mode.waiting " "Info: Register \"UART_TEST:inst1\|mode.waiting\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_TEST:inst\|mode.waiting " "Info: Register \"UART_TEST:inst\|mode.waiting\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Info: Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Info: Implemented 151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:13 2014 " "Info: Processing ended: Fri Jan 03 22:03:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:14 2014 " "Info: Processing started: Fri Jan 03 22:03:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_TEST -c UART_TEST " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_TEST EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"UART_TEST\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "re1 " "Info: Pin re1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { re1 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 344 240 416 360 "re1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { re1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish1 " "Info: Pin finish1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { finish1 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "re2 " "Info: Pin re2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { re2 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 104 744 920 120 "re2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { re2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish2 " "Info: Pin finish2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { finish2 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 184 744 920 200 "finish2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[7\] " "Info: Pin dat_out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[7] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[6\] " "Info: Pin dat_out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[6] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[5\] " "Info: Pin dat_out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[5] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[4\] " "Info: Pin dat_out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[4] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[3\] " "Info: Pin dat_out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[3] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[2\] " "Info: Pin dat_out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[2] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[1\] " "Info: Pin dat_out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[1] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out1\[0\] " "Info: Pin dat_out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out1[0] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 360 240 416 376 "dat_out1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[7\] " "Info: Pin dat_out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[7] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[6\] " "Info: Pin dat_out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[6] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[5\] " "Info: Pin dat_out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[5] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[4\] " "Info: Pin dat_out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[4] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[3\] " "Info: Pin dat_out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[3] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[2\] " "Info: Pin dat_out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[2] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[1\] " "Info: Pin dat_out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[1] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out2\[0\] " "Info: Pin dat_out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_out2[0] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 152 744 920 168 "dat_out2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 200 -96 72 216 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we2 " "Info: Pin we2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { we2 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 288 -96 72 304 "we2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { we2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we1 " "Info: Pin we1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { we1 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 216 -96 72 232 "we1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { we1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[7\] " "Info: Pin dat_in1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[7] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[7\] " "Info: Pin dat_in2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[7] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[6\] " "Info: Pin dat_in1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[6] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[6\] " "Info: Pin dat_in2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[6] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[5\] " "Info: Pin dat_in1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[5] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[5\] " "Info: Pin dat_in2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[5] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[4\] " "Info: Pin dat_in1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[4] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[4\] " "Info: Pin dat_in2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[4] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[3\] " "Info: Pin dat_in1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[3] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[3\] " "Info: Pin dat_in2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[3] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[2\] " "Info: Pin dat_in1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[2] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[2\] " "Info: Pin dat_in2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[2] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[1\] " "Info: Pin dat_in1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[1] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[1\] " "Info: Pin dat_in2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[1] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in1\[0\] " "Info: Pin dat_in1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in1[0] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 232 -96 72 248 "dat_in1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_in2\[0\] " "Info: Pin dat_in2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dat_in2[0] } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 312 -96 72 328 "dat_in2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_in2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[8\]~latch\|combout " "Warning: Node \"inst1\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[8\]~latch\|combout " "Warning: Node \"inst\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[7\]~latch\|combout " "Warning: Node \"inst1\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[7\]~latch\|combout " "Warning: Node \"inst\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[6\]~latch\|combout " "Warning: Node \"inst1\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[6\]~latch\|combout " "Warning: Node \"inst\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[5\]~latch\|combout " "Warning: Node \"inst1\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[5\]~latch\|combout " "Warning: Node \"inst\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[4\]~latch\|combout " "Warning: Node \"inst1\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[4\]~latch\|combout " "Warning: Node \"inst\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[3\]~latch\|combout " "Warning: Node \"inst1\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[3\]~latch\|combout " "Warning: Node \"inst\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[2\]~latch\|combout " "Warning: Node \"inst1\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[2\]~latch\|combout " "Warning: Node \"inst\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[1\]~latch\|combout " "Warning: Node \"inst1\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[1\]~latch\|combout " "Warning: Node \"inst\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TEST.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'UART_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|mode.send " "Info: Destination node UART_TEST:inst\|mode.send" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.send } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|mode.receive " "Info: Destination node UART_TEST:inst\|mode.receive" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|mode.send " "Info: Destination node UART_TEST:inst1\|mode.send" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|mode.send } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|mode.receive " "Info: Destination node UART_TEST:inst1\|mode.receive" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|mode.receive } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 200 -96 72 216 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst1\|clk_out  " "Info: Automatically promoted node UART_TEST:inst1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|clk_out~0 " "Info: Destination node UART_TEST:inst1\|clk_out~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|clk_out~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|tx " "Info: Destination node UART_TEST:inst1\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|clk_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst\|clk_out  " "Info: Automatically promoted node UART_TEST:inst\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|tx " "Info: Destination node UART_TEST:inst\|tx" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|tx } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|clk_out~0 " "Info: Destination node UART_TEST:inst\|clk_out~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|clk_out~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|clk_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst1\|tx  " "Info: Automatically promoted node UART_TEST:inst1\|tx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|t " "Info: Destination node UART_TEST:inst\|t" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|t } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat_o\[0\] " "Info: Destination node UART_TEST:inst\|dat_o\[0\]" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat_o[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector8~0 " "Info: Destination node UART_TEST:inst\|Selector8~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector8~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector7~1 " "Info: Destination node UART_TEST:inst\|Selector7~1" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector7~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector2~0 " "Info: Destination node UART_TEST:inst\|Selector2~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|mode.receive~5 " "Info: Destination node UART_TEST:inst\|mode.receive~5" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector10~2 " "Info: Destination node UART_TEST:inst\|Selector10~2" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector10~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector5~1 " "Info: Destination node UART_TEST:inst\|Selector5~1" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector5~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst\|tx  " "Info: Automatically promoted node UART_TEST:inst\|tx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat_o\[0\] " "Info: Destination node UART_TEST:inst1\|dat_o\[0\]" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat_o[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector8~0 " "Info: Destination node UART_TEST:inst1\|Selector8~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector8~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector7~1 " "Info: Destination node UART_TEST:inst1\|Selector7~1" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector7~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector9~1 " "Info: Destination node UART_TEST:inst1\|Selector9~1" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector9~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector0~0 " "Info: Destination node UART_TEST:inst1\|Selector0~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector10~2 " "Info: Destination node UART_TEST:inst1\|Selector10~2" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector10~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|t " "Info: Destination node UART_TEST:inst1\|t" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|t } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector5~1 " "Info: Destination node UART_TEST:inst1\|Selector5~1" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector5~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|mode.receive~6 " "Info: Destination node UART_TEST:inst1\|mode.receive~6" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|mode.receive~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|tx } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst1\|start2  " "Info: Automatically promoted node UART_TEST:inst1\|start2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|Selector5~0 " "Info: Destination node UART_TEST:inst1\|Selector5~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|Selector5~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[8\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[8\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[7\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[7\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[6\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[6\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[5\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[5\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[4\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[4\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[3\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[3\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[2\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[2\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst1\|dat\[1\]~head_lut " "Info: Destination node UART_TEST:inst1\|dat\[1\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|dat[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|start2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TEST:inst\|start2  " "Info: Automatically promoted node UART_TEST:inst\|start2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[8\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[8\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|Selector5~0 " "Info: Destination node UART_TEST:inst\|Selector5~0" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 72 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|Selector5~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[7\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[7\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[6\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[6\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[5\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[5\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[4\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[4\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[3\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[3\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[2\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[2\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TEST:inst\|dat\[1\]~head_lut " "Info: Destination node UART_TEST:inst\|dat\[1\]~head_lut" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|dat[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|start2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 18 20 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 18 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 8 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.597 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.597" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.597 (VIOLATED) " "Info: Path #1: Setup slack is -2.597 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UART_TEST:inst1\|mode.send " "Info: From Node    : UART_TEST:inst1\|mode.send" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UART_TEST:inst\|mode.receive " "Info: To Node      : UART_TEST:inst\|mode.receive" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Info: Launch Clock : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Info: Latch Clock  : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      3.096  R        clock network delay " "Info:      3.096      3.096  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.261     uTco  UART_TEST:inst1\|mode.send " "Info:      3.357      0.261     uTco  UART_TEST:inst1\|mode.send" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|mode.send } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.000 RR  CELL  inst1\|mode.send\|q " "Info:      3.357      0.000 RR  CELL  inst1\|mode.send\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|mode.send } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.613 RR    IC  inst1\|tx~2\|dataa " "Info:      3.970      0.613 RR    IC  inst1\|tx~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx~2 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.471 RR  CELL  inst1\|tx~2\|combout " "Info:      4.441      0.471 RR  CELL  inst1\|tx~2\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx~2 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365     -0.076 RR    IC  inst1\|tx\|dataa " "Info:      4.365     -0.076 RR    IC  inst1\|tx\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.836      0.471 RR  CELL  inst1\|tx\|combout " "Info:      4.836      0.471 RR  CELL  inst1\|tx\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst1|tx } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.055      0.219 RR    IC  inst\|mode.receive~5\|dataa " "Info:      5.055      0.219 RR    IC  inst\|mode.receive~5\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive~5 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.471 RR  CELL  inst\|mode.receive~5\|combout " "Info:      5.526      0.471 RR  CELL  inst\|mode.receive~5\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive~5 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.405      0.879 RR    IC  inst\|mode.receive~6\|datad " "Info:      6.405      0.879 RR    IC  inst\|mode.receive~6\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive~6 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.582      0.177 RR  CELL  inst\|mode.receive~6\|combout " "Info:      6.582      0.177 RR  CELL  inst\|mode.receive~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive~6 } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.582      0.000 RR    IC  inst\|mode.receive\|d " "Info:      6.582      0.000 RR    IC  inst\|mode.receive\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.681      0.099 RR  CELL  UART_TEST:inst\|mode.receive " "Info:      6.681      0.099 RR  CELL  UART_TEST:inst\|mode.receive" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.063      3.063  R        clock network delay " "Info:      4.063      3.063  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.084      0.021     uTsu  UART_TEST:inst\|mode.receive " "Info:      4.084      0.021     uTsu  UART_TEST:inst\|mode.receive" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TEST:inst|mode.receive } "NODE_NAME" } } { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.681 " "Info: Data Arrival Time  :     6.681" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.084 " "Info: Data Required Time :     4.084" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.597 (VIOLATED) " "Info: Slack              :    -2.597 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "finish1 GND " "Info: Pin finish1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { finish1 } } } { "TEST.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/UART_TEST/TEST.bdf" { { 384 240 416 400 "finish1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.fit.smsg " "Info: Generated suppressed messages file C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:26 2014 " "Info: Processing ended: Fri Jan 03 22:03:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:27 2014 " "Info: Processing started: Fri Jan 03 22:03:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_TEST -c UART_TEST " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:33 2014 " "Info: Processing ended: Fri Jan 03 22:03:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:34 2014 " "Info: Processing started: Fri Jan 03 22:03:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_TEST -c UART_TEST " "Info: Command: quartus_sta UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[8\]~latch\|combout " "Warning: Node \"inst1\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[8\]~latch\|combout " "Warning: Node \"inst\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[7\]~latch\|combout " "Warning: Node \"inst1\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[7\]~latch\|combout " "Warning: Node \"inst\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[6\]~latch\|combout " "Warning: Node \"inst1\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[6\]~latch\|combout " "Warning: Node \"inst\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[5\]~latch\|combout " "Warning: Node \"inst1\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[5\]~latch\|combout " "Warning: Node \"inst\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[4\]~latch\|combout " "Warning: Node \"inst1\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[4\]~latch\|combout " "Warning: Node \"inst\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[3\]~latch\|combout " "Warning: Node \"inst1\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[3\]~latch\|combout " "Warning: Node \"inst\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[2\]~latch\|combout " "Warning: Node \"inst1\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[2\]~latch\|combout " "Warning: Node \"inst\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[1\]~latch\|combout " "Warning: Node \"inst1\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[1\]~latch\|combout " "Warning: Node \"inst\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TEST.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'UART_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst\|clk_out UART_TEST:inst\|clk_out " "Info: create_clock -period 1.000 -name UART_TEST:inst\|clk_out UART_TEST:inst\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst1\|clk_out UART_TEST:inst1\|clk_out " "Info: create_clock -period 1.000 -name UART_TEST:inst1\|clk_out UART_TEST:inst1\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst1\|start2 UART_TEST:inst1\|start2 " "Info: create_clock -period 1.000 -name UART_TEST:inst1\|start2 UART_TEST:inst1\|start2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst\|start2 UART_TEST:inst\|start2 " "Info: create_clock -period 1.000 -name UART_TEST:inst\|start2 UART_TEST:inst\|start2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.976 " "Info: Worst-case setup slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976       -63.230 clk  " "Info:    -2.976       -63.230 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932       -23.968 UART_TEST:inst\|clk_out  " "Info:    -1.932       -23.968 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761       -25.490 UART_TEST:inst1\|clk_out  " "Info:    -1.761       -25.490 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.022 " "Info: Worst-case hold slack is -3.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.022       -10.839 UART_TEST:inst\|clk_out  " "Info:    -3.022       -10.839 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905        -7.563 UART_TEST:inst1\|clk_out  " "Info:    -1.905        -7.563 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415       -18.971 clk  " "Info:    -1.415       -18.971 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.430 " "Info: Worst-case recovery slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430        -7.617 UART_TEST:inst1\|clk_out  " "Info:    -1.430        -7.617 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294       -15.082 clk  " "Info:    -1.294       -15.082 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644        -2.634 UART_TEST:inst\|clk_out  " "Info:    -0.644        -2.634 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.782 " "Info: Worst-case removal slack is -0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782       -10.156 UART_TEST:inst\|clk_out  " "Info:    -0.782       -10.156 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706        -9.173 UART_TEST:inst1\|clk_out  " "Info:    -0.706        -9.173 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704         0.000 clk  " "Info:     1.704         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.675 " "Info: Worst-case setup slack is -2.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675       -57.038 clk  " "Info:    -2.675       -57.038 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715       -22.579 UART_TEST:inst1\|clk_out  " "Info:    -1.715       -22.579 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705       -21.911 UART_TEST:inst\|clk_out  " "Info:    -1.705       -21.911 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.727 " "Info: Worst-case hold slack is -2.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727        -9.893 UART_TEST:inst\|clk_out  " "Info:    -2.727        -9.893 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -6.551 UART_TEST:inst1\|clk_out  " "Info:    -1.721        -6.551 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298       -16.981 clk  " "Info:    -1.298       -16.981 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.371 " "Info: Worst-case recovery slack is -1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371        -7.126 UART_TEST:inst1\|clk_out  " "Info:    -1.371        -7.126 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.147       -13.300 clk  " "Info:    -1.147       -13.300 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -2.254 UART_TEST:inst\|clk_out  " "Info:    -0.394        -2.254 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.736 " "Info: Worst-case removal slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736        -9.560 UART_TEST:inst\|clk_out  " "Info:    -0.736        -9.560 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -8.588 UART_TEST:inst1\|clk_out  " "Info:    -0.661        -8.588 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525         0.000 clk  " "Info:     1.525         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.636 " "Info: Worst-case setup slack is -0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636       -11.856 clk  " "Info:    -0.636       -11.856 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509        -3.277 UART_TEST:inst1\|clk_out  " "Info:    -0.509        -3.277 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -1.377 UART_TEST:inst\|clk_out  " "Info:    -0.343        -1.377 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.490 " "Info: Worst-case hold slack is -1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490        -5.390 UART_TEST:inst\|clk_out  " "Info:    -1.490        -5.390 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903        -3.877 UART_TEST:inst1\|clk_out  " "Info:    -0.903        -3.877 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711       -10.676 clk  " "Info:    -0.711       -10.676 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.323 " "Info: Worst-case recovery slack is -0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -1.683 UART_TEST:inst1\|clk_out  " "Info:    -0.323        -1.683 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.208 UART_TEST:inst\|clk_out  " "Info:    -0.208        -0.208 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.314 clk  " "Info:    -0.039        -0.314 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.328 " "Info: Worst-case removal slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328        -4.252 UART_TEST:inst\|clk_out  " "Info:    -0.328        -4.252 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -3.752 UART_TEST:inst1\|clk_out  " "Info:    -0.289        -3.752 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714         0.000 clk  " "Info:     0.714         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 186 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:41 2014 " "Info: Processing ended: Fri Jan 03 22:03:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 285 s " "Info: Quartus II Full Compilation was successful. 0 errors, 285 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
