[verilog]
# include_paths = [<include_path>]

[option]
linter = true
