============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:00:17 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     667            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     555                  
      Launch Clock:-       0                  
         Data Path:-     554                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[1]/Q                        -       CK->Q  R     DFFRX1LVT         4  6.5    34    53      53    (-,-) 
  g1588__6260/Y                         -       A->Y   F     NAND2X2LVT        2  5.7    29    22      75    (-,-) 
  g1550__2398/Y                         -       B->Y   R     NOR2X6LVT         8 12.3    27    18      93    (-,-) 
  sub_103_37_Y_add_102_37_g715/Y        -       A->Y   F     INVX1LVT         12 17.2    77    47     140    (-,-) 
  sub_103_37_Y_add_102_37_g711__1705/Y  -       B->Y   F     XNOR2X1LVT        2  3.4    18    33     173    (-,-) 
  sub_103_37_Y_add_102_37_g677__1617/Y  -       B->Y   R     NOR2X1LVT         2  3.9    40    26     199    (-,-) 
  sub_103_37_Y_add_102_37_g654__1881/Y  -       A0->Y  F     OAI21X2LVT        2  3.6    25    21     220    (-,-) 
  sub_103_37_Y_add_102_37_g652__7098/Y  -       A1->Y  R     AOI21X1LVT        2  4.2    46    30     249    (-,-) 
  sub_103_37_Y_add_102_37_g649__5122/Y  -       A2->Y  F     OAI31X2LVT        2  3.6    29    19     268    (-,-) 
  sub_103_37_Y_add_102_37_g646__1617/Y  -       A1->Y  R     AOI21X1LVT        2  3.7    41    28     296    (-,-) 
  sub_103_37_Y_add_102_37_g642__6783/Y  -       A1->Y  F     OAI21X1LVT        3  4.4    42    29     325    (-,-) 
  sub_103_37_Y_add_102_37_g640__8428/Y  -       A1N->Y F     OAI2BB1X1LVT      1  2.4    22    24     349    (-,-) 
  sub_103_37_Y_add_102_37_g637__5107/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     382    (-,-) 
  sub_103_37_Y_add_102_37_g636__2398/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     413    (-,-) 
  sub_103_37_Y_add_102_37_g635__5477/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     445    (-,-) 
  sub_103_37_Y_add_102_37_g634__6417/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     476    (-,-) 
  sub_103_37_Y_add_102_37_g633__7410/CO -       CI->CO F     ADDFX1LVT         1  2.2    14    31     508    (-,-) 
  sub_103_37_Y_add_102_37_g632__1666/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     533    (-,-) 
  g3235__5122/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    21    20     554    (-,-) 
  out_q_reg[15]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     554    (-,-) 
#------------------------------------------------------------------------------------------------------------------

