#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x289bcc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x289be50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x288d2d0 .functor NOT 1, L_0x28f8a60, C4<0>, C4<0>, C4<0>;
L_0x28f8840 .functor XOR 2, L_0x28f86e0, L_0x28f87a0, C4<00>, C4<00>;
L_0x28f8950 .functor XOR 2, L_0x28f8840, L_0x28f88b0, C4<00>, C4<00>;
v0x28f03a0_0 .net *"_ivl_10", 1 0, L_0x28f88b0;  1 drivers
v0x28f04a0_0 .net *"_ivl_12", 1 0, L_0x28f8950;  1 drivers
v0x28f0580_0 .net *"_ivl_2", 1 0, L_0x28f36c0;  1 drivers
v0x28f0640_0 .net *"_ivl_4", 1 0, L_0x28f86e0;  1 drivers
v0x28f0720_0 .net *"_ivl_6", 1 0, L_0x28f87a0;  1 drivers
v0x28f0850_0 .net *"_ivl_8", 1 0, L_0x28f8840;  1 drivers
v0x28f0930_0 .net "a", 0 0, v0x28eb060_0;  1 drivers
v0x28f09d0_0 .net "b", 0 0, v0x28eb100_0;  1 drivers
v0x28f0a70_0 .net "c", 0 0, v0x28eb1a0_0;  1 drivers
v0x28f0b10_0 .var "clk", 0 0;
v0x28f0bb0_0 .net "d", 0 0, v0x28eb2e0_0;  1 drivers
v0x28f0c50_0 .net "out_pos_dut", 0 0, L_0x28f8330;  1 drivers
v0x28f0cf0_0 .net "out_pos_ref", 0 0, L_0x28f2220;  1 drivers
v0x28f0d90_0 .net "out_sop_dut", 0 0, L_0x28f55a0;  1 drivers
v0x28f0e30_0 .net "out_sop_ref", 0 0, L_0x28c5810;  1 drivers
v0x28f0ed0_0 .var/2u "stats1", 223 0;
v0x28f0f70_0 .var/2u "strobe", 0 0;
v0x28f1010_0 .net "tb_match", 0 0, L_0x28f8a60;  1 drivers
v0x28f10e0_0 .net "tb_mismatch", 0 0, L_0x288d2d0;  1 drivers
v0x28f1180_0 .net "wavedrom_enable", 0 0, v0x28eb5b0_0;  1 drivers
v0x28f1250_0 .net "wavedrom_title", 511 0, v0x28eb650_0;  1 drivers
L_0x28f36c0 .concat [ 1 1 0 0], L_0x28f2220, L_0x28c5810;
L_0x28f86e0 .concat [ 1 1 0 0], L_0x28f2220, L_0x28c5810;
L_0x28f87a0 .concat [ 1 1 0 0], L_0x28f8330, L_0x28f55a0;
L_0x28f88b0 .concat [ 1 1 0 0], L_0x28f2220, L_0x28c5810;
L_0x28f8a60 .cmp/eeq 2, L_0x28f36c0, L_0x28f8950;
S_0x289bfe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x289be50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x288d6b0 .functor AND 1, v0x28eb1a0_0, v0x28eb2e0_0, C4<1>, C4<1>;
L_0x288da90 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x288de70 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x288e0f0 .functor AND 1, L_0x288da90, L_0x288de70, C4<1>, C4<1>;
L_0x28a6960 .functor AND 1, L_0x288e0f0, v0x28eb1a0_0, C4<1>, C4<1>;
L_0x28c5810 .functor OR 1, L_0x288d6b0, L_0x28a6960, C4<0>, C4<0>;
L_0x28f16a0 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f1710 .functor OR 1, L_0x28f16a0, v0x28eb2e0_0, C4<0>, C4<0>;
L_0x28f1820 .functor AND 1, v0x28eb1a0_0, L_0x28f1710, C4<1>, C4<1>;
L_0x28f18e0 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f19b0 .functor OR 1, L_0x28f18e0, v0x28eb100_0, C4<0>, C4<0>;
L_0x28f1a20 .functor AND 1, L_0x28f1820, L_0x28f19b0, C4<1>, C4<1>;
L_0x28f1ba0 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f1c10 .functor OR 1, L_0x28f1ba0, v0x28eb2e0_0, C4<0>, C4<0>;
L_0x28f1b30 .functor AND 1, v0x28eb1a0_0, L_0x28f1c10, C4<1>, C4<1>;
L_0x28f1da0 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f1ea0 .functor OR 1, L_0x28f1da0, v0x28eb2e0_0, C4<0>, C4<0>;
L_0x28f1f60 .functor AND 1, L_0x28f1b30, L_0x28f1ea0, C4<1>, C4<1>;
L_0x28f2110 .functor XNOR 1, L_0x28f1a20, L_0x28f1f60, C4<0>, C4<0>;
v0x288cc00_0 .net *"_ivl_0", 0 0, L_0x288d6b0;  1 drivers
v0x288d000_0 .net *"_ivl_12", 0 0, L_0x28f16a0;  1 drivers
v0x288d3e0_0 .net *"_ivl_14", 0 0, L_0x28f1710;  1 drivers
v0x288d7c0_0 .net *"_ivl_16", 0 0, L_0x28f1820;  1 drivers
v0x288dba0_0 .net *"_ivl_18", 0 0, L_0x28f18e0;  1 drivers
v0x288df80_0 .net *"_ivl_2", 0 0, L_0x288da90;  1 drivers
v0x288e200_0 .net *"_ivl_20", 0 0, L_0x28f19b0;  1 drivers
v0x28e95d0_0 .net *"_ivl_24", 0 0, L_0x28f1ba0;  1 drivers
v0x28e96b0_0 .net *"_ivl_26", 0 0, L_0x28f1c10;  1 drivers
v0x28e9790_0 .net *"_ivl_28", 0 0, L_0x28f1b30;  1 drivers
v0x28e9870_0 .net *"_ivl_30", 0 0, L_0x28f1da0;  1 drivers
v0x28e9950_0 .net *"_ivl_32", 0 0, L_0x28f1ea0;  1 drivers
v0x28e9a30_0 .net *"_ivl_36", 0 0, L_0x28f2110;  1 drivers
L_0x7f5543b96018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28e9af0_0 .net *"_ivl_38", 0 0, L_0x7f5543b96018;  1 drivers
v0x28e9bd0_0 .net *"_ivl_4", 0 0, L_0x288de70;  1 drivers
v0x28e9cb0_0 .net *"_ivl_6", 0 0, L_0x288e0f0;  1 drivers
v0x28e9d90_0 .net *"_ivl_8", 0 0, L_0x28a6960;  1 drivers
v0x28e9e70_0 .net "a", 0 0, v0x28eb060_0;  alias, 1 drivers
v0x28e9f30_0 .net "b", 0 0, v0x28eb100_0;  alias, 1 drivers
v0x28e9ff0_0 .net "c", 0 0, v0x28eb1a0_0;  alias, 1 drivers
v0x28ea0b0_0 .net "d", 0 0, v0x28eb2e0_0;  alias, 1 drivers
v0x28ea170_0 .net "out_pos", 0 0, L_0x28f2220;  alias, 1 drivers
v0x28ea230_0 .net "out_sop", 0 0, L_0x28c5810;  alias, 1 drivers
v0x28ea2f0_0 .net "pos0", 0 0, L_0x28f1a20;  1 drivers
v0x28ea3b0_0 .net "pos1", 0 0, L_0x28f1f60;  1 drivers
L_0x28f2220 .functor MUXZ 1, L_0x7f5543b96018, L_0x28f1a20, L_0x28f2110, C4<>;
S_0x28ea530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x289be50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28eb060_0 .var "a", 0 0;
v0x28eb100_0 .var "b", 0 0;
v0x28eb1a0_0 .var "c", 0 0;
v0x28eb240_0 .net "clk", 0 0, v0x28f0b10_0;  1 drivers
v0x28eb2e0_0 .var "d", 0 0;
v0x28eb3d0_0 .var/2u "fail", 0 0;
v0x28eb470_0 .var/2u "fail1", 0 0;
v0x28eb510_0 .net "tb_match", 0 0, L_0x28f8a60;  alias, 1 drivers
v0x28eb5b0_0 .var "wavedrom_enable", 0 0;
v0x28eb650_0 .var "wavedrom_title", 511 0;
E_0x289a630/0 .event negedge, v0x28eb240_0;
E_0x289a630/1 .event posedge, v0x28eb240_0;
E_0x289a630 .event/or E_0x289a630/0, E_0x289a630/1;
S_0x28ea860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28ea530;
 .timescale -12 -12;
v0x28eaaa0_0 .var/2s "i", 31 0;
E_0x289a4d0 .event posedge, v0x28eb240_0;
S_0x28eaba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28ea530;
 .timescale -12 -12;
v0x28eada0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28eae80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28ea530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28eb830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x289be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28f23d0 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f2570 .functor AND 1, v0x28eb060_0, L_0x28f23d0, C4<1>, C4<1>;
L_0x28f2650 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f27d0 .functor AND 1, L_0x28f2570, L_0x28f2650, C4<1>, C4<1>;
L_0x28f2910 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f2a90 .functor AND 1, L_0x28f27d0, L_0x28f2910, C4<1>, C4<1>;
L_0x28f2be0 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f2d60 .functor AND 1, L_0x28f2be0, v0x28eb100_0, C4<1>, C4<1>;
L_0x28f2e70 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f2ee0 .functor AND 1, L_0x28f2d60, L_0x28f2e70, C4<1>, C4<1>;
L_0x28f3050 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f30c0 .functor AND 1, L_0x28f2ee0, L_0x28f3050, C4<1>, C4<1>;
L_0x28f31f0 .functor OR 1, L_0x28f2a90, L_0x28f30c0, C4<0>, C4<0>;
L_0x28f3300 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f3180 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f33f0 .functor AND 1, L_0x28f3300, L_0x28f3180, C4<1>, C4<1>;
L_0x28f3590 .functor AND 1, L_0x28f33f0, v0x28eb1a0_0, C4<1>, C4<1>;
L_0x28f3650 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f3760 .functor AND 1, L_0x28f3590, L_0x28f3650, C4<1>, C4<1>;
L_0x28f3870 .functor OR 1, L_0x28f31f0, L_0x28f3760, C4<0>, C4<0>;
L_0x28f3a30 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f3aa0 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f3bd0 .functor AND 1, L_0x28f3a30, L_0x28f3aa0, C4<1>, C4<1>;
L_0x28f3ce0 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f3e20 .functor AND 1, L_0x28f3bd0, L_0x28f3ce0, C4<1>, C4<1>;
L_0x28f3f30 .functor AND 1, L_0x28f3e20, v0x28eb2e0_0, C4<1>, C4<1>;
L_0x28f40d0 .functor OR 1, L_0x28f3870, L_0x28f3f30, C4<0>, C4<0>;
L_0x28f41e0 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f4340 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f43b0 .functor AND 1, L_0x28f41e0, L_0x28f4340, C4<1>, C4<1>;
L_0x28f45c0 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f4630 .functor AND 1, L_0x28f43b0, L_0x28f45c0, C4<1>, C4<1>;
L_0x28f4850 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f48c0 .functor AND 1, L_0x28f4630, L_0x28f4850, C4<1>, C4<1>;
L_0x28f4af0 .functor OR 1, L_0x28f40d0, L_0x28f48c0, C4<0>, C4<0>;
L_0x28f4c00 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f4da0 .functor AND 1, L_0x28f4c00, v0x28eb100_0, C4<1>, C4<1>;
L_0x28f4e60 .functor AND 1, L_0x28f4da0, v0x28eb1a0_0, C4<1>, C4<1>;
L_0x28f4c70 .functor AND 1, L_0x28f4e60, v0x28eb2e0_0, C4<1>, C4<1>;
L_0x28f4d30 .functor OR 1, L_0x28f4af0, L_0x28f4c70, C4<0>, C4<0>;
L_0x28f5250 .functor AND 1, v0x28eb060_0, v0x28eb100_0, C4<1>, C4<1>;
L_0x28f52c0 .functor AND 1, L_0x28f5250, v0x28eb1a0_0, C4<1>, C4<1>;
L_0x28f54e0 .functor AND 1, L_0x28f52c0, v0x28eb2e0_0, C4<1>, C4<1>;
L_0x28f55a0 .functor OR 1, L_0x28f4d30, L_0x28f54e0, C4<0>, C4<0>;
L_0x28f5870 .functor NOT 1, v0x28eb060_0, C4<0>, C4<0>, C4<0>;
L_0x28f58e0 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f5ad0 .functor OR 1, L_0x28f5870, L_0x28f58e0, C4<0>, C4<0>;
L_0x28f5be0 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f5de0 .functor OR 1, L_0x28f5ad0, L_0x28f5be0, C4<0>, C4<0>;
L_0x28f5ef0 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f6100 .functor OR 1, L_0x28f5de0, L_0x28f5ef0, C4<0>, C4<0>;
L_0x28f6210 .functor NOT 1, v0x28eb100_0, C4<0>, C4<0>, C4<0>;
L_0x28f6430 .functor OR 1, v0x28eb060_0, L_0x28f6210, C4<0>, C4<0>;
L_0x28f64f0 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f6930 .functor OR 1, L_0x28f6430, L_0x28f64f0, C4<0>, C4<0>;
L_0x28f6a40 .functor OR 1, L_0x28f6930, v0x28eb2e0_0, C4<0>, C4<0>;
L_0x28f6ee0 .functor AND 1, L_0x28f6100, L_0x28f6a40, C4<1>, C4<1>;
L_0x28f6ff0 .functor OR 1, v0x28eb060_0, v0x28eb100_0, C4<0>, C4<0>;
L_0x28f7450 .functor NOT 1, v0x28eb1a0_0, C4<0>, C4<0>, C4<0>;
L_0x28f74c0 .functor OR 1, L_0x28f6ff0, L_0x28f7450, C4<0>, C4<0>;
L_0x28f77c0 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f7830 .functor OR 1, L_0x28f74c0, L_0x28f77c0, C4<0>, C4<0>;
L_0x28f7b40 .functor AND 1, L_0x28f6ee0, L_0x28f7830, C4<1>, C4<1>;
L_0x28f7c50 .functor OR 1, v0x28eb060_0, v0x28eb100_0, C4<0>, C4<0>;
L_0x28f7ed0 .functor OR 1, L_0x28f7c50, v0x28eb1a0_0, C4<0>, C4<0>;
L_0x28f7f90 .functor NOT 1, v0x28eb2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f8220 .functor OR 1, L_0x28f7ed0, L_0x28f7f90, C4<0>, C4<0>;
L_0x28f8330 .functor AND 1, L_0x28f7b40, L_0x28f8220, C4<1>, C4<1>;
v0x28eb9f0_0 .net *"_ivl_0", 0 0, L_0x28f23d0;  1 drivers
v0x28ebad0_0 .net *"_ivl_10", 0 0, L_0x28f2a90;  1 drivers
v0x28ebbb0_0 .net *"_ivl_100", 0 0, L_0x28f6100;  1 drivers
v0x28ebca0_0 .net *"_ivl_102", 0 0, L_0x28f6210;  1 drivers
v0x28ebd80_0 .net *"_ivl_104", 0 0, L_0x28f6430;  1 drivers
v0x28ebeb0_0 .net *"_ivl_106", 0 0, L_0x28f64f0;  1 drivers
v0x28ebf90_0 .net *"_ivl_108", 0 0, L_0x28f6930;  1 drivers
v0x28ec070_0 .net *"_ivl_110", 0 0, L_0x28f6a40;  1 drivers
v0x28ec150_0 .net *"_ivl_112", 0 0, L_0x28f6ee0;  1 drivers
v0x28ec2c0_0 .net *"_ivl_114", 0 0, L_0x28f6ff0;  1 drivers
v0x28ec3a0_0 .net *"_ivl_116", 0 0, L_0x28f7450;  1 drivers
v0x28ec480_0 .net *"_ivl_118", 0 0, L_0x28f74c0;  1 drivers
v0x28ec560_0 .net *"_ivl_12", 0 0, L_0x28f2be0;  1 drivers
v0x28ec640_0 .net *"_ivl_120", 0 0, L_0x28f77c0;  1 drivers
v0x28ec720_0 .net *"_ivl_122", 0 0, L_0x28f7830;  1 drivers
v0x28ec800_0 .net *"_ivl_124", 0 0, L_0x28f7b40;  1 drivers
v0x28ec8e0_0 .net *"_ivl_126", 0 0, L_0x28f7c50;  1 drivers
v0x28ecad0_0 .net *"_ivl_128", 0 0, L_0x28f7ed0;  1 drivers
v0x28ecbb0_0 .net *"_ivl_130", 0 0, L_0x28f7f90;  1 drivers
v0x28ecc90_0 .net *"_ivl_132", 0 0, L_0x28f8220;  1 drivers
v0x28ecd70_0 .net *"_ivl_14", 0 0, L_0x28f2d60;  1 drivers
v0x28ece50_0 .net *"_ivl_16", 0 0, L_0x28f2e70;  1 drivers
v0x28ecf30_0 .net *"_ivl_18", 0 0, L_0x28f2ee0;  1 drivers
v0x28ed010_0 .net *"_ivl_2", 0 0, L_0x28f2570;  1 drivers
v0x28ed0f0_0 .net *"_ivl_20", 0 0, L_0x28f3050;  1 drivers
v0x28ed1d0_0 .net *"_ivl_22", 0 0, L_0x28f30c0;  1 drivers
v0x28ed2b0_0 .net *"_ivl_24", 0 0, L_0x28f31f0;  1 drivers
v0x28ed390_0 .net *"_ivl_26", 0 0, L_0x28f3300;  1 drivers
v0x28ed470_0 .net *"_ivl_28", 0 0, L_0x28f3180;  1 drivers
v0x28ed550_0 .net *"_ivl_30", 0 0, L_0x28f33f0;  1 drivers
v0x28ed630_0 .net *"_ivl_32", 0 0, L_0x28f3590;  1 drivers
v0x28ed710_0 .net *"_ivl_34", 0 0, L_0x28f3650;  1 drivers
v0x28ed7f0_0 .net *"_ivl_36", 0 0, L_0x28f3760;  1 drivers
v0x28edae0_0 .net *"_ivl_38", 0 0, L_0x28f3870;  1 drivers
v0x28edbc0_0 .net *"_ivl_4", 0 0, L_0x28f2650;  1 drivers
v0x28edca0_0 .net *"_ivl_40", 0 0, L_0x28f3a30;  1 drivers
v0x28edd80_0 .net *"_ivl_42", 0 0, L_0x28f3aa0;  1 drivers
v0x28ede60_0 .net *"_ivl_44", 0 0, L_0x28f3bd0;  1 drivers
v0x28edf40_0 .net *"_ivl_46", 0 0, L_0x28f3ce0;  1 drivers
v0x28ee020_0 .net *"_ivl_48", 0 0, L_0x28f3e20;  1 drivers
v0x28ee100_0 .net *"_ivl_50", 0 0, L_0x28f3f30;  1 drivers
v0x28ee1e0_0 .net *"_ivl_52", 0 0, L_0x28f40d0;  1 drivers
v0x28ee2c0_0 .net *"_ivl_54", 0 0, L_0x28f41e0;  1 drivers
v0x28ee3a0_0 .net *"_ivl_56", 0 0, L_0x28f4340;  1 drivers
v0x28ee480_0 .net *"_ivl_58", 0 0, L_0x28f43b0;  1 drivers
v0x28ee560_0 .net *"_ivl_6", 0 0, L_0x28f27d0;  1 drivers
v0x28ee640_0 .net *"_ivl_60", 0 0, L_0x28f45c0;  1 drivers
v0x28ee720_0 .net *"_ivl_62", 0 0, L_0x28f4630;  1 drivers
v0x28ee800_0 .net *"_ivl_64", 0 0, L_0x28f4850;  1 drivers
v0x28ee8e0_0 .net *"_ivl_66", 0 0, L_0x28f48c0;  1 drivers
v0x28ee9c0_0 .net *"_ivl_68", 0 0, L_0x28f4af0;  1 drivers
v0x28eeaa0_0 .net *"_ivl_70", 0 0, L_0x28f4c00;  1 drivers
v0x28eeb80_0 .net *"_ivl_72", 0 0, L_0x28f4da0;  1 drivers
v0x28eec60_0 .net *"_ivl_74", 0 0, L_0x28f4e60;  1 drivers
v0x28eed40_0 .net *"_ivl_76", 0 0, L_0x28f4c70;  1 drivers
v0x28eee20_0 .net *"_ivl_78", 0 0, L_0x28f4d30;  1 drivers
v0x28eef00_0 .net *"_ivl_8", 0 0, L_0x28f2910;  1 drivers
v0x28eefe0_0 .net *"_ivl_80", 0 0, L_0x28f5250;  1 drivers
v0x28ef0c0_0 .net *"_ivl_82", 0 0, L_0x28f52c0;  1 drivers
v0x28ef1a0_0 .net *"_ivl_84", 0 0, L_0x28f54e0;  1 drivers
v0x28ef280_0 .net *"_ivl_88", 0 0, L_0x28f5870;  1 drivers
v0x28ef360_0 .net *"_ivl_90", 0 0, L_0x28f58e0;  1 drivers
v0x28ef440_0 .net *"_ivl_92", 0 0, L_0x28f5ad0;  1 drivers
v0x28ef520_0 .net *"_ivl_94", 0 0, L_0x28f5be0;  1 drivers
v0x28ef600_0 .net *"_ivl_96", 0 0, L_0x28f5de0;  1 drivers
v0x28efaf0_0 .net *"_ivl_98", 0 0, L_0x28f5ef0;  1 drivers
v0x28efbd0_0 .net "a", 0 0, v0x28eb060_0;  alias, 1 drivers
v0x28efc70_0 .net "b", 0 0, v0x28eb100_0;  alias, 1 drivers
v0x28efd60_0 .net "c", 0 0, v0x28eb1a0_0;  alias, 1 drivers
v0x28efe50_0 .net "d", 0 0, v0x28eb2e0_0;  alias, 1 drivers
v0x28eff40_0 .net "out_pos", 0 0, L_0x28f8330;  alias, 1 drivers
v0x28f0000_0 .net "out_sop", 0 0, L_0x28f55a0;  alias, 1 drivers
S_0x28f0180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x289be50;
 .timescale -12 -12;
E_0x28829f0 .event anyedge, v0x28f0f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f0f70_0;
    %nor/r;
    %assign/vec4 v0x28f0f70_0, 0;
    %wait E_0x28829f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28ea530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28eb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28eb470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28ea530;
T_4 ;
    %wait E_0x289a630;
    %load/vec4 v0x28eb510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28eb3d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28ea530;
T_5 ;
    %wait E_0x289a4d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %wait E_0x289a4d0;
    %load/vec4 v0x28eb3d0_0;
    %store/vec4 v0x28eb470_0, 0, 1;
    %fork t_1, S_0x28ea860;
    %jmp t_0;
    .scope S_0x28ea860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28eaaa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28eaaa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x289a4d0;
    %load/vec4 v0x28eaaa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28eaaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28eaaa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28ea530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289a630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28eb2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28eb100_0, 0;
    %assign/vec4 v0x28eb060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28eb3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28eb470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x289be50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f0b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f0f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x289be50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f0b10_0;
    %inv;
    %store/vec4 v0x28f0b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x289be50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28eb240_0, v0x28f10e0_0, v0x28f0930_0, v0x28f09d0_0, v0x28f0a70_0, v0x28f0bb0_0, v0x28f0e30_0, v0x28f0d90_0, v0x28f0cf0_0, v0x28f0c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x289be50;
T_9 ;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x289be50;
T_10 ;
    %wait E_0x289a630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f0ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
    %load/vec4 v0x28f1010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f0ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28f0e30_0;
    %load/vec4 v0x28f0e30_0;
    %load/vec4 v0x28f0d90_0;
    %xor;
    %load/vec4 v0x28f0e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28f0cf0_0;
    %load/vec4 v0x28f0cf0_0;
    %load/vec4 v0x28f0c50_0;
    %xor;
    %load/vec4 v0x28f0cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28f0ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f0ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter1/response1/top_module.sv";
