0.7
2020.2
May  7 2023
15:10:42
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;smartconnect_v1_0;xilinx_vip,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/Detect_tb.vhd,1700821758,vhdl,,,,detect_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TradeHandler_tb.vhd,1701363790,vhdl,,,,tradehandler_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/TradeHandler.vhd,1701361680,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TradeHandler_tb.vhd,,,tradehandler,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/falling_edge_detect.vhd,1700822021,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/Detect_tb.vhd,,,falling_edge_detect,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Includes.vhd,1701359585,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TradeHandler_tb.vhd;/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/TradeHandler.vhd,,,constants_and_declarations,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Ringbuffer.vhd,1696869783,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd,,,ringbuffer,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd,1700058368,vhdl,,,,ringbuffer_tb,,,,,,,,
