|sisa
CLOCK_50 => MemoryController:mem_ctrl0.CLOCK_50
CLOCK_50 => ticks[0].CLK
CLOCK_50 => ticks[1].CLK
CLOCK_50 => ticks[2].CLK
CLOCK_50 => controladores_IO:controladores_IO0.CLOCK_50
CLOCK_50 => vga_controller:vga_controller0.clk_50mhz
SRAM_ADDR[0] <= MemoryController:mem_ctrl0.SRAM_ADDR[0]
SRAM_ADDR[1] <= MemoryController:mem_ctrl0.SRAM_ADDR[1]
SRAM_ADDR[2] <= MemoryController:mem_ctrl0.SRAM_ADDR[2]
SRAM_ADDR[3] <= MemoryController:mem_ctrl0.SRAM_ADDR[3]
SRAM_ADDR[4] <= MemoryController:mem_ctrl0.SRAM_ADDR[4]
SRAM_ADDR[5] <= MemoryController:mem_ctrl0.SRAM_ADDR[5]
SRAM_ADDR[6] <= MemoryController:mem_ctrl0.SRAM_ADDR[6]
SRAM_ADDR[7] <= MemoryController:mem_ctrl0.SRAM_ADDR[7]
SRAM_ADDR[8] <= MemoryController:mem_ctrl0.SRAM_ADDR[8]
SRAM_ADDR[9] <= MemoryController:mem_ctrl0.SRAM_ADDR[9]
SRAM_ADDR[10] <= MemoryController:mem_ctrl0.SRAM_ADDR[10]
SRAM_ADDR[11] <= MemoryController:mem_ctrl0.SRAM_ADDR[11]
SRAM_ADDR[12] <= MemoryController:mem_ctrl0.SRAM_ADDR[12]
SRAM_ADDR[13] <= MemoryController:mem_ctrl0.SRAM_ADDR[13]
SRAM_ADDR[14] <= MemoryController:mem_ctrl0.SRAM_ADDR[14]
SRAM_ADDR[15] <= MemoryController:mem_ctrl0.SRAM_ADDR[15]
SRAM_ADDR[16] <= MemoryController:mem_ctrl0.SRAM_ADDR[16]
SRAM_ADDR[17] <= MemoryController:mem_ctrl0.SRAM_ADDR[17]
SRAM_DQ[0] <> MemoryController:mem_ctrl0.SRAM_DQ[0]
SRAM_DQ[1] <> MemoryController:mem_ctrl0.SRAM_DQ[1]
SRAM_DQ[2] <> MemoryController:mem_ctrl0.SRAM_DQ[2]
SRAM_DQ[3] <> MemoryController:mem_ctrl0.SRAM_DQ[3]
SRAM_DQ[4] <> MemoryController:mem_ctrl0.SRAM_DQ[4]
SRAM_DQ[5] <> MemoryController:mem_ctrl0.SRAM_DQ[5]
SRAM_DQ[6] <> MemoryController:mem_ctrl0.SRAM_DQ[6]
SRAM_DQ[7] <> MemoryController:mem_ctrl0.SRAM_DQ[7]
SRAM_DQ[8] <> MemoryController:mem_ctrl0.SRAM_DQ[8]
SRAM_DQ[9] <> MemoryController:mem_ctrl0.SRAM_DQ[9]
SRAM_DQ[10] <> MemoryController:mem_ctrl0.SRAM_DQ[10]
SRAM_DQ[11] <> MemoryController:mem_ctrl0.SRAM_DQ[11]
SRAM_DQ[12] <> MemoryController:mem_ctrl0.SRAM_DQ[12]
SRAM_DQ[13] <> MemoryController:mem_ctrl0.SRAM_DQ[13]
SRAM_DQ[14] <> MemoryController:mem_ctrl0.SRAM_DQ[14]
SRAM_DQ[15] <> MemoryController:mem_ctrl0.SRAM_DQ[15]
SRAM_UB_N <= MemoryController:mem_ctrl0.SRAM_UB_N
SRAM_LB_N <= MemoryController:mem_ctrl0.SRAM_LB_N
SRAM_CE_N <= MemoryController:mem_ctrl0.SRAM_CE_N
SRAM_OE_N <= MemoryController:mem_ctrl0.SRAM_OE_N
SRAM_WE_N <= MemoryController:mem_ctrl0.SRAM_WE_N
PS2_CLK <> controladores_IO:controladores_IO0.ps2_clk
PS2_DAT <> controladores_IO:controladores_IO0.ps2_data
LEDG[0] <= controladores_IO:controladores_IO0.led_verdes[0]
LEDG[1] <= controladores_IO:controladores_IO0.led_verdes[1]
LEDG[2] <= controladores_IO:controladores_IO0.led_verdes[2]
LEDG[3] <= controladores_IO:controladores_IO0.led_verdes[3]
LEDG[4] <= controladores_IO:controladores_IO0.led_verdes[4]
LEDG[5] <= controladores_IO:controladores_IO0.led_verdes[5]
LEDG[6] <= controladores_IO:controladores_IO0.led_verdes[6]
LEDG[7] <= controladores_IO:controladores_IO0.led_verdes[7]
LEDR[0] <= controladores_IO:controladores_IO0.led_rojos[0]
LEDR[1] <= controladores_IO:controladores_IO0.led_rojos[1]
LEDR[2] <= controladores_IO:controladores_IO0.led_rojos[2]
LEDR[3] <= controladores_IO:controladores_IO0.led_rojos[3]
LEDR[4] <= controladores_IO:controladores_IO0.led_rojos[4]
LEDR[5] <= controladores_IO:controladores_IO0.led_rojos[5]
LEDR[6] <= controladores_IO:controladores_IO0.led_rojos[6]
LEDR[7] <= controladores_IO:controladores_IO0.led_rojos[7]
KEY[0] => controladores_IO:controladores_IO0.keys[0]
KEY[1] => controladores_IO:controladores_IO0.keys[1]
KEY[2] => controladores_IO:controladores_IO0.keys[2]
KEY[3] => controladores_IO:controladores_IO0.keys[3]
SW[0] => controladores_IO:controladores_IO0.switches[0]
SW[1] => controladores_IO:controladores_IO0.switches[1]
SW[2] => controladores_IO:controladores_IO0.switches[2]
SW[3] => controladores_IO:controladores_IO0.switches[3]
SW[4] => controladores_IO:controladores_IO0.switches[4]
SW[5] => controladores_IO:controladores_IO0.switches[5]
SW[6] => controladores_IO:controladores_IO0.switches[6]
SW[7] => controladores_IO:controladores_IO0.switches[7]
SW[8] => ~NO_FANOUT~
SW[9] => proc:proc0.boot
SW[9] => controladores_IO:controladores_IO0.boot
SW[9] => vga_controller:vga_controller0.reset
VGA_R[0] <= vga_controller:vga_controller0.red_out[0]
VGA_R[1] <= vga_controller:vga_controller0.red_out[1]
VGA_R[2] <= vga_controller:vga_controller0.red_out[2]
VGA_R[3] <= vga_controller:vga_controller0.red_out[3]
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_G[0] <= vga_controller:vga_controller0.green_out[0]
VGA_G[1] <= vga_controller:vga_controller0.green_out[1]
VGA_G[2] <= vga_controller:vga_controller0.green_out[2]
VGA_G[3] <= vga_controller:vga_controller0.green_out[3]
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_B[0] <= vga_controller:vga_controller0.blue_out[0]
VGA_B[1] <= vga_controller:vga_controller0.blue_out[1]
VGA_B[2] <= vga_controller:vga_controller0.blue_out[2]
VGA_B[3] <= vga_controller:vga_controller0.blue_out[3]
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_HS <= vga_controller:vga_controller0.horiz_sync_out
VGA_VS <= vga_controller:vga_controller0.vert_sync_out
HEX0[0] <= Display7:display0.bitsCaracter[0]
HEX0[1] <= Display7:display0.bitsCaracter[1]
HEX0[2] <= Display7:display0.bitsCaracter[2]
HEX0[3] <= Display7:display0.bitsCaracter[3]
HEX0[4] <= Display7:display0.bitsCaracter[4]
HEX0[5] <= Display7:display0.bitsCaracter[5]
HEX0[6] <= Display7:display0.bitsCaracter[6]
HEX1[0] <= Display7:display1.bitsCaracter[0]
HEX1[1] <= Display7:display1.bitsCaracter[1]
HEX1[2] <= Display7:display1.bitsCaracter[2]
HEX1[3] <= Display7:display1.bitsCaracter[3]
HEX1[4] <= Display7:display1.bitsCaracter[4]
HEX1[5] <= Display7:display1.bitsCaracter[5]
HEX1[6] <= Display7:display1.bitsCaracter[6]
HEX2[0] <= Display7:display2.bitsCaracter[0]
HEX2[1] <= Display7:display2.bitsCaracter[1]
HEX2[2] <= Display7:display2.bitsCaracter[2]
HEX2[3] <= Display7:display2.bitsCaracter[3]
HEX2[4] <= Display7:display2.bitsCaracter[4]
HEX2[5] <= Display7:display2.bitsCaracter[5]
HEX2[6] <= Display7:display2.bitsCaracter[6]
HEX3[0] <= Display7:display3.bitsCaracter[0]
HEX3[1] <= Display7:display3.bitsCaracter[1]
HEX3[2] <= Display7:display3.bitsCaracter[2]
HEX3[3] <= Display7:display3.bitsCaracter[3]
HEX3[4] <= Display7:display3.bitsCaracter[4]
HEX3[5] <= Display7:display3.bitsCaracter[5]
HEX3[6] <= Display7:display3.bitsCaracter[6]


|sisa|proc:proc0
clk => unidad_control:unidad_control0.clk
clk => datapath:datapath0.clk
boot => unidad_control:unidad_control0.boot
boot => datapath:datapath0.reset
exception => unidad_control:unidad_control0.exception_l
inta <= unidad_control:unidad_control0.inta
exception_cause[0] => datapath:datapath0.exception_cause[0]
exception_cause[1] => datapath:datapath0.exception_cause[1]
exception_cause[2] => datapath:datapath0.exception_cause[2]
exception_cause[3] => datapath:datapath0.exception_cause[3]
datard_m[0] => unidad_control:unidad_control0.datard_m[0]
datard_m[0] => datapath:datapath0.datard_m[0]
datard_m[1] => unidad_control:unidad_control0.datard_m[1]
datard_m[1] => datapath:datapath0.datard_m[1]
datard_m[2] => unidad_control:unidad_control0.datard_m[2]
datard_m[2] => datapath:datapath0.datard_m[2]
datard_m[3] => unidad_control:unidad_control0.datard_m[3]
datard_m[3] => datapath:datapath0.datard_m[3]
datard_m[4] => unidad_control:unidad_control0.datard_m[4]
datard_m[4] => datapath:datapath0.datard_m[4]
datard_m[5] => unidad_control:unidad_control0.datard_m[5]
datard_m[5] => datapath:datapath0.datard_m[5]
datard_m[6] => unidad_control:unidad_control0.datard_m[6]
datard_m[6] => datapath:datapath0.datard_m[6]
datard_m[7] => unidad_control:unidad_control0.datard_m[7]
datard_m[7] => datapath:datapath0.datard_m[7]
datard_m[8] => unidad_control:unidad_control0.datard_m[8]
datard_m[8] => datapath:datapath0.datard_m[8]
datard_m[9] => unidad_control:unidad_control0.datard_m[9]
datard_m[9] => datapath:datapath0.datard_m[9]
datard_m[10] => unidad_control:unidad_control0.datard_m[10]
datard_m[10] => datapath:datapath0.datard_m[10]
datard_m[11] => unidad_control:unidad_control0.datard_m[11]
datard_m[11] => datapath:datapath0.datard_m[11]
datard_m[12] => unidad_control:unidad_control0.datard_m[12]
datard_m[12] => datapath:datapath0.datard_m[12]
datard_m[13] => unidad_control:unidad_control0.datard_m[13]
datard_m[13] => datapath:datapath0.datard_m[13]
datard_m[14] => unidad_control:unidad_control0.datard_m[14]
datard_m[14] => datapath:datapath0.datard_m[14]
datard_m[15] => unidad_control:unidad_control0.datard_m[15]
datard_m[15] => datapath:datapath0.datard_m[15]
addr_m[0] <= datapath:datapath0.addr_m[0]
addr_m[1] <= datapath:datapath0.addr_m[1]
addr_m[2] <= datapath:datapath0.addr_m[2]
addr_m[3] <= datapath:datapath0.addr_m[3]
addr_m[4] <= datapath:datapath0.addr_m[4]
addr_m[5] <= datapath:datapath0.addr_m[5]
addr_m[6] <= datapath:datapath0.addr_m[6]
addr_m[7] <= datapath:datapath0.addr_m[7]
addr_m[8] <= datapath:datapath0.addr_m[8]
addr_m[9] <= datapath:datapath0.addr_m[9]
addr_m[10] <= datapath:datapath0.addr_m[10]
addr_m[11] <= datapath:datapath0.addr_m[11]
addr_m[12] <= datapath:datapath0.addr_m[12]
addr_m[13] <= datapath:datapath0.addr_m[13]
addr_m[14] <= datapath:datapath0.addr_m[14]
addr_m[15] <= datapath:datapath0.addr_m[15]
data_wr[0] <= datapath:datapath0.data_wr[0]
data_wr[1] <= datapath:datapath0.data_wr[1]
data_wr[2] <= datapath:datapath0.data_wr[2]
data_wr[3] <= datapath:datapath0.data_wr[3]
data_wr[4] <= datapath:datapath0.data_wr[4]
data_wr[5] <= datapath:datapath0.data_wr[5]
data_wr[6] <= datapath:datapath0.data_wr[6]
data_wr[7] <= datapath:datapath0.data_wr[7]
data_wr[8] <= datapath:datapath0.data_wr[8]
data_wr[9] <= datapath:datapath0.data_wr[9]
data_wr[10] <= datapath:datapath0.data_wr[10]
data_wr[11] <= datapath:datapath0.data_wr[11]
data_wr[12] <= datapath:datapath0.data_wr[12]
data_wr[13] <= datapath:datapath0.data_wr[13]
data_wr[14] <= datapath:datapath0.data_wr[14]
data_wr[15] <= datapath:datapath0.data_wr[15]
wr_m <= unidad_control:unidad_control0.wr_m
word_byte <= unidad_control:unidad_control0.word_byte
wr_port <= unidad_control:unidad_control0.wr_port
rd_port <= unidad_control:unidad_control0.rd_port
addr_port[0] <= datapath:datapath0.addr_port[0]
addr_port[1] <= datapath:datapath0.addr_port[1]
addr_port[2] <= datapath:datapath0.addr_port[2]
addr_port[3] <= datapath:datapath0.addr_port[3]
addr_port[4] <= datapath:datapath0.addr_port[4]
addr_port[5] <= datapath:datapath0.addr_port[5]
addr_port[6] <= datapath:datapath0.addr_port[6]
addr_port[7] <= datapath:datapath0.addr_port[7]
rd_io[0] => datapath:datapath0.rd_io[0]
rd_io[1] => datapath:datapath0.rd_io[1]
rd_io[2] => datapath:datapath0.rd_io[2]
rd_io[3] => datapath:datapath0.rd_io[3]
rd_io[4] => datapath:datapath0.rd_io[4]
rd_io[5] => datapath:datapath0.rd_io[5]
rd_io[6] => datapath:datapath0.rd_io[6]
rd_io[7] => datapath:datapath0.rd_io[7]
rd_io[8] => datapath:datapath0.rd_io[8]
rd_io[9] => datapath:datapath0.rd_io[9]
rd_io[10] => datapath:datapath0.rd_io[10]
rd_io[11] => datapath:datapath0.rd_io[11]
rd_io[12] => datapath:datapath0.rd_io[12]
rd_io[13] => datapath:datapath0.rd_io[13]
rd_io[14] => datapath:datapath0.rd_io[14]
rd_io[15] => datapath:datapath0.rd_io[15]
wr_io[0] <= datapath:datapath0.wr_io[0]
wr_io[1] <= datapath:datapath0.wr_io[1]
wr_io[2] <= datapath:datapath0.wr_io[2]
wr_io[3] <= datapath:datapath0.wr_io[3]
wr_io[4] <= datapath:datapath0.wr_io[4]
wr_io[5] <= datapath:datapath0.wr_io[5]
wr_io[6] <= datapath:datapath0.wr_io[6]
wr_io[7] <= datapath:datapath0.wr_io[7]
wr_io[8] <= datapath:datapath0.wr_io[8]
wr_io[9] <= datapath:datapath0.wr_io[9]
wr_io[10] <= datapath:datapath0.wr_io[10]
wr_io[11] <= datapath:datapath0.wr_io[11]
wr_io[12] <= datapath:datapath0.wr_io[12]
wr_io[13] <= datapath:datapath0.wr_io[13]
wr_io[14] <= datapath:datapath0.wr_io[14]
wr_io[15] <= datapath:datapath0.wr_io[15]
mem_instr <= unidad_control:unidad_control0.mem_instr
div_zero <= datapath:datapath0.div_zero
ilegal_instr <= unidad_control:unidad_control0.ilegal_instr
intr_enabled <= datapath:datapath0.intr_enabled
mem_exception => datapath:datapath0.mem_exception
calls_instr <= unidad_control:unidad_control0.calls_instr
spec_ilegal_instr <= unidad_control:unidad_control0.spec_ilegal_instr
mode <= datapath:datapath0.mode


|sisa|proc:proc0|unidad_control:unidad_control0
boot => multi:multi0.boot
boot => pc_mux_startaddr[15].OUTPUTSELECT
boot => pc_mux_startaddr[14].OUTPUTSELECT
boot => pc_mux_startaddr[13].OUTPUTSELECT
boot => pc_mux_startaddr[12].OUTPUTSELECT
boot => pc_mux_startaddr[11].OUTPUTSELECT
boot => pc_mux_startaddr[10].OUTPUTSELECT
boot => pc_mux_startaddr[9].OUTPUTSELECT
boot => pc_mux_startaddr[8].OUTPUTSELECT
boot => pc_mux_startaddr[7].OUTPUTSELECT
boot => pc_mux_startaddr[6].OUTPUTSELECT
boot => pc_mux_startaddr[5].OUTPUTSELECT
boot => pc_mux_startaddr[4].OUTPUTSELECT
boot => pc_mux_startaddr[3].OUTPUTSELECT
boot => pc_mux_startaddr[2].OUTPUTSELECT
boot => pc_mux_startaddr[1].OUTPUTSELECT
boot => pc_mux_startaddr[0].OUTPUTSELECT
boot => instr_mux_and[15].OUTPUTSELECT
boot => instr_mux_and[14].OUTPUTSELECT
boot => instr_mux_and[13].OUTPUTSELECT
boot => instr_mux_and[12].OUTPUTSELECT
boot => instr_mux_and[11].OUTPUTSELECT
boot => instr_mux_and[10].OUTPUTSELECT
boot => instr_mux_and[9].OUTPUTSELECT
boot => instr_mux_and[8].OUTPUTSELECT
boot => instr_mux_and[7].OUTPUTSELECT
boot => instr_mux_and[6].OUTPUTSELECT
boot => instr_mux_and[5].OUTPUTSELECT
boot => instr_mux_and[4].OUTPUTSELECT
boot => instr_mux_and[3].OUTPUTSELECT
boot => instr_mux_and[2].OUTPUTSELECT
boot => instr_mux_and[1].OUTPUTSELECT
boot => instr_mux_and[0].OUTPUTSELECT
clk => multi:multi0.clk
clk => new_pc[0].CLK
clk => new_pc[1].CLK
clk => new_pc[2].CLK
clk => new_pc[3].CLK
clk => new_pc[4].CLK
clk => new_pc[5].CLK
clk => new_pc[6].CLK
clk => new_pc[7].CLK
clk => new_pc[8].CLK
clk => new_pc[9].CLK
clk => new_pc[10].CLK
clk => new_pc[11].CLK
clk => new_pc[12].CLK
clk => new_pc[13].CLK
clk => new_pc[14].CLK
clk => new_pc[15].CLK
clk => bus_ir[0].CLK
clk => bus_ir[1].CLK
clk => bus_ir[2].CLK
clk => bus_ir[3].CLK
clk => bus_ir[4].CLK
clk => bus_ir[5].CLK
clk => bus_ir[6].CLK
clk => bus_ir[7].CLK
clk => bus_ir[8].CLK
clk => bus_ir[9].CLK
clk => bus_ir[10].CLK
clk => bus_ir[11].CLK
clk => bus_ir[12].CLK
clk => bus_ir[13].CLK
clk => bus_ir[14].CLK
clk => bus_ir[15].CLK
datard_m[0] => instrPC_mux_instrIR[0].DATAB
datard_m[1] => instrPC_mux_instrIR[1].DATAB
datard_m[2] => instrPC_mux_instrIR[2].DATAB
datard_m[3] => instrPC_mux_instrIR[3].DATAB
datard_m[4] => instrPC_mux_instrIR[4].DATAB
datard_m[5] => instrPC_mux_instrIR[5].DATAB
datard_m[6] => instrPC_mux_instrIR[6].DATAB
datard_m[7] => instrPC_mux_instrIR[7].DATAB
datard_m[8] => instrPC_mux_instrIR[8].DATAB
datard_m[9] => instrPC_mux_instrIR[9].DATAB
datard_m[10] => instrPC_mux_instrIR[10].DATAB
datard_m[11] => instrPC_mux_instrIR[11].DATAB
datard_m[12] => instrPC_mux_instrIR[12].DATAB
datard_m[13] => instrPC_mux_instrIR[13].DATAB
datard_m[14] => instrPC_mux_instrIR[14].DATAB
datard_m[15] => instrPC_mux_instrIR[15].DATAB
aluout[0] => tknbr_pc.DATAB
aluout[1] => tknbr_pc.DATAB
aluout[2] => tknbr_pc.DATAB
aluout[3] => tknbr_pc.DATAB
aluout[4] => tknbr_pc.DATAB
aluout[5] => tknbr_pc.DATAB
aluout[6] => tknbr_pc.DATAB
aluout[7] => tknbr_pc.DATAB
aluout[8] => tknbr_pc.DATAB
aluout[9] => tknbr_pc.DATAB
aluout[10] => tknbr_pc.DATAB
aluout[11] => tknbr_pc.DATAB
aluout[12] => tknbr_pc.DATAB
aluout[13] => tknbr_pc.DATAB
aluout[14] => tknbr_pc.DATAB
aluout[15] => tknbr_pc.DATAB
eval => control_l:control_l0.eval
mode => control_l:control_l0.mode
exception_l => multi:multi0.exception_l
exception_d <= multi:multi0.exception
inta <= multi:multi0.inta
op[0] <= multi:multi0.alu_op[0]
op[1] <= multi:multi0.alu_op[1]
op[2] <= multi:multi0.alu_op[2]
func[0] <= control_l:control_l0.func[0]
func[1] <= control_l:control_l0.func[1]
func[2] <= control_l:control_l0.func[2]
wrd_gp <= multi:multi0.wrd_gp
wrd_sys <= multi:multi0.wrd_sys
rd_sys_gp <= multi:multi0.rd_sys_gp
addr_a[0] <= control_l:control_l0.addr_a[0]
addr_a[1] <= control_l:control_l0.addr_a[1]
addr_a[2] <= control_l:control_l0.addr_a[2]
addr_b[0] <= control_l:control_l0.addr_b[0]
addr_b[1] <= control_l:control_l0.addr_b[1]
addr_b[2] <= control_l:control_l0.addr_b[2]
addr_d[0] <= control_l:control_l0.addr_d[0]
addr_d[1] <= control_l:control_l0.addr_d[1]
addr_d[2] <= control_l:control_l0.addr_d[2]
immed[0] <= control_l:control_l0.immed[0]
immed[1] <= control_l:control_l0.immed[1]
immed[2] <= control_l:control_l0.immed[2]
immed[3] <= control_l:control_l0.immed[3]
immed[4] <= control_l:control_l0.immed[4]
immed[5] <= control_l:control_l0.immed[5]
immed[6] <= control_l:control_l0.immed[6]
immed[7] <= control_l:control_l0.immed[7]
immed[8] <= control_l:control_l0.immed[8]
immed[9] <= control_l:control_l0.immed[9]
immed[10] <= control_l:control_l0.immed[10]
immed[11] <= control_l:control_l0.immed[11]
immed[12] <= control_l:control_l0.immed[12]
immed[13] <= control_l:control_l0.immed[13]
immed[14] <= control_l:control_l0.immed[14]
immed[15] <= control_l:control_l0.immed[15]
immed_reg <= control_l:control_l0.immed_reg
pc[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= new_pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= new_pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= new_pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= new_pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= new_pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= new_pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= new_pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= new_pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= new_pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= new_pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= new_pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= new_pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= new_pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= new_pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= new_pc[15].DB_MAX_OUTPUT_PORT_TYPE
pcup[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pcup[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= multi:multi0.ins_dad
in_d[0] <= multi:multi0.in_d[0]
in_d[1] <= multi:multi0.in_d[1]
in_d[2] <= multi:multi0.in_d[2]
immed_x2 <= control_l:control_l0.immed_x2
wr_m <= multi:multi0.wr_m
word_byte <= multi:multi0.word_byte
wr_port <= control_l:control_l0.wr_port
rd_port <= control_l:control_l0.rd_port
e_int <= control_l:control_l0.e_int
d_int <= control_l:control_l0.d_int
ret_int <= control_l:control_l0.ret_int
mem_instr <= mem_instr.DB_MAX_OUTPUT_PORT_TYPE
ilegal_instr <= control_l:control_l0.ilegal_instr
calls_instr <= control_l:control_l0.calls_instr
spec_ilegal_instr <= control_l:control_l0.spec_ilegal_instr


|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0
ir[0] => addr_b.DATAB
ir[0] => immed.DATAB
ir[0] => immed.DATAA
ir[0] => Equal3.IN5
ir[0] => Equal15.IN5
ir[0] => Equal16.IN2
ir[0] => Equal18.IN2
ir[0] => Equal19.IN0
ir[0] => Equal20.IN1
ir[0] => Equal22.IN5
ir[0] => Equal23.IN1
ir[0] => Equal24.IN5
ir[0] => Equal25.IN5
ir[0] => Equal26.IN5
ir[0] => Equal28.IN2
ir[1] => addr_b.DATAB
ir[1] => immed.DATAB
ir[1] => immed.DATAA
ir[1] => Equal3.IN4
ir[1] => Equal15.IN4
ir[1] => Equal16.IN1
ir[1] => Equal18.IN1
ir[1] => Equal19.IN2
ir[1] => Equal20.IN0
ir[1] => Equal22.IN4
ir[1] => Equal23.IN5
ir[1] => Equal24.IN4
ir[1] => Equal25.IN4
ir[1] => Equal26.IN4
ir[1] => Equal28.IN1
ir[2] => addr_b.DATAB
ir[2] => immed.DATAB
ir[2] => immed.DATAA
ir[2] => Equal3.IN3
ir[2] => Equal15.IN3
ir[2] => Equal16.IN0
ir[2] => Equal18.IN0
ir[2] => Equal19.IN1
ir[2] => Equal20.IN2
ir[2] => Equal22.IN3
ir[2] => Equal23.IN4
ir[2] => Equal24.IN1
ir[2] => Equal25.IN3
ir[2] => Equal26.IN2
ir[2] => Equal28.IN0
ir[3] => func.DATAA
ir[3] => immed.DATAB
ir[3] => immed.DATAA
ir[3] => Equal3.IN1
ir[3] => Equal15.IN2
ir[3] => Equal22.IN2
ir[3] => Equal23.IN3
ir[3] => Equal24.IN3
ir[3] => Equal25.IN2
ir[3] => Equal26.IN1
ir[3] => Equal28.IN5
ir[4] => func.DATAA
ir[4] => immed.DATAB
ir[4] => immed.DATAA
ir[4] => Equal3.IN2
ir[4] => Equal15.IN1
ir[4] => Equal22.IN1
ir[4] => Equal23.IN2
ir[4] => Equal24.IN2
ir[4] => Equal25.IN1
ir[4] => Equal26.IN3
ir[4] => Equal28.IN4
ir[5] => func.DATAA
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAA
ir[5] => Equal3.IN0
ir[5] => Equal15.IN0
ir[5] => Equal22.IN0
ir[5] => Equal23.IN0
ir[5] => Equal24.IN0
ir[5] => Equal25.IN0
ir[5] => Equal26.IN0
ir[5] => Equal28.IN3
ir[6] => immed.DATAA
ir[6] => addr_a.DATAA
ir[7] => immed.DATAA
ir[7] => addr_a.DATAA
ir[8] => func.IN1
ir[8] => wrd_gp.IN1
ir[8] => addr_a.DATAA
ir[8] => tknbr.IN1
ir[8] => func.IN1
ir[8] => in_d.IN1
ir[8] => tknbr.IN1
ir[9] => addr_a.DATAB
ir[9] => addr_b.DATAA
ir[9] => addr_d.DATAA
ir[9] => Equal27.IN6
ir[10] => addr_a.DATAB
ir[10] => addr_b.DATAA
ir[10] => addr_d.DATAA
ir[10] => Equal27.IN5
ir[11] => addr_a.DATAB
ir[11] => addr_b.DATAA
ir[11] => addr_d.DATAA
ir[11] => Equal27.IN4
ir[12] => Equal0.IN1
ir[12] => Equal1.IN2
ir[12] => Equal2.IN3
ir[12] => Equal4.IN3
ir[12] => Equal5.IN3
ir[12] => Equal6.IN3
ir[12] => Equal7.IN0
ir[12] => Equal8.IN1
ir[12] => Equal9.IN1
ir[12] => Equal10.IN3
ir[12] => Equal11.IN2
ir[12] => Equal12.IN3
ir[12] => Equal13.IN3
ir[12] => Equal14.IN3
ir[12] => Equal17.IN3
ir[12] => Equal21.IN2
ir[12] => Equal27.IN3
ir[13] => Equal0.IN3
ir[13] => Equal1.IN1
ir[13] => Equal2.IN2
ir[13] => Equal4.IN1
ir[13] => Equal5.IN2
ir[13] => Equal6.IN2
ir[13] => Equal7.IN3
ir[13] => Equal8.IN3
ir[13] => Equal9.IN0
ir[13] => Equal10.IN2
ir[13] => Equal11.IN3
ir[13] => Equal12.IN2
ir[13] => Equal13.IN0
ir[13] => Equal14.IN2
ir[13] => Equal17.IN1
ir[13] => Equal21.IN1
ir[13] => Equal27.IN1
ir[14] => Equal0.IN2
ir[14] => Equal1.IN3
ir[14] => Equal2.IN1
ir[14] => Equal4.IN2
ir[14] => Equal5.IN1
ir[14] => Equal6.IN1
ir[14] => Equal7.IN2
ir[14] => Equal8.IN0
ir[14] => Equal9.IN3
ir[14] => Equal10.IN0
ir[14] => Equal11.IN1
ir[14] => Equal12.IN1
ir[14] => Equal13.IN2
ir[14] => Equal14.IN1
ir[14] => Equal17.IN0
ir[14] => Equal21.IN0
ir[14] => Equal27.IN2
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => Equal2.IN0
ir[15] => Equal4.IN0
ir[15] => Equal5.IN0
ir[15] => Equal6.IN0
ir[15] => Equal7.IN1
ir[15] => Equal8.IN2
ir[15] => Equal9.IN2
ir[15] => Equal10.IN1
ir[15] => Equal11.IN0
ir[15] => Equal12.IN0
ir[15] => Equal13.IN1
ir[15] => Equal14.IN0
ir[15] => Equal17.IN2
ir[15] => Equal21.IN3
ir[15] => Equal27.IN0
eval => tknbr.IN1
eval => tknbr.IN1
eval => tknbr.IN1
eval => tknbr.IN1
mode => ilegal_instr.IN1
mode => bus_spec_ilegal_instr.IN1
op[0] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op.DB_MAX_OUTPUT_PORT_TYPE
func[0] <= func.DB_MAX_OUTPUT_PORT_TYPE
func[1] <= func.DB_MAX_OUTPUT_PORT_TYPE
func[2] <= func.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd_gp <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
wrd_sys <= wrd_sys.DB_MAX_OUTPUT_PORT_TYPE
rd_sys_gp <= rd_sys_gp.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= addr_d.DB_MAX_OUTPUT_PORT_TYPE
immed[0] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[1] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[2] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[3] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[4] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[5] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[6] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[7] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[8] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[9] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[10] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[11] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[12] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[13] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[14] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[15] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed_reg <= immed_reg.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[2] <= <GND>
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
immed_x2 <= immed_x2.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
wr_port <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
rd_port <= in_d.DB_MAX_OUTPUT_PORT_TYPE
e_int <= e_int.DB_MAX_OUTPUT_PORT_TYPE
d_int <= d_int.DB_MAX_OUTPUT_PORT_TYPE
ret_int <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
inta <= immed.DB_MAX_OUTPUT_PORT_TYPE
ilegal_instr <= ilegal_instr.DB_MAX_OUTPUT_PORT_TYPE
calls_instr <= bus_calls_instr.DB_MAX_OUTPUT_PORT_TYPE
spec_ilegal_instr <= bus_spec_ilegal_instr.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0
clk => state~2.DATAIN
boot => state~4.DATAIN
in_d_l[0] => in_d.DATAA
in_d_l[1] => in_d.DATAA
in_d_l[2] => in_d.DATAA
tknbr_l[0] => tknbr.DATAA
tknbr_l[1] => tknbr.DATAA
alu_op_l[0] => alu_op[0]$latch.DATAIN
alu_op_l[1] => alu_op[1]$latch.DATAIN
alu_op_l[2] => alu_op[2]$latch.DATAIN
rd_sys_gp_l => rd_sys_gp.DATAA
ldpc_l => ldpc.DATAB
wrd_gp_l => wrd_gp.DATAB
wrd_sys_l => wrd_sys.DATAB
wr_m_l => wr_m.DATAB
w_b => word_byte.DATAB
exception_l => process_0.IN0
exception_l => wrd_gp.IN0
inta_l => inta.DATAIN
exception <= exception.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd_gp <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
wrd_sys <= wrd_sys.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
ldir <= ldir.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= ins_dad.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[2] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_sys_gp <= rd_sys_gp.DB_MAX_OUTPUT_PORT_TYPE
inta <= inta_l.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|datapath:datapath0
reset => regfile:regfile0.reset
clk => regfile:regfile0.clk
op[0] => alu:alu0.op[0]
op[1] => alu:alu0.op[1]
op[2] => alu:alu0.op[2]
func[0] => alu:alu0.func[0]
func[1] => alu:alu0.func[1]
func[2] => alu:alu0.func[2]
wrd_gp => regfile:regfile0.wrd_gp
wrd_sys => regfile:regfile0.wrd_sys
rd_sys_gp => regfile:regfile0.RD_SYS_GP
addr_a[0] => regfile:regfile0.addr_a[0]
addr_a[1] => regfile:regfile0.addr_a[1]
addr_a[2] => regfile:regfile0.addr_a[2]
addr_b[0] => regfile:regfile0.addr_b[0]
addr_b[1] => regfile:regfile0.addr_b[1]
addr_b[2] => regfile:regfile0.addr_b[2]
addr_d[0] => regfile:regfile0.addr_d[0]
addr_d[1] => regfile:regfile0.addr_d[1]
addr_d[2] => regfile:regfile0.addr_d[2]
immed[0] => mux_immed[1].DATAB
immed[0] => mux_immed[0].DATAA
immed[0] => addr_port[0].DATAIN
immed[1] => mux_immed[2].DATAB
immed[1] => mux_immed[1].DATAA
immed[1] => addr_port[1].DATAIN
immed[2] => mux_immed[3].DATAB
immed[2] => mux_immed[2].DATAA
immed[2] => addr_port[2].DATAIN
immed[3] => mux_immed[4].DATAB
immed[3] => mux_immed[3].DATAA
immed[3] => addr_port[3].DATAIN
immed[4] => mux_immed[5].DATAB
immed[4] => mux_immed[4].DATAA
immed[4] => addr_port[4].DATAIN
immed[5] => mux_immed[6].DATAB
immed[5] => mux_immed[5].DATAA
immed[5] => addr_port[5].DATAIN
immed[6] => mux_immed[7].DATAB
immed[6] => mux_immed[6].DATAA
immed[6] => addr_port[6].DATAIN
immed[7] => mux_immed[8].DATAB
immed[7] => mux_immed[7].DATAA
immed[7] => addr_port[7].DATAIN
immed[8] => mux_immed[9].DATAB
immed[8] => mux_immed[8].DATAA
immed[9] => mux_immed[10].DATAB
immed[9] => mux_immed[9].DATAA
immed[10] => mux_immed[11].DATAB
immed[10] => mux_immed[10].DATAA
immed[11] => mux_immed[12].DATAB
immed[11] => mux_immed[11].DATAA
immed[12] => mux_immed[13].DATAB
immed[12] => mux_immed[12].DATAA
immed[13] => mux_immed[14].DATAB
immed[13] => mux_immed[13].DATAA
immed[14] => mux_immed[15].DATAB
immed[14] => mux_immed[14].DATAA
immed[15] => mux_immed[15].DATAA
immed_reg => mux_immed_reg[15].OUTPUTSELECT
immed_reg => mux_immed_reg[14].OUTPUTSELECT
immed_reg => mux_immed_reg[13].OUTPUTSELECT
immed_reg => mux_immed_reg[12].OUTPUTSELECT
immed_reg => mux_immed_reg[11].OUTPUTSELECT
immed_reg => mux_immed_reg[10].OUTPUTSELECT
immed_reg => mux_immed_reg[9].OUTPUTSELECT
immed_reg => mux_immed_reg[8].OUTPUTSELECT
immed_reg => mux_immed_reg[7].OUTPUTSELECT
immed_reg => mux_immed_reg[6].OUTPUTSELECT
immed_reg => mux_immed_reg[5].OUTPUTSELECT
immed_reg => mux_immed_reg[4].OUTPUTSELECT
immed_reg => mux_immed_reg[3].OUTPUTSELECT
immed_reg => mux_immed_reg[2].OUTPUTSELECT
immed_reg => mux_immed_reg[1].OUTPUTSELECT
immed_reg => mux_immed_reg[0].OUTPUTSELECT
immed_x2 => mux_immed[15].OUTPUTSELECT
immed_x2 => mux_immed[14].OUTPUTSELECT
immed_x2 => mux_immed[13].OUTPUTSELECT
immed_x2 => mux_immed[12].OUTPUTSELECT
immed_x2 => mux_immed[11].OUTPUTSELECT
immed_x2 => mux_immed[10].OUTPUTSELECT
immed_x2 => mux_immed[9].OUTPUTSELECT
immed_x2 => mux_immed[8].OUTPUTSELECT
immed_x2 => mux_immed[7].OUTPUTSELECT
immed_x2 => mux_immed[6].OUTPUTSELECT
immed_x2 => mux_immed[5].OUTPUTSELECT
immed_x2 => mux_immed[4].OUTPUTSELECT
immed_x2 => mux_immed[3].OUTPUTSELECT
immed_x2 => mux_immed[2].OUTPUTSELECT
immed_x2 => mux_immed[1].OUTPUTSELECT
immed_x2 => mux_immed[0].OUTPUTSELECT
datard_m[0] => Mux15.IN0
datard_m[1] => Mux14.IN0
datard_m[2] => Mux13.IN0
datard_m[3] => Mux12.IN0
datard_m[4] => Mux11.IN0
datard_m[5] => Mux10.IN0
datard_m[6] => Mux9.IN0
datard_m[7] => Mux8.IN0
datard_m[8] => Mux7.IN0
datard_m[9] => Mux6.IN0
datard_m[10] => Mux5.IN0
datard_m[11] => Mux4.IN0
datard_m[12] => Mux3.IN0
datard_m[13] => Mux2.IN0
datard_m[14] => Mux1.IN0
datard_m[15] => Mux0.IN0
ins_dad => mux_addr[15].OUTPUTSELECT
ins_dad => mux_addr[14].OUTPUTSELECT
ins_dad => mux_addr[13].OUTPUTSELECT
ins_dad => mux_addr[12].OUTPUTSELECT
ins_dad => mux_addr[11].OUTPUTSELECT
ins_dad => mux_addr[10].OUTPUTSELECT
ins_dad => mux_addr[9].OUTPUTSELECT
ins_dad => mux_addr[8].OUTPUTSELECT
ins_dad => mux_addr[7].OUTPUTSELECT
ins_dad => mux_addr[6].OUTPUTSELECT
ins_dad => mux_addr[5].OUTPUTSELECT
ins_dad => mux_addr[4].OUTPUTSELECT
ins_dad => mux_addr[3].OUTPUTSELECT
ins_dad => mux_addr[2].OUTPUTSELECT
ins_dad => mux_addr[1].OUTPUTSELECT
ins_dad => mux_addr[0].OUTPUTSELECT
pc[0] => Mux15.IN1
pc[0] => Mux15.IN2
pc[0] => Mux15.IN3
pc[0] => Mux15.IN4
pc[0] => mux_addr[0].DATAA
pc[1] => Mux14.IN1
pc[1] => Mux14.IN2
pc[1] => Mux14.IN3
pc[1] => Mux14.IN4
pc[1] => mux_addr[1].DATAA
pc[2] => Mux13.IN1
pc[2] => Mux13.IN2
pc[2] => Mux13.IN3
pc[2] => Mux13.IN4
pc[2] => mux_addr[2].DATAA
pc[3] => Mux12.IN1
pc[3] => Mux12.IN2
pc[3] => Mux12.IN3
pc[3] => Mux12.IN4
pc[3] => mux_addr[3].DATAA
pc[4] => Mux11.IN1
pc[4] => Mux11.IN2
pc[4] => Mux11.IN3
pc[4] => Mux11.IN4
pc[4] => mux_addr[4].DATAA
pc[5] => Mux10.IN1
pc[5] => Mux10.IN2
pc[5] => Mux10.IN3
pc[5] => Mux10.IN4
pc[5] => mux_addr[5].DATAA
pc[6] => Mux9.IN1
pc[6] => Mux9.IN2
pc[6] => Mux9.IN3
pc[6] => Mux9.IN4
pc[6] => mux_addr[6].DATAA
pc[7] => Mux8.IN1
pc[7] => Mux8.IN2
pc[7] => Mux8.IN3
pc[7] => Mux8.IN4
pc[7] => mux_addr[7].DATAA
pc[8] => Mux7.IN1
pc[8] => Mux7.IN2
pc[8] => Mux7.IN3
pc[8] => Mux7.IN4
pc[8] => mux_addr[8].DATAA
pc[9] => Mux6.IN1
pc[9] => Mux6.IN2
pc[9] => Mux6.IN3
pc[9] => Mux6.IN4
pc[9] => mux_addr[9].DATAA
pc[10] => Mux5.IN1
pc[10] => Mux5.IN2
pc[10] => Mux5.IN3
pc[10] => Mux5.IN4
pc[10] => mux_addr[10].DATAA
pc[11] => Mux4.IN1
pc[11] => Mux4.IN2
pc[11] => Mux4.IN3
pc[11] => Mux4.IN4
pc[11] => mux_addr[11].DATAA
pc[12] => Mux3.IN1
pc[12] => Mux3.IN2
pc[12] => Mux3.IN3
pc[12] => Mux3.IN4
pc[12] => mux_addr[12].DATAA
pc[13] => Mux2.IN1
pc[13] => Mux2.IN2
pc[13] => Mux2.IN3
pc[13] => Mux2.IN4
pc[13] => mux_addr[13].DATAA
pc[14] => Mux1.IN1
pc[14] => Mux1.IN2
pc[14] => Mux1.IN3
pc[14] => Mux1.IN4
pc[14] => mux_addr[14].DATAA
pc[15] => Mux0.IN1
pc[15] => Mux0.IN2
pc[15] => Mux0.IN3
pc[15] => Mux0.IN4
pc[15] => mux_addr[15].DATAA
pcup[0] => Mux15.IN5
pcup[1] => Mux14.IN5
pcup[2] => Mux13.IN5
pcup[3] => Mux12.IN5
pcup[4] => Mux11.IN5
pcup[5] => Mux10.IN5
pcup[6] => Mux9.IN5
pcup[7] => Mux8.IN5
pcup[8] => Mux7.IN5
pcup[9] => Mux6.IN5
pcup[10] => Mux5.IN5
pcup[11] => Mux4.IN5
pcup[12] => Mux3.IN5
pcup[13] => Mux2.IN5
pcup[14] => Mux1.IN5
pcup[15] => Mux0.IN5
in_d[0] => Mux0.IN8
in_d[0] => Mux1.IN8
in_d[0] => Mux2.IN8
in_d[0] => Mux3.IN8
in_d[0] => Mux4.IN8
in_d[0] => Mux5.IN8
in_d[0] => Mux6.IN8
in_d[0] => Mux7.IN8
in_d[0] => Mux8.IN8
in_d[0] => Mux9.IN8
in_d[0] => Mux10.IN8
in_d[0] => Mux11.IN8
in_d[0] => Mux12.IN8
in_d[0] => Mux13.IN8
in_d[0] => Mux14.IN8
in_d[0] => Mux15.IN8
in_d[1] => Mux0.IN7
in_d[1] => Mux1.IN7
in_d[1] => Mux2.IN7
in_d[1] => Mux3.IN7
in_d[1] => Mux4.IN7
in_d[1] => Mux5.IN7
in_d[1] => Mux6.IN7
in_d[1] => Mux7.IN7
in_d[1] => Mux8.IN7
in_d[1] => Mux9.IN7
in_d[1] => Mux10.IN7
in_d[1] => Mux11.IN7
in_d[1] => Mux12.IN7
in_d[1] => Mux13.IN7
in_d[1] => Mux14.IN7
in_d[1] => Mux15.IN7
in_d[2] => Mux0.IN6
in_d[2] => Mux1.IN6
in_d[2] => Mux2.IN6
in_d[2] => Mux3.IN6
in_d[2] => Mux4.IN6
in_d[2] => Mux5.IN6
in_d[2] => Mux6.IN6
in_d[2] => Mux7.IN6
in_d[2] => Mux8.IN6
in_d[2] => Mux9.IN6
in_d[2] => Mux10.IN6
in_d[2] => Mux11.IN6
in_d[2] => Mux12.IN6
in_d[2] => Mux13.IN6
in_d[2] => Mux14.IN6
in_d[2] => Mux15.IN6
exception => regfile:regfile0.exception
addr_m[0] <= mux_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr_m[1] <= mux_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_m[2] <= mux_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_m[3] <= mux_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_m[4] <= mux_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_m[5] <= mux_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_m[6] <= mux_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_m[7] <= mux_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_m[8] <= mux_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_m[9] <= mux_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_m[10] <= mux_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_m[11] <= mux_addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_m[12] <= mux_addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_m[13] <= mux_addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_m[14] <= mux_addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr_m[15] <= mux_addr[15].DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= regfile:regfile0.b[0]
data_wr[1] <= regfile:regfile0.b[1]
data_wr[2] <= regfile:regfile0.b[2]
data_wr[3] <= regfile:regfile0.b[3]
data_wr[4] <= regfile:regfile0.b[4]
data_wr[5] <= regfile:regfile0.b[5]
data_wr[6] <= regfile:regfile0.b[6]
data_wr[7] <= regfile:regfile0.b[7]
data_wr[8] <= regfile:regfile0.b[8]
data_wr[9] <= regfile:regfile0.b[9]
data_wr[10] <= regfile:regfile0.b[10]
data_wr[11] <= regfile:regfile0.b[11]
data_wr[12] <= regfile:regfile0.b[12]
data_wr[13] <= regfile:regfile0.b[13]
data_wr[14] <= regfile:regfile0.b[14]
data_wr[15] <= regfile:regfile0.b[15]
aluout[0] <= alu:alu0.w[0]
aluout[1] <= alu:alu0.w[1]
aluout[2] <= alu:alu0.w[2]
aluout[3] <= alu:alu0.w[3]
aluout[4] <= alu:alu0.w[4]
aluout[5] <= alu:alu0.w[5]
aluout[6] <= alu:alu0.w[6]
aluout[7] <= alu:alu0.w[7]
aluout[8] <= alu:alu0.w[8]
aluout[9] <= alu:alu0.w[9]
aluout[10] <= alu:alu0.w[10]
aluout[11] <= alu:alu0.w[11]
aluout[12] <= alu:alu0.w[12]
aluout[13] <= alu:alu0.w[13]
aluout[14] <= alu:alu0.w[14]
aluout[15] <= alu:alu0.w[15]
eval <= alu:alu0.z
rd_io[0] => Mux15.IN9
rd_io[1] => Mux14.IN9
rd_io[2] => Mux13.IN9
rd_io[3] => Mux12.IN9
rd_io[4] => Mux11.IN9
rd_io[5] => Mux10.IN9
rd_io[6] => Mux9.IN9
rd_io[7] => Mux8.IN9
rd_io[8] => Mux7.IN9
rd_io[9] => Mux6.IN9
rd_io[10] => Mux5.IN9
rd_io[11] => Mux4.IN9
rd_io[12] => Mux3.IN9
rd_io[13] => Mux2.IN9
rd_io[14] => Mux1.IN9
rd_io[15] => Mux0.IN9
wr_io[0] <= regfile:regfile0.b[0]
wr_io[1] <= regfile:regfile0.b[1]
wr_io[2] <= regfile:regfile0.b[2]
wr_io[3] <= regfile:regfile0.b[3]
wr_io[4] <= regfile:regfile0.b[4]
wr_io[5] <= regfile:regfile0.b[5]
wr_io[6] <= regfile:regfile0.b[6]
wr_io[7] <= regfile:regfile0.b[7]
wr_io[8] <= regfile:regfile0.b[8]
wr_io[9] <= regfile:regfile0.b[9]
wr_io[10] <= regfile:regfile0.b[10]
wr_io[11] <= regfile:regfile0.b[11]
wr_io[12] <= regfile:regfile0.b[12]
wr_io[13] <= regfile:regfile0.b[13]
wr_io[14] <= regfile:regfile0.b[14]
wr_io[15] <= regfile:regfile0.b[15]
addr_port[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
addr_port[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
addr_port[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
addr_port[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
addr_port[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
addr_port[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
addr_port[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
addr_port[7] <= immed[7].DB_MAX_OUTPUT_PORT_TYPE
intr_enabled <= regfile:regfile0.intr_enabled
mode <= regfile:regfile0.mode
e_int => regfile:regfile0.e_int
d_int => regfile:regfile0.d_int
ret_int => regfile:regfile0.ret_int
div_zero <= alu:alu0.div_zero
exception_cause[0] => regfile:regfile0.exception_cause[0]
exception_cause[1] => regfile:regfile0.exception_cause[1]
exception_cause[2] => regfile:regfile0.exception_cause[2]
exception_cause[3] => regfile:regfile0.exception_cause[3]
mem_exception => regfile:regfile0.mem_exception


|sisa|proc:proc0|datapath:datapath0|alu:alu0
x[0] => w_dummy.DATAB
x[0] => Div0.IN15
x[0] => Div1.IN15
x[0] => LessThan0.IN16
x[0] => LessThan1.IN16
x[0] => LessThan2.IN16
x[0] => LessThan3.IN16
x[0] => Equal6.IN15
x[0] => LessThan4.IN16
x[0] => LessThan5.IN16
x[0] => LessThan6.IN16
x[0] => LessThan7.IN16
x[0] => w_dummy.DATAB
x[0] => ShiftLeft0.IN32
x[0] => ShiftRight0.IN32
x[0] => ShiftRight1.IN32
x[0] => Add1.IN32
x[0] => w_dummy.IN0
x[0] => w_dummy.IN0
x[0] => w_dummy.IN0
x[0] => Add2.IN16
x[0] => Mult0.IN15
x[0] => Mult1.IN15
x[0] => w_dummy.DATAB
x[1] => w_dummy.DATAB
x[1] => Div0.IN14
x[1] => Div1.IN14
x[1] => LessThan0.IN15
x[1] => LessThan1.IN15
x[1] => LessThan2.IN15
x[1] => LessThan3.IN15
x[1] => Equal6.IN14
x[1] => LessThan4.IN15
x[1] => LessThan5.IN15
x[1] => LessThan6.IN15
x[1] => LessThan7.IN15
x[1] => w_dummy.DATAB
x[1] => ShiftLeft0.IN31
x[1] => ShiftRight0.IN31
x[1] => ShiftRight1.IN31
x[1] => Add1.IN31
x[1] => w_dummy.IN0
x[1] => w_dummy.IN0
x[1] => w_dummy.IN0
x[1] => Add2.IN15
x[1] => Mult0.IN14
x[1] => Mult1.IN14
x[1] => w_dummy.DATAB
x[2] => w_dummy.DATAB
x[2] => Div0.IN13
x[2] => Div1.IN13
x[2] => LessThan0.IN14
x[2] => LessThan1.IN14
x[2] => LessThan2.IN14
x[2] => LessThan3.IN14
x[2] => Equal6.IN13
x[2] => LessThan4.IN14
x[2] => LessThan5.IN14
x[2] => LessThan6.IN14
x[2] => LessThan7.IN14
x[2] => w_dummy.DATAB
x[2] => ShiftLeft0.IN30
x[2] => ShiftRight0.IN30
x[2] => ShiftRight1.IN30
x[2] => Add1.IN30
x[2] => w_dummy.IN0
x[2] => w_dummy.IN0
x[2] => w_dummy.IN0
x[2] => Add2.IN14
x[2] => Mult0.IN13
x[2] => Mult1.IN13
x[2] => w_dummy.DATAB
x[3] => w_dummy.DATAB
x[3] => Div0.IN12
x[3] => Div1.IN12
x[3] => LessThan0.IN13
x[3] => LessThan1.IN13
x[3] => LessThan2.IN13
x[3] => LessThan3.IN13
x[3] => Equal6.IN12
x[3] => LessThan4.IN13
x[3] => LessThan5.IN13
x[3] => LessThan6.IN13
x[3] => LessThan7.IN13
x[3] => w_dummy.DATAB
x[3] => ShiftLeft0.IN29
x[3] => ShiftRight0.IN29
x[3] => ShiftRight1.IN29
x[3] => Add1.IN29
x[3] => w_dummy.IN0
x[3] => w_dummy.IN0
x[3] => w_dummy.IN0
x[3] => Add2.IN13
x[3] => Mult0.IN12
x[3] => Mult1.IN12
x[3] => w_dummy.DATAB
x[4] => w_dummy.DATAB
x[4] => Div0.IN11
x[4] => Div1.IN11
x[4] => LessThan0.IN12
x[4] => LessThan1.IN12
x[4] => LessThan2.IN12
x[4] => LessThan3.IN12
x[4] => Equal6.IN11
x[4] => LessThan4.IN12
x[4] => LessThan5.IN12
x[4] => LessThan6.IN12
x[4] => LessThan7.IN12
x[4] => w_dummy.DATAB
x[4] => ShiftLeft0.IN28
x[4] => ShiftRight0.IN28
x[4] => ShiftRight1.IN28
x[4] => Add1.IN28
x[4] => w_dummy.IN0
x[4] => w_dummy.IN0
x[4] => w_dummy.IN0
x[4] => Add2.IN12
x[4] => Mult0.IN11
x[4] => Mult1.IN11
x[4] => w_dummy.DATAB
x[5] => w_dummy.DATAB
x[5] => Div0.IN10
x[5] => Div1.IN10
x[5] => LessThan0.IN11
x[5] => LessThan1.IN11
x[5] => LessThan2.IN11
x[5] => LessThan3.IN11
x[5] => Equal6.IN10
x[5] => LessThan4.IN11
x[5] => LessThan5.IN11
x[5] => LessThan6.IN11
x[5] => LessThan7.IN11
x[5] => w_dummy.DATAB
x[5] => ShiftLeft0.IN27
x[5] => ShiftRight0.IN27
x[5] => ShiftRight1.IN27
x[5] => Add1.IN27
x[5] => w_dummy.IN0
x[5] => w_dummy.IN0
x[5] => w_dummy.IN0
x[5] => Add2.IN11
x[5] => Mult0.IN10
x[5] => Mult1.IN10
x[5] => w_dummy.DATAB
x[6] => w_dummy.DATAB
x[6] => Div0.IN9
x[6] => Div1.IN9
x[6] => LessThan0.IN10
x[6] => LessThan1.IN10
x[6] => LessThan2.IN10
x[6] => LessThan3.IN10
x[6] => Equal6.IN9
x[6] => LessThan4.IN10
x[6] => LessThan5.IN10
x[6] => LessThan6.IN10
x[6] => LessThan7.IN10
x[6] => w_dummy.DATAB
x[6] => ShiftLeft0.IN26
x[6] => ShiftRight0.IN26
x[6] => ShiftRight1.IN26
x[6] => Add1.IN26
x[6] => w_dummy.IN0
x[6] => w_dummy.IN0
x[6] => w_dummy.IN0
x[6] => Add2.IN10
x[6] => Mult0.IN9
x[6] => Mult1.IN9
x[6] => w_dummy.DATAB
x[7] => w_dummy.DATAB
x[7] => Div0.IN8
x[7] => Div1.IN8
x[7] => LessThan0.IN9
x[7] => LessThan1.IN9
x[7] => LessThan2.IN9
x[7] => LessThan3.IN9
x[7] => Equal6.IN8
x[7] => LessThan4.IN9
x[7] => LessThan5.IN9
x[7] => LessThan6.IN9
x[7] => LessThan7.IN9
x[7] => w_dummy.DATAB
x[7] => ShiftLeft0.IN25
x[7] => ShiftRight0.IN25
x[7] => ShiftRight1.IN25
x[7] => Add1.IN25
x[7] => w_dummy.IN0
x[7] => w_dummy.IN0
x[7] => w_dummy.IN0
x[7] => Add2.IN9
x[7] => Mult0.IN8
x[7] => Mult1.IN8
x[7] => w_dummy.DATAB
x[8] => w_dummy.DATAB
x[8] => Div0.IN7
x[8] => Div1.IN7
x[8] => LessThan0.IN8
x[8] => LessThan1.IN8
x[8] => LessThan2.IN8
x[8] => LessThan3.IN8
x[8] => Equal6.IN7
x[8] => LessThan4.IN8
x[8] => LessThan5.IN8
x[8] => LessThan6.IN8
x[8] => LessThan7.IN8
x[8] => ShiftLeft0.IN24
x[8] => ShiftRight0.IN24
x[8] => ShiftRight1.IN24
x[8] => Add1.IN24
x[8] => w_dummy.IN0
x[8] => w_dummy.IN0
x[8] => w_dummy.IN0
x[8] => Add2.IN8
x[8] => Mult0.IN7
x[8] => Mult1.IN7
x[8] => w_dummy.DATAB
x[9] => w_dummy.DATAB
x[9] => Div0.IN6
x[9] => Div1.IN6
x[9] => LessThan0.IN7
x[9] => LessThan1.IN7
x[9] => LessThan2.IN7
x[9] => LessThan3.IN7
x[9] => Equal6.IN6
x[9] => LessThan4.IN7
x[9] => LessThan5.IN7
x[9] => LessThan6.IN7
x[9] => LessThan7.IN7
x[9] => ShiftLeft0.IN23
x[9] => ShiftRight0.IN23
x[9] => ShiftRight1.IN23
x[9] => Add1.IN23
x[9] => w_dummy.IN0
x[9] => w_dummy.IN0
x[9] => w_dummy.IN0
x[9] => Add2.IN7
x[9] => Mult0.IN6
x[9] => Mult1.IN6
x[9] => w_dummy.DATAB
x[10] => w_dummy.DATAB
x[10] => Div0.IN5
x[10] => Div1.IN5
x[10] => LessThan0.IN6
x[10] => LessThan1.IN6
x[10] => LessThan2.IN6
x[10] => LessThan3.IN6
x[10] => Equal6.IN5
x[10] => LessThan4.IN6
x[10] => LessThan5.IN6
x[10] => LessThan6.IN6
x[10] => LessThan7.IN6
x[10] => ShiftLeft0.IN22
x[10] => ShiftRight0.IN22
x[10] => ShiftRight1.IN22
x[10] => Add1.IN22
x[10] => w_dummy.IN0
x[10] => w_dummy.IN0
x[10] => w_dummy.IN0
x[10] => Add2.IN6
x[10] => Mult0.IN5
x[10] => Mult1.IN5
x[10] => w_dummy.DATAB
x[11] => w_dummy.DATAB
x[11] => Div0.IN4
x[11] => Div1.IN4
x[11] => LessThan0.IN5
x[11] => LessThan1.IN5
x[11] => LessThan2.IN5
x[11] => LessThan3.IN5
x[11] => Equal6.IN4
x[11] => LessThan4.IN5
x[11] => LessThan5.IN5
x[11] => LessThan6.IN5
x[11] => LessThan7.IN5
x[11] => ShiftLeft0.IN21
x[11] => ShiftRight0.IN21
x[11] => ShiftRight1.IN21
x[11] => Add1.IN21
x[11] => w_dummy.IN0
x[11] => w_dummy.IN0
x[11] => w_dummy.IN0
x[11] => Add2.IN5
x[11] => Mult0.IN4
x[11] => Mult1.IN4
x[11] => w_dummy.DATAB
x[12] => w_dummy.DATAB
x[12] => Div0.IN3
x[12] => Div1.IN3
x[12] => LessThan0.IN4
x[12] => LessThan1.IN4
x[12] => LessThan2.IN4
x[12] => LessThan3.IN4
x[12] => Equal6.IN3
x[12] => LessThan4.IN4
x[12] => LessThan5.IN4
x[12] => LessThan6.IN4
x[12] => LessThan7.IN4
x[12] => ShiftLeft0.IN20
x[12] => ShiftRight0.IN20
x[12] => ShiftRight1.IN20
x[12] => Add1.IN20
x[12] => w_dummy.IN0
x[12] => w_dummy.IN0
x[12] => w_dummy.IN0
x[12] => Add2.IN4
x[12] => Mult0.IN3
x[12] => Mult1.IN3
x[12] => w_dummy.DATAB
x[13] => w_dummy.DATAB
x[13] => Div0.IN2
x[13] => Div1.IN2
x[13] => LessThan0.IN3
x[13] => LessThan1.IN3
x[13] => LessThan2.IN3
x[13] => LessThan3.IN3
x[13] => Equal6.IN2
x[13] => LessThan4.IN3
x[13] => LessThan5.IN3
x[13] => LessThan6.IN3
x[13] => LessThan7.IN3
x[13] => ShiftLeft0.IN19
x[13] => ShiftRight0.IN19
x[13] => ShiftRight1.IN19
x[13] => Add1.IN19
x[13] => w_dummy.IN0
x[13] => w_dummy.IN0
x[13] => w_dummy.IN0
x[13] => Add2.IN3
x[13] => Mult0.IN2
x[13] => Mult1.IN2
x[13] => w_dummy.DATAB
x[14] => w_dummy.DATAB
x[14] => Div0.IN1
x[14] => Div1.IN1
x[14] => LessThan0.IN2
x[14] => LessThan1.IN2
x[14] => LessThan2.IN2
x[14] => LessThan3.IN2
x[14] => Equal6.IN1
x[14] => LessThan4.IN2
x[14] => LessThan5.IN2
x[14] => LessThan6.IN2
x[14] => LessThan7.IN2
x[14] => ShiftLeft0.IN18
x[14] => ShiftRight0.IN18
x[14] => ShiftRight1.IN18
x[14] => Add1.IN18
x[14] => w_dummy.IN0
x[14] => w_dummy.IN0
x[14] => w_dummy.IN0
x[14] => Add2.IN2
x[14] => Mult0.IN1
x[14] => Mult1.IN1
x[14] => w_dummy.DATAB
x[15] => w_dummy.DATAB
x[15] => Div0.IN0
x[15] => Div1.IN0
x[15] => LessThan0.IN1
x[15] => LessThan1.IN1
x[15] => LessThan2.IN1
x[15] => LessThan3.IN1
x[15] => Equal6.IN0
x[15] => LessThan4.IN1
x[15] => LessThan5.IN1
x[15] => LessThan6.IN1
x[15] => LessThan7.IN1
x[15] => ShiftLeft0.IN17
x[15] => ShiftRight0.IN17
x[15] => ShiftRight1.IN16
x[15] => ShiftRight1.IN17
x[15] => Add1.IN17
x[15] => w_dummy.IN0
x[15] => w_dummy.IN0
x[15] => w_dummy.IN0
x[15] => Add2.IN1
x[15] => Mult0.IN0
x[15] => Mult1.IN0
x[15] => w_dummy.DATAB
y[0] => w_dummy.DATAA
y[0] => Div0.IN31
y[0] => Div1.IN31
y[0] => LessThan0.IN32
y[0] => LessThan1.IN32
y[0] => LessThan2.IN32
y[0] => LessThan3.IN32
y[0] => Equal6.IN31
y[0] => LessThan4.IN32
y[0] => LessThan5.IN32
y[0] => LessThan6.IN32
y[0] => LessThan7.IN32
y[0] => w_dummy.DATAB
y[0] => w_dummy.DATAB
y[0] => w_dummy.IN0
y[0] => w_dummy.IN1
y[0] => w_dummy.IN1
y[0] => w_dummy.IN1
y[0] => Add2.IN32
y[0] => Mult0.IN31
y[0] => Mult1.IN31
y[0] => Add1.IN16
y[0] => Equal14.IN15
y[1] => w_dummy.DATAA
y[1] => Div0.IN30
y[1] => Div1.IN30
y[1] => LessThan0.IN31
y[1] => LessThan1.IN31
y[1] => LessThan2.IN31
y[1] => LessThan3.IN31
y[1] => Equal6.IN30
y[1] => LessThan4.IN31
y[1] => LessThan5.IN31
y[1] => LessThan6.IN31
y[1] => LessThan7.IN31
y[1] => w_dummy.DATAB
y[1] => w_dummy.DATAB
y[1] => w_dummy.IN0
y[1] => w_dummy.IN1
y[1] => w_dummy.IN1
y[1] => w_dummy.IN1
y[1] => Add2.IN31
y[1] => Mult0.IN30
y[1] => Mult1.IN30
y[1] => Add1.IN15
y[1] => Equal14.IN14
y[2] => w_dummy.DATAA
y[2] => Div0.IN29
y[2] => Div1.IN29
y[2] => LessThan0.IN30
y[2] => LessThan1.IN30
y[2] => LessThan2.IN30
y[2] => LessThan3.IN30
y[2] => Equal6.IN29
y[2] => LessThan4.IN30
y[2] => LessThan5.IN30
y[2] => LessThan6.IN30
y[2] => LessThan7.IN30
y[2] => w_dummy.DATAB
y[2] => w_dummy.DATAB
y[2] => w_dummy.IN0
y[2] => w_dummy.IN1
y[2] => w_dummy.IN1
y[2] => w_dummy.IN1
y[2] => Add2.IN30
y[2] => Mult0.IN29
y[2] => Mult1.IN29
y[2] => Add1.IN14
y[2] => Equal14.IN13
y[3] => w_dummy.DATAA
y[3] => Div0.IN28
y[3] => Div1.IN28
y[3] => LessThan0.IN29
y[3] => LessThan1.IN29
y[3] => LessThan2.IN29
y[3] => LessThan3.IN29
y[3] => Equal6.IN28
y[3] => LessThan4.IN29
y[3] => LessThan5.IN29
y[3] => LessThan6.IN29
y[3] => LessThan7.IN29
y[3] => w_dummy.DATAB
y[3] => w_dummy.DATAB
y[3] => w_dummy.IN0
y[3] => w_dummy.IN1
y[3] => w_dummy.IN1
y[3] => w_dummy.IN1
y[3] => Add2.IN29
y[3] => Mult0.IN28
y[3] => Mult1.IN28
y[3] => Add1.IN13
y[3] => Equal14.IN12
y[4] => w_dummy.DATAA
y[4] => Div0.IN27
y[4] => Div1.IN27
y[4] => LessThan0.IN28
y[4] => LessThan1.IN28
y[4] => LessThan2.IN28
y[4] => LessThan3.IN28
y[4] => Equal6.IN27
y[4] => LessThan4.IN28
y[4] => LessThan5.IN28
y[4] => LessThan6.IN28
y[4] => LessThan7.IN28
y[4] => w_dummy.DATAB
y[4] => w_dummy.DATAB
y[4] => w_dummy.IN0
y[4] => w_dummy.IN1
y[4] => w_dummy.IN1
y[4] => w_dummy.IN1
y[4] => Add2.IN28
y[4] => Mult0.IN27
y[4] => Mult1.IN27
y[4] => Add1.IN12
y[4] => Equal14.IN11
y[5] => w_dummy.DATAA
y[5] => Div0.IN26
y[5] => Div1.IN26
y[5] => LessThan0.IN27
y[5] => LessThan1.IN27
y[5] => LessThan2.IN27
y[5] => LessThan3.IN27
y[5] => Equal6.IN26
y[5] => LessThan4.IN27
y[5] => LessThan5.IN27
y[5] => LessThan6.IN27
y[5] => LessThan7.IN27
y[5] => w_dummy.DATAB
y[5] => w_dummy.DATAB
y[5] => w_dummy.IN0
y[5] => w_dummy.IN1
y[5] => w_dummy.IN1
y[5] => w_dummy.IN1
y[5] => Add2.IN27
y[5] => Mult0.IN26
y[5] => Mult1.IN26
y[5] => Add1.IN11
y[5] => Equal14.IN10
y[6] => w_dummy.DATAA
y[6] => Div0.IN25
y[6] => Div1.IN25
y[6] => LessThan0.IN26
y[6] => LessThan1.IN26
y[6] => LessThan2.IN26
y[6] => LessThan3.IN26
y[6] => Equal6.IN25
y[6] => LessThan4.IN26
y[6] => LessThan5.IN26
y[6] => LessThan6.IN26
y[6] => LessThan7.IN26
y[6] => w_dummy.DATAB
y[6] => w_dummy.DATAB
y[6] => w_dummy.IN0
y[6] => w_dummy.IN1
y[6] => w_dummy.IN1
y[6] => w_dummy.IN1
y[6] => Add2.IN26
y[6] => Mult0.IN25
y[6] => Mult1.IN25
y[6] => Add1.IN10
y[6] => Equal14.IN9
y[7] => w_dummy.DATAA
y[7] => Div0.IN24
y[7] => Div1.IN24
y[7] => LessThan0.IN25
y[7] => LessThan1.IN25
y[7] => LessThan2.IN25
y[7] => LessThan3.IN25
y[7] => Equal6.IN24
y[7] => LessThan4.IN25
y[7] => LessThan5.IN25
y[7] => LessThan6.IN25
y[7] => LessThan7.IN25
y[7] => w_dummy.DATAB
y[7] => w_dummy.DATAB
y[7] => w_dummy.IN0
y[7] => w_dummy.IN1
y[7] => w_dummy.IN1
y[7] => w_dummy.IN1
y[7] => Add2.IN25
y[7] => Mult0.IN24
y[7] => Mult1.IN24
y[7] => Add1.IN9
y[7] => Equal14.IN8
y[8] => w_dummy.DATAA
y[8] => Div0.IN23
y[8] => Div1.IN23
y[8] => LessThan0.IN24
y[8] => LessThan1.IN24
y[8] => LessThan2.IN24
y[8] => LessThan3.IN24
y[8] => Equal6.IN23
y[8] => LessThan4.IN24
y[8] => LessThan5.IN24
y[8] => LessThan6.IN24
y[8] => LessThan7.IN24
y[8] => w_dummy.DATAB
y[8] => w_dummy.IN0
y[8] => w_dummy.IN1
y[8] => w_dummy.IN1
y[8] => w_dummy.IN1
y[8] => Add2.IN24
y[8] => Mult0.IN23
y[8] => Mult1.IN23
y[8] => Add1.IN8
y[8] => Equal14.IN7
y[9] => w_dummy.DATAA
y[9] => Div0.IN22
y[9] => Div1.IN22
y[9] => LessThan0.IN23
y[9] => LessThan1.IN23
y[9] => LessThan2.IN23
y[9] => LessThan3.IN23
y[9] => Equal6.IN22
y[9] => LessThan4.IN23
y[9] => LessThan5.IN23
y[9] => LessThan6.IN23
y[9] => LessThan7.IN23
y[9] => w_dummy.DATAB
y[9] => w_dummy.IN0
y[9] => w_dummy.IN1
y[9] => w_dummy.IN1
y[9] => w_dummy.IN1
y[9] => Add2.IN23
y[9] => Mult0.IN22
y[9] => Mult1.IN22
y[9] => Add1.IN7
y[9] => Equal14.IN6
y[10] => w_dummy.DATAA
y[10] => Div0.IN21
y[10] => Div1.IN21
y[10] => LessThan0.IN22
y[10] => LessThan1.IN22
y[10] => LessThan2.IN22
y[10] => LessThan3.IN22
y[10] => Equal6.IN21
y[10] => LessThan4.IN22
y[10] => LessThan5.IN22
y[10] => LessThan6.IN22
y[10] => LessThan7.IN22
y[10] => w_dummy.DATAB
y[10] => w_dummy.IN0
y[10] => w_dummy.IN1
y[10] => w_dummy.IN1
y[10] => w_dummy.IN1
y[10] => Add2.IN22
y[10] => Mult0.IN21
y[10] => Mult1.IN21
y[10] => Add1.IN6
y[10] => Equal14.IN5
y[11] => w_dummy.DATAA
y[11] => Div0.IN20
y[11] => Div1.IN20
y[11] => LessThan0.IN21
y[11] => LessThan1.IN21
y[11] => LessThan2.IN21
y[11] => LessThan3.IN21
y[11] => Equal6.IN20
y[11] => LessThan4.IN21
y[11] => LessThan5.IN21
y[11] => LessThan6.IN21
y[11] => LessThan7.IN21
y[11] => w_dummy.DATAB
y[11] => w_dummy.IN0
y[11] => w_dummy.IN1
y[11] => w_dummy.IN1
y[11] => w_dummy.IN1
y[11] => Add2.IN21
y[11] => Mult0.IN20
y[11] => Mult1.IN20
y[11] => Add1.IN5
y[11] => Equal14.IN4
y[12] => w_dummy.DATAA
y[12] => Div0.IN19
y[12] => Div1.IN19
y[12] => LessThan0.IN20
y[12] => LessThan1.IN20
y[12] => LessThan2.IN20
y[12] => LessThan3.IN20
y[12] => Equal6.IN19
y[12] => LessThan4.IN20
y[12] => LessThan5.IN20
y[12] => LessThan6.IN20
y[12] => LessThan7.IN20
y[12] => w_dummy.DATAB
y[12] => w_dummy.IN0
y[12] => w_dummy.IN1
y[12] => w_dummy.IN1
y[12] => w_dummy.IN1
y[12] => Add2.IN20
y[12] => Mult0.IN19
y[12] => Mult1.IN19
y[12] => Add1.IN4
y[12] => Equal14.IN3
y[13] => w_dummy.DATAA
y[13] => Div0.IN18
y[13] => Div1.IN18
y[13] => LessThan0.IN19
y[13] => LessThan1.IN19
y[13] => LessThan2.IN19
y[13] => LessThan3.IN19
y[13] => Equal6.IN18
y[13] => LessThan4.IN19
y[13] => LessThan5.IN19
y[13] => LessThan6.IN19
y[13] => LessThan7.IN19
y[13] => w_dummy.DATAB
y[13] => w_dummy.IN0
y[13] => w_dummy.IN1
y[13] => w_dummy.IN1
y[13] => w_dummy.IN1
y[13] => Add2.IN19
y[13] => Mult0.IN18
y[13] => Mult1.IN18
y[13] => Add1.IN3
y[13] => Equal14.IN2
y[14] => w_dummy.DATAA
y[14] => Div0.IN17
y[14] => Div1.IN17
y[14] => LessThan0.IN18
y[14] => LessThan1.IN18
y[14] => LessThan2.IN18
y[14] => LessThan3.IN18
y[14] => Equal6.IN17
y[14] => LessThan4.IN18
y[14] => LessThan5.IN18
y[14] => LessThan6.IN18
y[14] => LessThan7.IN18
y[14] => w_dummy.DATAB
y[14] => w_dummy.IN0
y[14] => w_dummy.IN1
y[14] => w_dummy.IN1
y[14] => w_dummy.IN1
y[14] => Add2.IN18
y[14] => Mult0.IN17
y[14] => Mult1.IN17
y[14] => Add1.IN2
y[14] => Equal14.IN1
y[15] => w_dummy.DATAA
y[15] => Div0.IN16
y[15] => Div1.IN16
y[15] => LessThan0.IN17
y[15] => LessThan1.IN17
y[15] => LessThan2.IN17
y[15] => LessThan3.IN17
y[15] => Equal6.IN16
y[15] => LessThan4.IN17
y[15] => LessThan5.IN17
y[15] => LessThan6.IN17
y[15] => LessThan7.IN17
y[15] => w_dummy.DATAB
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => Add2.IN17
y[15] => Mult0.IN16
y[15] => Mult1.IN16
y[15] => Add0.IN31
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => Add1.IN1
y[15] => Equal14.IN0
op[0] => Equal0.IN1
op[0] => Equal1.IN2
op[0] => Equal4.IN1
op[0] => Equal9.IN2
op[0] => Equal10.IN2
op[1] => Equal0.IN0
op[1] => Equal1.IN1
op[1] => Equal4.IN2
op[1] => Equal9.IN1
op[1] => Equal10.IN1
op[2] => Equal0.IN2
op[2] => Equal1.IN0
op[2] => Equal4.IN0
op[2] => Equal9.IN0
op[2] => Equal10.IN0
func[0] => Equal2.IN2
func[0] => Equal3.IN1
func[0] => Equal5.IN2
func[0] => Equal7.IN2
func[0] => Equal8.IN2
func[0] => Equal11.IN2
func[0] => Equal12.IN0
func[0] => Equal13.IN1
func[1] => Equal2.IN0
func[1] => Equal3.IN0
func[1] => Equal5.IN1
func[1] => Equal7.IN1
func[1] => Equal8.IN1
func[1] => Equal11.IN1
func[1] => Equal12.IN2
func[1] => Equal13.IN2
func[2] => Equal2.IN1
func[2] => Equal3.IN2
func[2] => Equal5.IN0
func[2] => Equal7.IN0
func[2] => Equal8.IN0
func[2] => Equal11.IN0
func[2] => Equal12.IN1
func[2] => Equal13.IN0
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
div_zero <= div_zero.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|datapath:datapath0|regfile:regfile0
reset => system_regfile:system_regfile0.reset
clk => system_regfile:system_regfile0.clk
clk => generalp_regfile:generalp_regfile0.clk
wrd_gp => generalp_regfile:generalp_regfile0.wrd
wrd_sys => system_regfile:system_regfile0.wrd
RD_SYS_GP => a.IN0
RD_SYS_GP => a.IN0
exception => system_regfile:system_regfile0.exception
exception => a.IN1
exception => a.IN1
e_int => system_regfile:system_regfile0.e_int
d_int => system_regfile:system_regfile0.d_int
ret_int => system_regfile:system_regfile0.ret_int
d[0] => system_regfile:system_regfile0.d[0]
d[0] => generalp_regfile:generalp_regfile0.d[0]
d[1] => system_regfile:system_regfile0.d[1]
d[1] => generalp_regfile:generalp_regfile0.d[1]
d[2] => system_regfile:system_regfile0.d[2]
d[2] => generalp_regfile:generalp_regfile0.d[2]
d[3] => system_regfile:system_regfile0.d[3]
d[3] => generalp_regfile:generalp_regfile0.d[3]
d[4] => system_regfile:system_regfile0.d[4]
d[4] => generalp_regfile:generalp_regfile0.d[4]
d[5] => system_regfile:system_regfile0.d[5]
d[5] => generalp_regfile:generalp_regfile0.d[5]
d[6] => system_regfile:system_regfile0.d[6]
d[6] => generalp_regfile:generalp_regfile0.d[6]
d[7] => system_regfile:system_regfile0.d[7]
d[7] => generalp_regfile:generalp_regfile0.d[7]
d[8] => system_regfile:system_regfile0.d[8]
d[8] => generalp_regfile:generalp_regfile0.d[8]
d[9] => system_regfile:system_regfile0.d[9]
d[9] => generalp_regfile:generalp_regfile0.d[9]
d[10] => system_regfile:system_regfile0.d[10]
d[10] => generalp_regfile:generalp_regfile0.d[10]
d[11] => system_regfile:system_regfile0.d[11]
d[11] => generalp_regfile:generalp_regfile0.d[11]
d[12] => system_regfile:system_regfile0.d[12]
d[12] => generalp_regfile:generalp_regfile0.d[12]
d[13] => system_regfile:system_regfile0.d[13]
d[13] => generalp_regfile:generalp_regfile0.d[13]
d[14] => system_regfile:system_regfile0.d[14]
d[14] => generalp_regfile:generalp_regfile0.d[14]
d[15] => system_regfile:system_regfile0.d[15]
d[15] => generalp_regfile:generalp_regfile0.d[15]
addr_a[0] => system_regfile:system_regfile0.addr_a[0]
addr_a[0] => generalp_regfile:generalp_regfile0.addr_a[0]
addr_a[1] => system_regfile:system_regfile0.addr_a[1]
addr_a[1] => generalp_regfile:generalp_regfile0.addr_a[1]
addr_a[2] => system_regfile:system_regfile0.addr_a[2]
addr_a[2] => generalp_regfile:generalp_regfile0.addr_a[2]
addr_b[0] => generalp_regfile:generalp_regfile0.addr_b[0]
addr_b[1] => generalp_regfile:generalp_regfile0.addr_b[1]
addr_b[2] => generalp_regfile:generalp_regfile0.addr_b[2]
addr_d[0] => system_regfile:system_regfile0.addr_d[0]
addr_d[0] => generalp_regfile:generalp_regfile0.addr_d[0]
addr_d[1] => system_regfile:system_regfile0.addr_d[1]
addr_d[1] => generalp_regfile:generalp_regfile0.addr_d[1]
addr_d[2] => system_regfile:system_regfile0.addr_d[2]
addr_d[2] => generalp_regfile:generalp_regfile0.addr_d[2]
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= generalp_regfile:generalp_regfile0.b[0]
b[1] <= generalp_regfile:generalp_regfile0.b[1]
b[2] <= generalp_regfile:generalp_regfile0.b[2]
b[3] <= generalp_regfile:generalp_regfile0.b[3]
b[4] <= generalp_regfile:generalp_regfile0.b[4]
b[5] <= generalp_regfile:generalp_regfile0.b[5]
b[6] <= generalp_regfile:generalp_regfile0.b[6]
b[7] <= generalp_regfile:generalp_regfile0.b[7]
b[8] <= generalp_regfile:generalp_regfile0.b[8]
b[9] <= generalp_regfile:generalp_regfile0.b[9]
b[10] <= generalp_regfile:generalp_regfile0.b[10]
b[11] <= generalp_regfile:generalp_regfile0.b[11]
b[12] <= generalp_regfile:generalp_regfile0.b[12]
b[13] <= generalp_regfile:generalp_regfile0.b[13]
b[14] <= generalp_regfile:generalp_regfile0.b[14]
b[15] <= generalp_regfile:generalp_regfile0.b[15]
intr_enabled <= system_regfile:system_regfile0.intr_enabled
mode <= system_regfile:system_regfile0.mode
addr_m[0] => system_regfile:system_regfile0.addr_m[0]
addr_m[1] => system_regfile:system_regfile0.addr_m[1]
addr_m[2] => system_regfile:system_regfile0.addr_m[2]
addr_m[3] => system_regfile:system_regfile0.addr_m[3]
addr_m[4] => system_regfile:system_regfile0.addr_m[4]
addr_m[5] => system_regfile:system_regfile0.addr_m[5]
addr_m[6] => system_regfile:system_regfile0.addr_m[6]
addr_m[7] => system_regfile:system_regfile0.addr_m[7]
addr_m[8] => system_regfile:system_regfile0.addr_m[8]
addr_m[9] => system_regfile:system_regfile0.addr_m[9]
addr_m[10] => system_regfile:system_regfile0.addr_m[10]
addr_m[11] => system_regfile:system_regfile0.addr_m[11]
addr_m[12] => system_regfile:system_regfile0.addr_m[12]
addr_m[13] => system_regfile:system_regfile0.addr_m[13]
addr_m[14] => system_regfile:system_regfile0.addr_m[14]
addr_m[15] => system_regfile:system_regfile0.addr_m[15]
mem_exception => system_regfile:system_regfile0.mem_exception
exception_cause[0] => system_regfile:system_regfile0.exception_cause[0]
exception_cause[1] => system_regfile:system_regfile0.exception_cause[1]
exception_cause[2] => system_regfile:system_regfile0.exception_cause[2]
exception_cause[3] => system_regfile:system_regfile0.exception_cause[3]


|sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0
reset => regs_sys[0][0].ACLR
reset => regs_sys[0][1].ACLR
reset => regs_sys[0][2].ACLR
reset => regs_sys[0][3].ACLR
reset => regs_sys[0][4].ACLR
reset => regs_sys[0][5].ACLR
reset => regs_sys[0][6].ACLR
reset => regs_sys[0][7].ACLR
reset => regs_sys[0][8].ACLR
reset => regs_sys[0][9].ACLR
reset => regs_sys[0][10].ACLR
reset => regs_sys[0][11].ACLR
reset => regs_sys[0][12].ACLR
reset => regs_sys[0][13].ACLR
reset => regs_sys[0][14].ACLR
reset => regs_sys[0][15].ACLR
reset => regs_sys[1][0].ACLR
reset => regs_sys[1][1].ACLR
reset => regs_sys[1][2].ACLR
reset => regs_sys[1][3].ACLR
reset => regs_sys[1][4].ACLR
reset => regs_sys[1][5].ACLR
reset => regs_sys[1][6].ACLR
reset => regs_sys[1][7].ACLR
reset => regs_sys[1][8].ACLR
reset => regs_sys[1][9].ACLR
reset => regs_sys[1][10].ACLR
reset => regs_sys[1][11].ACLR
reset => regs_sys[1][12].ACLR
reset => regs_sys[1][13].ACLR
reset => regs_sys[1][14].ACLR
reset => regs_sys[1][15].ACLR
reset => regs_sys[2][0].ACLR
reset => regs_sys[2][1].ACLR
reset => regs_sys[2][2].ACLR
reset => regs_sys[2][3].ACLR
reset => regs_sys[2][4].ACLR
reset => regs_sys[2][5].ACLR
reset => regs_sys[2][6].ACLR
reset => regs_sys[2][7].ACLR
reset => regs_sys[2][8].ACLR
reset => regs_sys[2][9].ACLR
reset => regs_sys[2][10].ACLR
reset => regs_sys[2][11].ACLR
reset => regs_sys[2][12].ACLR
reset => regs_sys[2][13].ACLR
reset => regs_sys[2][14].ACLR
reset => regs_sys[2][15].ACLR
reset => regs_sys[3][0].ACLR
reset => regs_sys[3][1].ACLR
reset => regs_sys[3][2].ACLR
reset => regs_sys[3][3].ACLR
reset => regs_sys[3][4].ACLR
reset => regs_sys[3][5].ACLR
reset => regs_sys[3][6].ACLR
reset => regs_sys[3][7].ACLR
reset => regs_sys[3][8].ACLR
reset => regs_sys[3][9].ACLR
reset => regs_sys[3][10].ACLR
reset => regs_sys[3][11].ACLR
reset => regs_sys[3][12].ACLR
reset => regs_sys[3][13].ACLR
reset => regs_sys[3][14].ACLR
reset => regs_sys[3][15].ACLR
reset => regs_sys[4][0].ACLR
reset => regs_sys[4][1].ACLR
reset => regs_sys[4][2].ACLR
reset => regs_sys[4][3].ACLR
reset => regs_sys[4][4].ACLR
reset => regs_sys[4][5].ACLR
reset => regs_sys[4][6].ACLR
reset => regs_sys[4][7].ACLR
reset => regs_sys[4][8].ACLR
reset => regs_sys[4][9].ACLR
reset => regs_sys[4][10].ACLR
reset => regs_sys[4][11].ACLR
reset => regs_sys[4][12].ACLR
reset => regs_sys[4][13].ACLR
reset => regs_sys[4][14].ACLR
reset => regs_sys[4][15].ACLR
reset => regs_sys[5][0].ACLR
reset => regs_sys[5][1].ACLR
reset => regs_sys[5][2].ACLR
reset => regs_sys[5][3].ACLR
reset => regs_sys[5][4].ACLR
reset => regs_sys[5][5].ACLR
reset => regs_sys[5][6].ACLR
reset => regs_sys[5][7].ACLR
reset => regs_sys[5][8].ACLR
reset => regs_sys[5][9].ACLR
reset => regs_sys[5][10].ACLR
reset => regs_sys[5][11].ACLR
reset => regs_sys[5][12].ACLR
reset => regs_sys[5][13].ACLR
reset => regs_sys[5][14].ACLR
reset => regs_sys[5][15].ACLR
reset => regs_sys[6][0].ACLR
reset => regs_sys[6][1].ACLR
reset => regs_sys[6][2].ACLR
reset => regs_sys[6][3].ACLR
reset => regs_sys[6][4].ACLR
reset => regs_sys[6][5].ACLR
reset => regs_sys[6][6].ACLR
reset => regs_sys[6][7].ACLR
reset => regs_sys[6][8].ACLR
reset => regs_sys[6][9].ACLR
reset => regs_sys[6][10].ACLR
reset => regs_sys[6][11].ACLR
reset => regs_sys[6][12].ACLR
reset => regs_sys[6][13].ACLR
reset => regs_sys[6][14].ACLR
reset => regs_sys[6][15].ACLR
reset => regs_sys[7][0].PRESET
reset => regs_sys[7][15].ENA
reset => regs_sys[7][14].ENA
reset => regs_sys[7][13].ENA
reset => regs_sys[7][12].ENA
reset => regs_sys[7][11].ENA
reset => regs_sys[7][10].ENA
reset => regs_sys[7][9].ENA
reset => regs_sys[7][8].ENA
reset => regs_sys[7][7].ENA
reset => regs_sys[7][6].ENA
reset => regs_sys[7][5].ENA
reset => regs_sys[7][4].ENA
reset => regs_sys[7][3].ENA
reset => regs_sys[7][2].ENA
reset => regs_sys[7][1].ENA
clk => regs_sys[0][0].CLK
clk => regs_sys[0][1].CLK
clk => regs_sys[0][2].CLK
clk => regs_sys[0][3].CLK
clk => regs_sys[0][4].CLK
clk => regs_sys[0][5].CLK
clk => regs_sys[0][6].CLK
clk => regs_sys[0][7].CLK
clk => regs_sys[0][8].CLK
clk => regs_sys[0][9].CLK
clk => regs_sys[0][10].CLK
clk => regs_sys[0][11].CLK
clk => regs_sys[0][12].CLK
clk => regs_sys[0][13].CLK
clk => regs_sys[0][14].CLK
clk => regs_sys[0][15].CLK
clk => regs_sys[1][0].CLK
clk => regs_sys[1][1].CLK
clk => regs_sys[1][2].CLK
clk => regs_sys[1][3].CLK
clk => regs_sys[1][4].CLK
clk => regs_sys[1][5].CLK
clk => regs_sys[1][6].CLK
clk => regs_sys[1][7].CLK
clk => regs_sys[1][8].CLK
clk => regs_sys[1][9].CLK
clk => regs_sys[1][10].CLK
clk => regs_sys[1][11].CLK
clk => regs_sys[1][12].CLK
clk => regs_sys[1][13].CLK
clk => regs_sys[1][14].CLK
clk => regs_sys[1][15].CLK
clk => regs_sys[2][0].CLK
clk => regs_sys[2][1].CLK
clk => regs_sys[2][2].CLK
clk => regs_sys[2][3].CLK
clk => regs_sys[2][4].CLK
clk => regs_sys[2][5].CLK
clk => regs_sys[2][6].CLK
clk => regs_sys[2][7].CLK
clk => regs_sys[2][8].CLK
clk => regs_sys[2][9].CLK
clk => regs_sys[2][10].CLK
clk => regs_sys[2][11].CLK
clk => regs_sys[2][12].CLK
clk => regs_sys[2][13].CLK
clk => regs_sys[2][14].CLK
clk => regs_sys[2][15].CLK
clk => regs_sys[3][0].CLK
clk => regs_sys[3][1].CLK
clk => regs_sys[3][2].CLK
clk => regs_sys[3][3].CLK
clk => regs_sys[3][4].CLK
clk => regs_sys[3][5].CLK
clk => regs_sys[3][6].CLK
clk => regs_sys[3][7].CLK
clk => regs_sys[3][8].CLK
clk => regs_sys[3][9].CLK
clk => regs_sys[3][10].CLK
clk => regs_sys[3][11].CLK
clk => regs_sys[3][12].CLK
clk => regs_sys[3][13].CLK
clk => regs_sys[3][14].CLK
clk => regs_sys[3][15].CLK
clk => regs_sys[4][0].CLK
clk => regs_sys[4][1].CLK
clk => regs_sys[4][2].CLK
clk => regs_sys[4][3].CLK
clk => regs_sys[4][4].CLK
clk => regs_sys[4][5].CLK
clk => regs_sys[4][6].CLK
clk => regs_sys[4][7].CLK
clk => regs_sys[4][8].CLK
clk => regs_sys[4][9].CLK
clk => regs_sys[4][10].CLK
clk => regs_sys[4][11].CLK
clk => regs_sys[4][12].CLK
clk => regs_sys[4][13].CLK
clk => regs_sys[4][14].CLK
clk => regs_sys[4][15].CLK
clk => regs_sys[5][0].CLK
clk => regs_sys[5][1].CLK
clk => regs_sys[5][2].CLK
clk => regs_sys[5][3].CLK
clk => regs_sys[5][4].CLK
clk => regs_sys[5][5].CLK
clk => regs_sys[5][6].CLK
clk => regs_sys[5][7].CLK
clk => regs_sys[5][8].CLK
clk => regs_sys[5][9].CLK
clk => regs_sys[5][10].CLK
clk => regs_sys[5][11].CLK
clk => regs_sys[5][12].CLK
clk => regs_sys[5][13].CLK
clk => regs_sys[5][14].CLK
clk => regs_sys[5][15].CLK
clk => regs_sys[6][0].CLK
clk => regs_sys[6][1].CLK
clk => regs_sys[6][2].CLK
clk => regs_sys[6][3].CLK
clk => regs_sys[6][4].CLK
clk => regs_sys[6][5].CLK
clk => regs_sys[6][6].CLK
clk => regs_sys[6][7].CLK
clk => regs_sys[6][8].CLK
clk => regs_sys[6][9].CLK
clk => regs_sys[6][10].CLK
clk => regs_sys[6][11].CLK
clk => regs_sys[6][12].CLK
clk => regs_sys[6][13].CLK
clk => regs_sys[6][14].CLK
clk => regs_sys[6][15].CLK
clk => regs_sys[7][0].CLK
clk => regs_sys[7][1].CLK
clk => regs_sys[7][2].CLK
clk => regs_sys[7][3].CLK
clk => regs_sys[7][4].CLK
clk => regs_sys[7][5].CLK
clk => regs_sys[7][6].CLK
clk => regs_sys[7][7].CLK
clk => regs_sys[7][8].CLK
clk => regs_sys[7][9].CLK
clk => regs_sys[7][10].CLK
clk => regs_sys[7][11].CLK
clk => regs_sys[7][12].CLK
clk => regs_sys[7][13].CLK
clk => regs_sys[7][14].CLK
clk => regs_sys[7][15].CLK
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys.OUTPUTSELECT
wrd => regs_sys[6][15].ENA
wrd => regs_sys[6][14].ENA
wrd => regs_sys[6][13].ENA
wrd => regs_sys[6][12].ENA
wrd => regs_sys[6][11].ENA
wrd => regs_sys[6][10].ENA
wrd => regs_sys[6][9].ENA
wrd => regs_sys[6][8].ENA
wrd => regs_sys[6][7].ENA
wrd => regs_sys[6][6].ENA
wrd => regs_sys[6][5].ENA
wrd => regs_sys[6][4].ENA
wrd => regs_sys[6][3].ENA
wrd => regs_sys[6][2].ENA
wrd => regs_sys[6][1].ENA
wrd => regs_sys[6][0].ENA
wrd => regs_sys[5][15].ENA
wrd => regs_sys[5][14].ENA
wrd => regs_sys[5][13].ENA
wrd => regs_sys[5][12].ENA
wrd => regs_sys[5][11].ENA
wrd => regs_sys[5][10].ENA
wrd => regs_sys[5][9].ENA
wrd => regs_sys[5][8].ENA
wrd => regs_sys[5][7].ENA
wrd => regs_sys[5][6].ENA
wrd => regs_sys[5][5].ENA
wrd => regs_sys[5][4].ENA
wrd => regs_sys[5][3].ENA
wrd => regs_sys[5][2].ENA
wrd => regs_sys[5][1].ENA
wrd => regs_sys[5][0].ENA
wrd => regs_sys[4][15].ENA
wrd => regs_sys[4][14].ENA
wrd => regs_sys[4][13].ENA
wrd => regs_sys[4][12].ENA
wrd => regs_sys[4][11].ENA
wrd => regs_sys[4][10].ENA
wrd => regs_sys[4][9].ENA
wrd => regs_sys[4][8].ENA
wrd => regs_sys[4][7].ENA
wrd => regs_sys[4][6].ENA
wrd => regs_sys[4][5].ENA
wrd => regs_sys[4][4].ENA
wrd => regs_sys[4][3].ENA
wrd => regs_sys[4][2].ENA
wrd => regs_sys[4][1].ENA
wrd => regs_sys[4][0].ENA
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => regs_sys.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
exception => a.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
ret_int => regs_sys.OUTPUTSELECT
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[0] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[1] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[2] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[3] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[4] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[5] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[6] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[7] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[8] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[9] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[10] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[11] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[12] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[13] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[14] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
d[15] => regs_sys.DATAB
addr_a[0] => Mux0.IN2
addr_a[0] => Mux1.IN2
addr_a[0] => Mux2.IN2
addr_a[0] => Mux3.IN2
addr_a[0] => Mux4.IN2
addr_a[0] => Mux5.IN2
addr_a[0] => Mux6.IN2
addr_a[0] => Mux7.IN2
addr_a[0] => Mux8.IN2
addr_a[0] => Mux9.IN2
addr_a[0] => Mux10.IN2
addr_a[0] => Mux11.IN2
addr_a[0] => Mux12.IN2
addr_a[0] => Mux13.IN2
addr_a[0] => Mux14.IN2
addr_a[0] => Mux15.IN2
addr_a[1] => Mux0.IN1
addr_a[1] => Mux1.IN1
addr_a[1] => Mux2.IN1
addr_a[1] => Mux3.IN1
addr_a[1] => Mux4.IN1
addr_a[1] => Mux5.IN1
addr_a[1] => Mux6.IN1
addr_a[1] => Mux7.IN1
addr_a[1] => Mux8.IN1
addr_a[1] => Mux9.IN1
addr_a[1] => Mux10.IN1
addr_a[1] => Mux11.IN1
addr_a[1] => Mux12.IN1
addr_a[1] => Mux13.IN1
addr_a[1] => Mux14.IN1
addr_a[1] => Mux15.IN1
addr_a[2] => Mux0.IN0
addr_a[2] => Mux1.IN0
addr_a[2] => Mux2.IN0
addr_a[2] => Mux3.IN0
addr_a[2] => Mux4.IN0
addr_a[2] => Mux5.IN0
addr_a[2] => Mux6.IN0
addr_a[2] => Mux7.IN0
addr_a[2] => Mux8.IN0
addr_a[2] => Mux9.IN0
addr_a[2] => Mux10.IN0
addr_a[2] => Mux11.IN0
addr_a[2] => Mux12.IN0
addr_a[2] => Mux13.IN0
addr_a[2] => Mux14.IN0
addr_a[2] => Mux15.IN0
addr_d[0] => Decoder0.IN2
addr_d[1] => Decoder0.IN1
addr_d[2] => Decoder0.IN0
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
intr_enabled <= regs_sys[7][1].DB_MAX_OUTPUT_PORT_TYPE
mode <= regs_sys[7][0].DB_MAX_OUTPUT_PORT_TYPE
addr_m[0] => regs_sys.DATAB
addr_m[1] => regs_sys.DATAB
addr_m[2] => regs_sys.DATAB
addr_m[3] => regs_sys.DATAB
addr_m[4] => regs_sys.DATAB
addr_m[5] => regs_sys.DATAB
addr_m[6] => regs_sys.DATAB
addr_m[7] => regs_sys.DATAB
addr_m[8] => regs_sys.DATAB
addr_m[9] => regs_sys.DATAB
addr_m[10] => regs_sys.DATAB
addr_m[11] => regs_sys.DATAB
addr_m[12] => regs_sys.DATAB
addr_m[13] => regs_sys.DATAB
addr_m[14] => regs_sys.DATAB
addr_m[15] => regs_sys.DATAB
exception_cause[0] => regs_sys.DATAB
exception_cause[1] => regs_sys.DATAB
exception_cause[2] => regs_sys.DATAB
exception_cause[3] => regs_sys.DATAB
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT
mem_exception => regs_sys.OUTPUTSELECT


|sisa|proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0
clk => regs_gp~19.CLK
clk => regs_gp~0.CLK
clk => regs_gp~1.CLK
clk => regs_gp~2.CLK
clk => regs_gp~3.CLK
clk => regs_gp~4.CLK
clk => regs_gp~5.CLK
clk => regs_gp~6.CLK
clk => regs_gp~7.CLK
clk => regs_gp~8.CLK
clk => regs_gp~9.CLK
clk => regs_gp~10.CLK
clk => regs_gp~11.CLK
clk => regs_gp~12.CLK
clk => regs_gp~13.CLK
clk => regs_gp~14.CLK
clk => regs_gp~15.CLK
clk => regs_gp~16.CLK
clk => regs_gp~17.CLK
clk => regs_gp~18.CLK
clk => regs_gp.CLK0
wrd => regs_gp~19.DATAIN
wrd => regs_gp.WE
d[0] => regs_gp~18.DATAIN
d[0] => regs_gp.DATAIN
d[1] => regs_gp~17.DATAIN
d[1] => regs_gp.DATAIN1
d[2] => regs_gp~16.DATAIN
d[2] => regs_gp.DATAIN2
d[3] => regs_gp~15.DATAIN
d[3] => regs_gp.DATAIN3
d[4] => regs_gp~14.DATAIN
d[4] => regs_gp.DATAIN4
d[5] => regs_gp~13.DATAIN
d[5] => regs_gp.DATAIN5
d[6] => regs_gp~12.DATAIN
d[6] => regs_gp.DATAIN6
d[7] => regs_gp~11.DATAIN
d[7] => regs_gp.DATAIN7
d[8] => regs_gp~10.DATAIN
d[8] => regs_gp.DATAIN8
d[9] => regs_gp~9.DATAIN
d[9] => regs_gp.DATAIN9
d[10] => regs_gp~8.DATAIN
d[10] => regs_gp.DATAIN10
d[11] => regs_gp~7.DATAIN
d[11] => regs_gp.DATAIN11
d[12] => regs_gp~6.DATAIN
d[12] => regs_gp.DATAIN12
d[13] => regs_gp~5.DATAIN
d[13] => regs_gp.DATAIN13
d[14] => regs_gp~4.DATAIN
d[14] => regs_gp.DATAIN14
d[15] => regs_gp~3.DATAIN
d[15] => regs_gp.DATAIN15
addr_a[0] => regs_gp.RADDR
addr_a[1] => regs_gp.RADDR1
addr_a[2] => regs_gp.RADDR2
addr_b[0] => regs_gp.PORTBRADDR
addr_b[1] => regs_gp.PORTBRADDR1
addr_b[2] => regs_gp.PORTBRADDR2
addr_d[0] => regs_gp~2.DATAIN
addr_d[0] => regs_gp.WADDR
addr_d[1] => regs_gp~1.DATAIN
addr_d[1] => regs_gp.WADDR1
addr_d[2] => regs_gp~0.DATAIN
addr_d[2] => regs_gp.WADDR2
a[0] <= regs_gp.DATAOUT
a[1] <= regs_gp.DATAOUT1
a[2] <= regs_gp.DATAOUT2
a[3] <= regs_gp.DATAOUT3
a[4] <= regs_gp.DATAOUT4
a[5] <= regs_gp.DATAOUT5
a[6] <= regs_gp.DATAOUT6
a[7] <= regs_gp.DATAOUT7
a[8] <= regs_gp.DATAOUT8
a[9] <= regs_gp.DATAOUT9
a[10] <= regs_gp.DATAOUT10
a[11] <= regs_gp.DATAOUT11
a[12] <= regs_gp.DATAOUT12
a[13] <= regs_gp.DATAOUT13
a[14] <= regs_gp.DATAOUT14
a[15] <= regs_gp.DATAOUT15
b[0] <= regs_gp.PORTBDATAOUT
b[1] <= regs_gp.PORTBDATAOUT1
b[2] <= regs_gp.PORTBDATAOUT2
b[3] <= regs_gp.PORTBDATAOUT3
b[4] <= regs_gp.PORTBDATAOUT4
b[5] <= regs_gp.PORTBDATAOUT5
b[6] <= regs_gp.PORTBDATAOUT6
b[7] <= regs_gp.PORTBDATAOUT7
b[8] <= regs_gp.PORTBDATAOUT8
b[9] <= regs_gp.PORTBDATAOUT9
b[10] <= regs_gp.PORTBDATAOUT10
b[11] <= regs_gp.PORTBDATAOUT11
b[12] <= regs_gp.PORTBDATAOUT12
b[13] <= regs_gp.PORTBDATAOUT13
b[14] <= regs_gp.PORTBDATAOUT14
b[15] <= regs_gp.PORTBDATAOUT15


|sisa|MemoryController:mem_ctrl0
CLOCK_50 => SRAMController:controller0.clk
addr[0] => LessThan0.IN32
addr[0] => LessThan1.IN32
addr[0] => LessThan2.IN32
addr[0] => unaligned_access.IN0
addr[0] => LessThan3.IN32
addr[0] => LessThan4.IN32
addr[0] => LessThan5.IN32
addr[0] => LessThan6.IN32
addr[0] => SRAMController:controller0.address[0]
addr[0] => vga_addr[0].DATAIN
addr[1] => LessThan0.IN31
addr[1] => LessThan1.IN31
addr[1] => LessThan2.IN31
addr[1] => LessThan3.IN31
addr[1] => LessThan4.IN31
addr[1] => LessThan5.IN31
addr[1] => LessThan6.IN31
addr[1] => SRAMController:controller0.address[1]
addr[1] => vga_addr[1].DATAIN
addr[2] => LessThan0.IN30
addr[2] => LessThan1.IN30
addr[2] => LessThan2.IN30
addr[2] => LessThan3.IN30
addr[2] => LessThan4.IN30
addr[2] => LessThan5.IN30
addr[2] => LessThan6.IN30
addr[2] => SRAMController:controller0.address[2]
addr[2] => vga_addr[2].DATAIN
addr[3] => LessThan0.IN29
addr[3] => LessThan1.IN29
addr[3] => LessThan2.IN29
addr[3] => LessThan3.IN29
addr[3] => LessThan4.IN29
addr[3] => LessThan5.IN29
addr[3] => LessThan6.IN29
addr[3] => SRAMController:controller0.address[3]
addr[3] => vga_addr[3].DATAIN
addr[4] => LessThan0.IN28
addr[4] => LessThan1.IN28
addr[4] => LessThan2.IN28
addr[4] => LessThan3.IN28
addr[4] => LessThan4.IN28
addr[4] => LessThan5.IN28
addr[4] => LessThan6.IN28
addr[4] => SRAMController:controller0.address[4]
addr[4] => vga_addr[4].DATAIN
addr[5] => LessThan0.IN27
addr[5] => LessThan1.IN27
addr[5] => LessThan2.IN27
addr[5] => LessThan3.IN27
addr[5] => LessThan4.IN27
addr[5] => LessThan5.IN27
addr[5] => LessThan6.IN27
addr[5] => SRAMController:controller0.address[5]
addr[5] => vga_addr[5].DATAIN
addr[6] => LessThan0.IN26
addr[6] => LessThan1.IN26
addr[6] => LessThan2.IN26
addr[6] => LessThan3.IN26
addr[6] => LessThan4.IN26
addr[6] => LessThan5.IN26
addr[6] => LessThan6.IN26
addr[6] => SRAMController:controller0.address[6]
addr[6] => vga_addr[6].DATAIN
addr[7] => LessThan0.IN25
addr[7] => LessThan1.IN25
addr[7] => LessThan2.IN25
addr[7] => LessThan3.IN25
addr[7] => LessThan4.IN25
addr[7] => LessThan5.IN25
addr[7] => LessThan6.IN25
addr[7] => SRAMController:controller0.address[7]
addr[7] => vga_addr[7].DATAIN
addr[8] => LessThan0.IN24
addr[8] => LessThan1.IN24
addr[8] => LessThan2.IN24
addr[8] => LessThan3.IN24
addr[8] => LessThan4.IN24
addr[8] => LessThan5.IN24
addr[8] => LessThan6.IN24
addr[8] => SRAMController:controller0.address[8]
addr[8] => vga_addr[8].DATAIN
addr[9] => LessThan0.IN23
addr[9] => LessThan1.IN23
addr[9] => LessThan2.IN23
addr[9] => LessThan3.IN23
addr[9] => LessThan4.IN23
addr[9] => LessThan5.IN23
addr[9] => LessThan6.IN23
addr[9] => SRAMController:controller0.address[9]
addr[9] => vga_addr[9].DATAIN
addr[10] => LessThan0.IN22
addr[10] => LessThan1.IN22
addr[10] => LessThan2.IN22
addr[10] => LessThan3.IN22
addr[10] => LessThan4.IN22
addr[10] => LessThan5.IN22
addr[10] => LessThan6.IN22
addr[10] => SRAMController:controller0.address[10]
addr[10] => vga_addr[10].DATAIN
addr[11] => LessThan0.IN21
addr[11] => LessThan1.IN21
addr[11] => LessThan2.IN21
addr[11] => LessThan3.IN21
addr[11] => LessThan4.IN21
addr[11] => LessThan5.IN21
addr[11] => LessThan6.IN21
addr[11] => SRAMController:controller0.address[11]
addr[11] => vga_addr[11].DATAIN
addr[12] => LessThan0.IN20
addr[12] => LessThan1.IN20
addr[12] => LessThan2.IN20
addr[12] => LessThan3.IN20
addr[12] => LessThan4.IN20
addr[12] => LessThan5.IN20
addr[12] => LessThan6.IN20
addr[12] => SRAMController:controller0.address[12]
addr[12] => vga_addr[12].DATAIN
addr[13] => LessThan0.IN19
addr[13] => LessThan1.IN19
addr[13] => LessThan2.IN19
addr[13] => LessThan3.IN19
addr[13] => LessThan4.IN19
addr[13] => LessThan5.IN19
addr[13] => LessThan6.IN19
addr[13] => SRAMController:controller0.address[13]
addr[14] => LessThan0.IN18
addr[14] => LessThan1.IN18
addr[14] => LessThan2.IN18
addr[14] => LessThan3.IN18
addr[14] => LessThan4.IN18
addr[14] => LessThan5.IN18
addr[14] => LessThan6.IN18
addr[14] => SRAMController:controller0.address[14]
addr[15] => LessThan0.IN17
addr[15] => LessThan1.IN17
addr[15] => LessThan2.IN17
addr[15] => LessThan3.IN17
addr[15] => LessThan4.IN17
addr[15] => LessThan5.IN17
addr[15] => LessThan6.IN17
addr[15] => SRAMController:controller0.address[15]
wr_data[0] => SRAMController:controller0.dataToWrite[0]
wr_data[0] => vga_wr_data[0].DATAIN
wr_data[1] => SRAMController:controller0.dataToWrite[1]
wr_data[1] => vga_wr_data[1].DATAIN
wr_data[2] => SRAMController:controller0.dataToWrite[2]
wr_data[2] => vga_wr_data[2].DATAIN
wr_data[3] => SRAMController:controller0.dataToWrite[3]
wr_data[3] => vga_wr_data[3].DATAIN
wr_data[4] => SRAMController:controller0.dataToWrite[4]
wr_data[4] => vga_wr_data[4].DATAIN
wr_data[5] => SRAMController:controller0.dataToWrite[5]
wr_data[5] => vga_wr_data[5].DATAIN
wr_data[6] => SRAMController:controller0.dataToWrite[6]
wr_data[6] => vga_wr_data[6].DATAIN
wr_data[7] => SRAMController:controller0.dataToWrite[7]
wr_data[7] => vga_wr_data[7].DATAIN
wr_data[8] => SRAMController:controller0.dataToWrite[8]
wr_data[8] => vga_wr_data[8].DATAIN
wr_data[9] => SRAMController:controller0.dataToWrite[9]
wr_data[9] => vga_wr_data[9].DATAIN
wr_data[10] => SRAMController:controller0.dataToWrite[10]
wr_data[10] => vga_wr_data[10].DATAIN
wr_data[11] => SRAMController:controller0.dataToWrite[11]
wr_data[11] => vga_wr_data[11].DATAIN
wr_data[12] => SRAMController:controller0.dataToWrite[12]
wr_data[12] => vga_wr_data[12].DATAIN
wr_data[13] => SRAMController:controller0.dataToWrite[13]
wr_data[13] => vga_wr_data[13].DATAIN
wr_data[14] => SRAMController:controller0.dataToWrite[14]
wr_data[14] => vga_wr_data[14].DATAIN
wr_data[15] => SRAMController:controller0.dataToWrite[15]
wr_data[15] => vga_wr_data[15].DATAIN
rd_data[0] <= SRAMController:controller0.dataReaded[0]
rd_data[1] <= SRAMController:controller0.dataReaded[1]
rd_data[2] <= SRAMController:controller0.dataReaded[2]
rd_data[3] <= SRAMController:controller0.dataReaded[3]
rd_data[4] <= SRAMController:controller0.dataReaded[4]
rd_data[5] <= SRAMController:controller0.dataReaded[5]
rd_data[6] <= SRAMController:controller0.dataReaded[6]
rd_data[7] <= SRAMController:controller0.dataReaded[7]
rd_data[8] <= SRAMController:controller0.dataReaded[8]
rd_data[9] <= SRAMController:controller0.dataReaded[9]
rd_data[10] <= SRAMController:controller0.dataReaded[10]
rd_data[11] <= SRAMController:controller0.dataReaded[11]
rd_data[12] <= SRAMController:controller0.dataReaded[12]
rd_data[13] <= SRAMController:controller0.dataReaded[13]
rd_data[14] <= SRAMController:controller0.dataReaded[14]
rd_data[15] <= SRAMController:controller0.dataReaded[15]
we => bus_we.DATAB
we => vga_we.DATAB
byte_m => SRAMController:controller0.byte_m
byte_m => vga_byte_m.DATAIN
byte_m => unaligned_access.IN1
mode => prot_access.IN1
SRAM_ADDR[0] <= SRAMController:controller0.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMController:controller0.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMController:controller0.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMController:controller0.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMController:controller0.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMController:controller0.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMController:controller0.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMController:controller0.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMController:controller0.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMController:controller0.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMController:controller0.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMController:controller0.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMController:controller0.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMController:controller0.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMController:controller0.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMController:controller0.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMController:controller0.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMController:controller0.SRAM_ADDR[17]
SRAM_DQ[0] <> SRAMController:controller0.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMController:controller0.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMController:controller0.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMController:controller0.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMController:controller0.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMController:controller0.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMController:controller0.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMController:controller0.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMController:controller0.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMController:controller0.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMController:controller0.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMController:controller0.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMController:controller0.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMController:controller0.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMController:controller0.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMController:controller0.SRAM_DQ[15]
SRAM_UB_N <= SRAMController:controller0.SRAM_UB_N
SRAM_LB_N <= SRAMController:controller0.SRAM_LB_N
SRAM_CE_N <= SRAMController:controller0.SRAM_CE_N
SRAM_OE_N <= SRAMController:controller0.SRAM_OE_N
SRAM_WE_N <= SRAMController:controller0.SRAM_WE_N
vga_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
vga_we <= vga_we.DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_rd_data[0] => ~NO_FANOUT~
vga_rd_data[1] => ~NO_FANOUT~
vga_rd_data[2] => ~NO_FANOUT~
vga_rd_data[3] => ~NO_FANOUT~
vga_rd_data[4] => ~NO_FANOUT~
vga_rd_data[5] => ~NO_FANOUT~
vga_rd_data[6] => ~NO_FANOUT~
vga_rd_data[7] => ~NO_FANOUT~
vga_rd_data[8] => ~NO_FANOUT~
vga_rd_data[9] => ~NO_FANOUT~
vga_rd_data[10] => ~NO_FANOUT~
vga_rd_data[11] => ~NO_FANOUT~
vga_rd_data[12] => ~NO_FANOUT~
vga_rd_data[13] => ~NO_FANOUT~
vga_rd_data[14] => ~NO_FANOUT~
vga_rd_data[15] => ~NO_FANOUT~
vga_byte_m <= byte_m.DB_MAX_OUTPUT_PORT_TYPE
unaligned_access <= unaligned_access.DB_MAX_OUTPUT_PORT_TYPE
prot_access <= prot_access.DB_MAX_OUTPUT_PORT_TYPE


|sisa|MemoryController:mem_ctrl0|SRAMController:controller0
clk => state~1.DATAIN
SRAM_ADDR[0] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_WE_N <= SRAM_WE_N$latch.DB_MAX_OUTPUT_PORT_TYPE
address[0] => SRAM_LB_N.DATAB
address[0] => salidas.IN0
address[0] => SRAM_UB_N.DATAB
address[0] => salidas.IN0
address[1] => SRAM_ADDR[0].DATAIN
address[2] => SRAM_ADDR[1].DATAIN
address[3] => SRAM_ADDR[2].DATAIN
address[4] => SRAM_ADDR[3].DATAIN
address[5] => SRAM_ADDR[4].DATAIN
address[6] => SRAM_ADDR[5].DATAIN
address[7] => SRAM_ADDR[6].DATAIN
address[8] => SRAM_ADDR[7].DATAIN
address[9] => SRAM_ADDR[8].DATAIN
address[10] => SRAM_ADDR[9].DATAIN
address[11] => SRAM_ADDR[10].DATAIN
address[12] => SRAM_ADDR[11].DATAIN
address[13] => SRAM_ADDR[12].DATAIN
address[14] => SRAM_ADDR[13].DATAIN
address[15] => SRAM_ADDR[14].DATAIN
dataReaded[0] <= data_ext[0].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[1] <= data_ext[1].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[2] <= data_ext[2].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[3] <= data_ext[3].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[4] <= data_ext[4].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[5] <= data_ext[5].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[6] <= data_ext[6].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[7] <= data_ext[7].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[8] <= data_ext[8].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[9] <= data_ext[9].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[10] <= data_ext[10].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[11] <= data_ext[11].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[12] <= data_ext[12].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[13] <= data_ext[13].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[14] <= data_ext[14].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[15] <= data_ext[15].DB_MAX_OUTPUT_PORT_TYPE
dataToWrite[0] => dataToWrite0[8].DATAB
dataToWrite[0] => dataToWrite0[0].DATAIN
dataToWrite[1] => dataToWrite0[9].DATAB
dataToWrite[1] => dataToWrite0[1].DATAIN
dataToWrite[2] => dataToWrite0[10].DATAB
dataToWrite[2] => dataToWrite0[2].DATAIN
dataToWrite[3] => dataToWrite0[11].DATAB
dataToWrite[3] => dataToWrite0[3].DATAIN
dataToWrite[4] => dataToWrite0[12].DATAB
dataToWrite[4] => dataToWrite0[4].DATAIN
dataToWrite[5] => dataToWrite0[13].DATAB
dataToWrite[5] => dataToWrite0[5].DATAIN
dataToWrite[6] => dataToWrite0[14].DATAB
dataToWrite[6] => dataToWrite0[6].DATAIN
dataToWrite[7] => dataToWrite0[15].DATAB
dataToWrite[7] => dataToWrite0[7].DATAIN
dataToWrite[8] => dataToWrite0[8].DATAA
dataToWrite[9] => dataToWrite0[9].DATAA
dataToWrite[10] => dataToWrite0[10].DATAA
dataToWrite[11] => dataToWrite0[11].DATAA
dataToWrite[12] => dataToWrite0[12].DATAA
dataToWrite[13] => dataToWrite0[13].DATAA
dataToWrite[14] => dataToWrite0[14].DATAA
dataToWrite[15] => dataToWrite0[15].DATAA
WR => next_state.WR_ST.DATAB
WR => SRAM_DQ[0]_551.DATAIN
WR => data_ext[15].IN0
WR => next_state.RD_ST.DATAB
byte_m => SRAM_LB_N.OUTPUTSELECT
byte_m => SRAM_UB_N.OUTPUTSELECT
byte_m => salidas.IN1
byte_m => salidas.IN1


|sisa|controladores_IO:controladores_IO0
boot => interrupt_controller:interrupt_controller0.boot
boot => input_controllers:input_controllers0.boot
CLOCK_50 => interrupt_controller:interrupt_controller0.clk
CLOCK_50 => ports[0][0].CLK
CLOCK_50 => ports[0][1].CLK
CLOCK_50 => ports[0][2].CLK
CLOCK_50 => ports[0][3].CLK
CLOCK_50 => ports[0][4].CLK
CLOCK_50 => ports[0][5].CLK
CLOCK_50 => ports[0][6].CLK
CLOCK_50 => ports[0][7].CLK
CLOCK_50 => ports[0][8].CLK
CLOCK_50 => ports[0][9].CLK
CLOCK_50 => ports[0][10].CLK
CLOCK_50 => ports[0][11].CLK
CLOCK_50 => ports[0][12].CLK
CLOCK_50 => ports[0][13].CLK
CLOCK_50 => ports[0][14].CLK
CLOCK_50 => ports[0][15].CLK
CLOCK_50 => ports[1][0].CLK
CLOCK_50 => ports[1][1].CLK
CLOCK_50 => ports[1][2].CLK
CLOCK_50 => ports[1][3].CLK
CLOCK_50 => ports[1][4].CLK
CLOCK_50 => ports[1][5].CLK
CLOCK_50 => ports[1][6].CLK
CLOCK_50 => ports[1][7].CLK
CLOCK_50 => ports[1][8].CLK
CLOCK_50 => ports[1][9].CLK
CLOCK_50 => ports[1][10].CLK
CLOCK_50 => ports[1][11].CLK
CLOCK_50 => ports[1][12].CLK
CLOCK_50 => ports[1][13].CLK
CLOCK_50 => ports[1][14].CLK
CLOCK_50 => ports[1][15].CLK
CLOCK_50 => ports[2][0].CLK
CLOCK_50 => ports[2][1].CLK
CLOCK_50 => ports[2][2].CLK
CLOCK_50 => ports[2][3].CLK
CLOCK_50 => ports[2][4].CLK
CLOCK_50 => ports[2][5].CLK
CLOCK_50 => ports[2][6].CLK
CLOCK_50 => ports[2][7].CLK
CLOCK_50 => ports[2][8].CLK
CLOCK_50 => ports[2][9].CLK
CLOCK_50 => ports[2][10].CLK
CLOCK_50 => ports[2][11].CLK
CLOCK_50 => ports[2][12].CLK
CLOCK_50 => ports[2][13].CLK
CLOCK_50 => ports[2][14].CLK
CLOCK_50 => ports[2][15].CLK
CLOCK_50 => ports[3][0].CLK
CLOCK_50 => ports[3][1].CLK
CLOCK_50 => ports[3][2].CLK
CLOCK_50 => ports[3][3].CLK
CLOCK_50 => ports[3][4].CLK
CLOCK_50 => ports[3][5].CLK
CLOCK_50 => ports[3][6].CLK
CLOCK_50 => ports[3][7].CLK
CLOCK_50 => ports[3][8].CLK
CLOCK_50 => ports[3][9].CLK
CLOCK_50 => ports[3][10].CLK
CLOCK_50 => ports[3][11].CLK
CLOCK_50 => ports[3][12].CLK
CLOCK_50 => ports[3][13].CLK
CLOCK_50 => ports[3][14].CLK
CLOCK_50 => ports[3][15].CLK
CLOCK_50 => ports[4][0].CLK
CLOCK_50 => ports[4][1].CLK
CLOCK_50 => ports[4][2].CLK
CLOCK_50 => ports[4][3].CLK
CLOCK_50 => ports[4][4].CLK
CLOCK_50 => ports[4][5].CLK
CLOCK_50 => ports[4][6].CLK
CLOCK_50 => ports[4][7].CLK
CLOCK_50 => ports[4][8].CLK
CLOCK_50 => ports[4][9].CLK
CLOCK_50 => ports[4][10].CLK
CLOCK_50 => ports[4][11].CLK
CLOCK_50 => ports[4][12].CLK
CLOCK_50 => ports[4][13].CLK
CLOCK_50 => ports[4][14].CLK
CLOCK_50 => ports[4][15].CLK
CLOCK_50 => ports[5][0].CLK
CLOCK_50 => ports[5][1].CLK
CLOCK_50 => ports[5][2].CLK
CLOCK_50 => ports[5][3].CLK
CLOCK_50 => ports[5][4].CLK
CLOCK_50 => ports[5][5].CLK
CLOCK_50 => ports[5][6].CLK
CLOCK_50 => ports[5][7].CLK
CLOCK_50 => ports[5][8].CLK
CLOCK_50 => ports[5][9].CLK
CLOCK_50 => ports[5][10].CLK
CLOCK_50 => ports[5][11].CLK
CLOCK_50 => ports[5][12].CLK
CLOCK_50 => ports[5][13].CLK
CLOCK_50 => ports[5][14].CLK
CLOCK_50 => ports[5][15].CLK
CLOCK_50 => ports[6][0].CLK
CLOCK_50 => ports[6][1].CLK
CLOCK_50 => ports[6][2].CLK
CLOCK_50 => ports[6][3].CLK
CLOCK_50 => ports[6][4].CLK
CLOCK_50 => ports[6][5].CLK
CLOCK_50 => ports[6][6].CLK
CLOCK_50 => ports[6][7].CLK
CLOCK_50 => ports[6][8].CLK
CLOCK_50 => ports[6][9].CLK
CLOCK_50 => ports[6][10].CLK
CLOCK_50 => ports[6][11].CLK
CLOCK_50 => ports[6][12].CLK
CLOCK_50 => ports[6][13].CLK
CLOCK_50 => ports[6][14].CLK
CLOCK_50 => ports[6][15].CLK
CLOCK_50 => ports[7][0].CLK
CLOCK_50 => ports[7][1].CLK
CLOCK_50 => ports[7][2].CLK
CLOCK_50 => ports[7][3].CLK
CLOCK_50 => ports[7][4].CLK
CLOCK_50 => ports[7][5].CLK
CLOCK_50 => ports[7][6].CLK
CLOCK_50 => ports[7][7].CLK
CLOCK_50 => ports[7][8].CLK
CLOCK_50 => ports[7][9].CLK
CLOCK_50 => ports[7][10].CLK
CLOCK_50 => ports[7][11].CLK
CLOCK_50 => ports[7][12].CLK
CLOCK_50 => ports[7][13].CLK
CLOCK_50 => ports[7][14].CLK
CLOCK_50 => ports[7][15].CLK
CLOCK_50 => ports[8][0].CLK
CLOCK_50 => ports[8][1].CLK
CLOCK_50 => ports[8][2].CLK
CLOCK_50 => ports[8][3].CLK
CLOCK_50 => ports[8][4].CLK
CLOCK_50 => ports[8][5].CLK
CLOCK_50 => ports[8][6].CLK
CLOCK_50 => ports[8][7].CLK
CLOCK_50 => ports[8][8].CLK
CLOCK_50 => ports[8][9].CLK
CLOCK_50 => ports[8][10].CLK
CLOCK_50 => ports[8][11].CLK
CLOCK_50 => ports[8][12].CLK
CLOCK_50 => ports[8][13].CLK
CLOCK_50 => ports[8][14].CLK
CLOCK_50 => ports[8][15].CLK
CLOCK_50 => ports[9][0].CLK
CLOCK_50 => ports[9][1].CLK
CLOCK_50 => ports[9][2].CLK
CLOCK_50 => ports[9][3].CLK
CLOCK_50 => ports[9][4].CLK
CLOCK_50 => ports[9][5].CLK
CLOCK_50 => ports[9][6].CLK
CLOCK_50 => ports[9][7].CLK
CLOCK_50 => ports[9][8].CLK
CLOCK_50 => ports[9][9].CLK
CLOCK_50 => ports[9][10].CLK
CLOCK_50 => ports[9][11].CLK
CLOCK_50 => ports[9][12].CLK
CLOCK_50 => ports[9][13].CLK
CLOCK_50 => ports[9][14].CLK
CLOCK_50 => ports[9][15].CLK
CLOCK_50 => ports[10][0].CLK
CLOCK_50 => ports[10][1].CLK
CLOCK_50 => ports[10][2].CLK
CLOCK_50 => ports[10][3].CLK
CLOCK_50 => ports[10][4].CLK
CLOCK_50 => ports[10][5].CLK
CLOCK_50 => ports[10][6].CLK
CLOCK_50 => ports[10][7].CLK
CLOCK_50 => ports[10][8].CLK
CLOCK_50 => ports[10][9].CLK
CLOCK_50 => ports[10][10].CLK
CLOCK_50 => ports[10][11].CLK
CLOCK_50 => ports[10][12].CLK
CLOCK_50 => ports[10][13].CLK
CLOCK_50 => ports[10][14].CLK
CLOCK_50 => ports[10][15].CLK
CLOCK_50 => ports[11][0].CLK
CLOCK_50 => ports[11][1].CLK
CLOCK_50 => ports[11][2].CLK
CLOCK_50 => ports[11][3].CLK
CLOCK_50 => ports[11][4].CLK
CLOCK_50 => ports[11][5].CLK
CLOCK_50 => ports[11][6].CLK
CLOCK_50 => ports[11][7].CLK
CLOCK_50 => ports[11][8].CLK
CLOCK_50 => ports[11][9].CLK
CLOCK_50 => ports[11][10].CLK
CLOCK_50 => ports[11][11].CLK
CLOCK_50 => ports[11][12].CLK
CLOCK_50 => ports[11][13].CLK
CLOCK_50 => ports[11][14].CLK
CLOCK_50 => ports[11][15].CLK
CLOCK_50 => ports[12][0].CLK
CLOCK_50 => ports[12][1].CLK
CLOCK_50 => ports[12][2].CLK
CLOCK_50 => ports[12][3].CLK
CLOCK_50 => ports[12][4].CLK
CLOCK_50 => ports[12][5].CLK
CLOCK_50 => ports[12][6].CLK
CLOCK_50 => ports[12][7].CLK
CLOCK_50 => ports[12][8].CLK
CLOCK_50 => ports[12][9].CLK
CLOCK_50 => ports[12][10].CLK
CLOCK_50 => ports[12][11].CLK
CLOCK_50 => ports[12][12].CLK
CLOCK_50 => ports[12][13].CLK
CLOCK_50 => ports[12][14].CLK
CLOCK_50 => ports[12][15].CLK
CLOCK_50 => ports[13][0].CLK
CLOCK_50 => ports[13][1].CLK
CLOCK_50 => ports[13][2].CLK
CLOCK_50 => ports[13][3].CLK
CLOCK_50 => ports[13][4].CLK
CLOCK_50 => ports[13][5].CLK
CLOCK_50 => ports[13][6].CLK
CLOCK_50 => ports[13][7].CLK
CLOCK_50 => ports[13][8].CLK
CLOCK_50 => ports[13][9].CLK
CLOCK_50 => ports[13][10].CLK
CLOCK_50 => ports[13][11].CLK
CLOCK_50 => ports[13][12].CLK
CLOCK_50 => ports[13][13].CLK
CLOCK_50 => ports[13][14].CLK
CLOCK_50 => ports[13][15].CLK
CLOCK_50 => ports[14][0].CLK
CLOCK_50 => ports[14][1].CLK
CLOCK_50 => ports[14][2].CLK
CLOCK_50 => ports[14][3].CLK
CLOCK_50 => ports[14][4].CLK
CLOCK_50 => ports[14][5].CLK
CLOCK_50 => ports[14][6].CLK
CLOCK_50 => ports[14][7].CLK
CLOCK_50 => ports[14][8].CLK
CLOCK_50 => ports[14][9].CLK
CLOCK_50 => ports[14][10].CLK
CLOCK_50 => ports[14][11].CLK
CLOCK_50 => ports[14][12].CLK
CLOCK_50 => ports[14][13].CLK
CLOCK_50 => ports[14][14].CLK
CLOCK_50 => ports[14][15].CLK
CLOCK_50 => ports[15][0].CLK
CLOCK_50 => ports[15][1].CLK
CLOCK_50 => ports[15][2].CLK
CLOCK_50 => ports[15][3].CLK
CLOCK_50 => ports[15][4].CLK
CLOCK_50 => ports[15][5].CLK
CLOCK_50 => ports[15][6].CLK
CLOCK_50 => ports[15][7].CLK
CLOCK_50 => ports[15][8].CLK
CLOCK_50 => ports[15][9].CLK
CLOCK_50 => ports[15][10].CLK
CLOCK_50 => ports[15][11].CLK
CLOCK_50 => ports[15][12].CLK
CLOCK_50 => ports[15][13].CLK
CLOCK_50 => ports[15][14].CLK
CLOCK_50 => ports[15][15].CLK
CLOCK_50 => ports[16][0].CLK
CLOCK_50 => ports[16][1].CLK
CLOCK_50 => ports[16][2].CLK
CLOCK_50 => ports[16][3].CLK
CLOCK_50 => ports[16][4].CLK
CLOCK_50 => ports[16][5].CLK
CLOCK_50 => ports[16][6].CLK
CLOCK_50 => ports[16][7].CLK
CLOCK_50 => ports[16][8].CLK
CLOCK_50 => ports[16][9].CLK
CLOCK_50 => ports[16][10].CLK
CLOCK_50 => ports[16][11].CLK
CLOCK_50 => ports[16][12].CLK
CLOCK_50 => ports[16][13].CLK
CLOCK_50 => ports[16][14].CLK
CLOCK_50 => ports[16][15].CLK
CLOCK_50 => ports[17][0].CLK
CLOCK_50 => ports[17][1].CLK
CLOCK_50 => ports[17][2].CLK
CLOCK_50 => ports[17][3].CLK
CLOCK_50 => ports[17][4].CLK
CLOCK_50 => ports[17][5].CLK
CLOCK_50 => ports[17][6].CLK
CLOCK_50 => ports[17][7].CLK
CLOCK_50 => ports[17][8].CLK
CLOCK_50 => ports[17][9].CLK
CLOCK_50 => ports[17][10].CLK
CLOCK_50 => ports[17][11].CLK
CLOCK_50 => ports[17][12].CLK
CLOCK_50 => ports[17][13].CLK
CLOCK_50 => ports[17][14].CLK
CLOCK_50 => ports[17][15].CLK
CLOCK_50 => ports[18][0].CLK
CLOCK_50 => ports[18][1].CLK
CLOCK_50 => ports[18][2].CLK
CLOCK_50 => ports[18][3].CLK
CLOCK_50 => ports[18][4].CLK
CLOCK_50 => ports[18][5].CLK
CLOCK_50 => ports[18][6].CLK
CLOCK_50 => ports[18][7].CLK
CLOCK_50 => ports[18][8].CLK
CLOCK_50 => ports[18][9].CLK
CLOCK_50 => ports[18][10].CLK
CLOCK_50 => ports[18][11].CLK
CLOCK_50 => ports[18][12].CLK
CLOCK_50 => ports[18][13].CLK
CLOCK_50 => ports[18][14].CLK
CLOCK_50 => ports[18][15].CLK
CLOCK_50 => ports[19][0].CLK
CLOCK_50 => ports[19][1].CLK
CLOCK_50 => ports[19][2].CLK
CLOCK_50 => ports[19][3].CLK
CLOCK_50 => ports[19][4].CLK
CLOCK_50 => ports[19][5].CLK
CLOCK_50 => ports[19][6].CLK
CLOCK_50 => ports[19][7].CLK
CLOCK_50 => ports[19][8].CLK
CLOCK_50 => ports[19][9].CLK
CLOCK_50 => ports[19][10].CLK
CLOCK_50 => ports[19][11].CLK
CLOCK_50 => ports[19][12].CLK
CLOCK_50 => ports[19][13].CLK
CLOCK_50 => ports[19][14].CLK
CLOCK_50 => ports[19][15].CLK
CLOCK_50 => ports[20][0].CLK
CLOCK_50 => ports[20][1].CLK
CLOCK_50 => ports[20][2].CLK
CLOCK_50 => ports[20][3].CLK
CLOCK_50 => ports[20][4].CLK
CLOCK_50 => ports[20][5].CLK
CLOCK_50 => ports[20][6].CLK
CLOCK_50 => ports[20][7].CLK
CLOCK_50 => ports[20][8].CLK
CLOCK_50 => ports[20][9].CLK
CLOCK_50 => ports[20][10].CLK
CLOCK_50 => ports[20][11].CLK
CLOCK_50 => ports[20][12].CLK
CLOCK_50 => ports[20][13].CLK
CLOCK_50 => ports[20][14].CLK
CLOCK_50 => ports[20][15].CLK
CLOCK_50 => ports[21][0].CLK
CLOCK_50 => ports[21][1].CLK
CLOCK_50 => ports[21][2].CLK
CLOCK_50 => ports[21][3].CLK
CLOCK_50 => ports[21][4].CLK
CLOCK_50 => ports[21][5].CLK
CLOCK_50 => ports[21][6].CLK
CLOCK_50 => ports[21][7].CLK
CLOCK_50 => ports[21][8].CLK
CLOCK_50 => ports[21][9].CLK
CLOCK_50 => ports[21][10].CLK
CLOCK_50 => ports[21][11].CLK
CLOCK_50 => ports[21][12].CLK
CLOCK_50 => ports[21][13].CLK
CLOCK_50 => ports[21][14].CLK
CLOCK_50 => ports[21][15].CLK
CLOCK_50 => ports[22][0].CLK
CLOCK_50 => ports[22][1].CLK
CLOCK_50 => ports[22][2].CLK
CLOCK_50 => ports[22][3].CLK
CLOCK_50 => ports[22][4].CLK
CLOCK_50 => ports[22][5].CLK
CLOCK_50 => ports[22][6].CLK
CLOCK_50 => ports[22][7].CLK
CLOCK_50 => ports[22][8].CLK
CLOCK_50 => ports[22][9].CLK
CLOCK_50 => ports[22][10].CLK
CLOCK_50 => ports[22][11].CLK
CLOCK_50 => ports[22][12].CLK
CLOCK_50 => ports[22][13].CLK
CLOCK_50 => ports[22][14].CLK
CLOCK_50 => ports[22][15].CLK
CLOCK_50 => ports[23][0].CLK
CLOCK_50 => ports[23][1].CLK
CLOCK_50 => ports[23][2].CLK
CLOCK_50 => ports[23][3].CLK
CLOCK_50 => ports[23][4].CLK
CLOCK_50 => ports[23][5].CLK
CLOCK_50 => ports[23][6].CLK
CLOCK_50 => ports[23][7].CLK
CLOCK_50 => ports[23][8].CLK
CLOCK_50 => ports[23][9].CLK
CLOCK_50 => ports[23][10].CLK
CLOCK_50 => ports[23][11].CLK
CLOCK_50 => ports[23][12].CLK
CLOCK_50 => ports[23][13].CLK
CLOCK_50 => ports[23][14].CLK
CLOCK_50 => ports[23][15].CLK
CLOCK_50 => ports[24][0].CLK
CLOCK_50 => ports[24][1].CLK
CLOCK_50 => ports[24][2].CLK
CLOCK_50 => ports[24][3].CLK
CLOCK_50 => ports[24][4].CLK
CLOCK_50 => ports[24][5].CLK
CLOCK_50 => ports[24][6].CLK
CLOCK_50 => ports[24][7].CLK
CLOCK_50 => ports[24][8].CLK
CLOCK_50 => ports[24][9].CLK
CLOCK_50 => ports[24][10].CLK
CLOCK_50 => ports[24][11].CLK
CLOCK_50 => ports[24][12].CLK
CLOCK_50 => ports[24][13].CLK
CLOCK_50 => ports[24][14].CLK
CLOCK_50 => ports[24][15].CLK
CLOCK_50 => ports[25][0].CLK
CLOCK_50 => ports[25][1].CLK
CLOCK_50 => ports[25][2].CLK
CLOCK_50 => ports[25][3].CLK
CLOCK_50 => ports[25][4].CLK
CLOCK_50 => ports[25][5].CLK
CLOCK_50 => ports[25][6].CLK
CLOCK_50 => ports[25][7].CLK
CLOCK_50 => ports[25][8].CLK
CLOCK_50 => ports[25][9].CLK
CLOCK_50 => ports[25][10].CLK
CLOCK_50 => ports[25][11].CLK
CLOCK_50 => ports[25][12].CLK
CLOCK_50 => ports[25][13].CLK
CLOCK_50 => ports[25][14].CLK
CLOCK_50 => ports[25][15].CLK
CLOCK_50 => ports[26][0].CLK
CLOCK_50 => ports[26][1].CLK
CLOCK_50 => ports[26][2].CLK
CLOCK_50 => ports[26][3].CLK
CLOCK_50 => ports[26][4].CLK
CLOCK_50 => ports[26][5].CLK
CLOCK_50 => ports[26][6].CLK
CLOCK_50 => ports[26][7].CLK
CLOCK_50 => ports[26][8].CLK
CLOCK_50 => ports[26][9].CLK
CLOCK_50 => ports[26][10].CLK
CLOCK_50 => ports[26][11].CLK
CLOCK_50 => ports[26][12].CLK
CLOCK_50 => ports[26][13].CLK
CLOCK_50 => ports[26][14].CLK
CLOCK_50 => ports[26][15].CLK
CLOCK_50 => ports[27][0].CLK
CLOCK_50 => ports[27][1].CLK
CLOCK_50 => ports[27][2].CLK
CLOCK_50 => ports[27][3].CLK
CLOCK_50 => ports[27][4].CLK
CLOCK_50 => ports[27][5].CLK
CLOCK_50 => ports[27][6].CLK
CLOCK_50 => ports[27][7].CLK
CLOCK_50 => ports[27][8].CLK
CLOCK_50 => ports[27][9].CLK
CLOCK_50 => ports[27][10].CLK
CLOCK_50 => ports[27][11].CLK
CLOCK_50 => ports[27][12].CLK
CLOCK_50 => ports[27][13].CLK
CLOCK_50 => ports[27][14].CLK
CLOCK_50 => ports[27][15].CLK
CLOCK_50 => ports[28][0].CLK
CLOCK_50 => ports[28][1].CLK
CLOCK_50 => ports[28][2].CLK
CLOCK_50 => ports[28][3].CLK
CLOCK_50 => ports[28][4].CLK
CLOCK_50 => ports[28][5].CLK
CLOCK_50 => ports[28][6].CLK
CLOCK_50 => ports[28][7].CLK
CLOCK_50 => ports[28][8].CLK
CLOCK_50 => ports[28][9].CLK
CLOCK_50 => ports[28][10].CLK
CLOCK_50 => ports[28][11].CLK
CLOCK_50 => ports[28][12].CLK
CLOCK_50 => ports[28][13].CLK
CLOCK_50 => ports[28][14].CLK
CLOCK_50 => ports[28][15].CLK
CLOCK_50 => ports[29][0].CLK
CLOCK_50 => ports[29][1].CLK
CLOCK_50 => ports[29][2].CLK
CLOCK_50 => ports[29][3].CLK
CLOCK_50 => ports[29][4].CLK
CLOCK_50 => ports[29][5].CLK
CLOCK_50 => ports[29][6].CLK
CLOCK_50 => ports[29][7].CLK
CLOCK_50 => ports[29][8].CLK
CLOCK_50 => ports[29][9].CLK
CLOCK_50 => ports[29][10].CLK
CLOCK_50 => ports[29][11].CLK
CLOCK_50 => ports[29][12].CLK
CLOCK_50 => ports[29][13].CLK
CLOCK_50 => ports[29][14].CLK
CLOCK_50 => ports[29][15].CLK
CLOCK_50 => ports[30][0].CLK
CLOCK_50 => ports[30][1].CLK
CLOCK_50 => ports[30][2].CLK
CLOCK_50 => ports[30][3].CLK
CLOCK_50 => ports[30][4].CLK
CLOCK_50 => ports[30][5].CLK
CLOCK_50 => ports[30][6].CLK
CLOCK_50 => ports[30][7].CLK
CLOCK_50 => ports[30][8].CLK
CLOCK_50 => ports[30][9].CLK
CLOCK_50 => ports[30][10].CLK
CLOCK_50 => ports[30][11].CLK
CLOCK_50 => ports[30][12].CLK
CLOCK_50 => ports[30][13].CLK
CLOCK_50 => ports[30][14].CLK
CLOCK_50 => ports[30][15].CLK
CLOCK_50 => ports[31][0].CLK
CLOCK_50 => ports[31][1].CLK
CLOCK_50 => ports[31][2].CLK
CLOCK_50 => ports[31][3].CLK
CLOCK_50 => ports[31][4].CLK
CLOCK_50 => ports[31][5].CLK
CLOCK_50 => ports[31][6].CLK
CLOCK_50 => ports[31][7].CLK
CLOCK_50 => ports[31][8].CLK
CLOCK_50 => ports[31][9].CLK
CLOCK_50 => ports[31][10].CLK
CLOCK_50 => ports[31][11].CLK
CLOCK_50 => ports[31][12].CLK
CLOCK_50 => ports[31][13].CLK
CLOCK_50 => ports[31][14].CLK
CLOCK_50 => ports[31][15].CLK
CLOCK_50 => ports[32][0].CLK
CLOCK_50 => ports[32][1].CLK
CLOCK_50 => ports[32][2].CLK
CLOCK_50 => ports[32][3].CLK
CLOCK_50 => ports[32][4].CLK
CLOCK_50 => ports[32][5].CLK
CLOCK_50 => ports[32][6].CLK
CLOCK_50 => ports[32][7].CLK
CLOCK_50 => ports[32][8].CLK
CLOCK_50 => ports[32][9].CLK
CLOCK_50 => ports[32][10].CLK
CLOCK_50 => ports[32][11].CLK
CLOCK_50 => ports[32][12].CLK
CLOCK_50 => ports[32][13].CLK
CLOCK_50 => ports[32][14].CLK
CLOCK_50 => ports[32][15].CLK
CLOCK_50 => ports[33][0].CLK
CLOCK_50 => ports[33][1].CLK
CLOCK_50 => ports[33][2].CLK
CLOCK_50 => ports[33][3].CLK
CLOCK_50 => ports[33][4].CLK
CLOCK_50 => ports[33][5].CLK
CLOCK_50 => ports[33][6].CLK
CLOCK_50 => ports[33][7].CLK
CLOCK_50 => ports[33][8].CLK
CLOCK_50 => ports[33][9].CLK
CLOCK_50 => ports[33][10].CLK
CLOCK_50 => ports[33][11].CLK
CLOCK_50 => ports[33][12].CLK
CLOCK_50 => ports[33][13].CLK
CLOCK_50 => ports[33][14].CLK
CLOCK_50 => ports[33][15].CLK
CLOCK_50 => ports[34][0].CLK
CLOCK_50 => ports[34][1].CLK
CLOCK_50 => ports[34][2].CLK
CLOCK_50 => ports[34][3].CLK
CLOCK_50 => ports[34][4].CLK
CLOCK_50 => ports[34][5].CLK
CLOCK_50 => ports[34][6].CLK
CLOCK_50 => ports[34][7].CLK
CLOCK_50 => ports[34][8].CLK
CLOCK_50 => ports[34][9].CLK
CLOCK_50 => ports[34][10].CLK
CLOCK_50 => ports[34][11].CLK
CLOCK_50 => ports[34][12].CLK
CLOCK_50 => ports[34][13].CLK
CLOCK_50 => ports[34][14].CLK
CLOCK_50 => ports[34][15].CLK
CLOCK_50 => ports[35][0].CLK
CLOCK_50 => ports[35][1].CLK
CLOCK_50 => ports[35][2].CLK
CLOCK_50 => ports[35][3].CLK
CLOCK_50 => ports[35][4].CLK
CLOCK_50 => ports[35][5].CLK
CLOCK_50 => ports[35][6].CLK
CLOCK_50 => ports[35][7].CLK
CLOCK_50 => ports[35][8].CLK
CLOCK_50 => ports[35][9].CLK
CLOCK_50 => ports[35][10].CLK
CLOCK_50 => ports[35][11].CLK
CLOCK_50 => ports[35][12].CLK
CLOCK_50 => ports[35][13].CLK
CLOCK_50 => ports[35][14].CLK
CLOCK_50 => ports[35][15].CLK
CLOCK_50 => ports[36][0].CLK
CLOCK_50 => ports[36][1].CLK
CLOCK_50 => ports[36][2].CLK
CLOCK_50 => ports[36][3].CLK
CLOCK_50 => ports[36][4].CLK
CLOCK_50 => ports[36][5].CLK
CLOCK_50 => ports[36][6].CLK
CLOCK_50 => ports[36][7].CLK
CLOCK_50 => ports[36][8].CLK
CLOCK_50 => ports[36][9].CLK
CLOCK_50 => ports[36][10].CLK
CLOCK_50 => ports[36][11].CLK
CLOCK_50 => ports[36][12].CLK
CLOCK_50 => ports[36][13].CLK
CLOCK_50 => ports[36][14].CLK
CLOCK_50 => ports[36][15].CLK
CLOCK_50 => ports[37][0].CLK
CLOCK_50 => ports[37][1].CLK
CLOCK_50 => ports[37][2].CLK
CLOCK_50 => ports[37][3].CLK
CLOCK_50 => ports[37][4].CLK
CLOCK_50 => ports[37][5].CLK
CLOCK_50 => ports[37][6].CLK
CLOCK_50 => ports[37][7].CLK
CLOCK_50 => ports[37][8].CLK
CLOCK_50 => ports[37][9].CLK
CLOCK_50 => ports[37][10].CLK
CLOCK_50 => ports[37][11].CLK
CLOCK_50 => ports[37][12].CLK
CLOCK_50 => ports[37][13].CLK
CLOCK_50 => ports[37][14].CLK
CLOCK_50 => ports[37][15].CLK
CLOCK_50 => ports[38][0].CLK
CLOCK_50 => ports[38][1].CLK
CLOCK_50 => ports[38][2].CLK
CLOCK_50 => ports[38][3].CLK
CLOCK_50 => ports[38][4].CLK
CLOCK_50 => ports[38][5].CLK
CLOCK_50 => ports[38][6].CLK
CLOCK_50 => ports[38][7].CLK
CLOCK_50 => ports[38][8].CLK
CLOCK_50 => ports[38][9].CLK
CLOCK_50 => ports[38][10].CLK
CLOCK_50 => ports[38][11].CLK
CLOCK_50 => ports[38][12].CLK
CLOCK_50 => ports[38][13].CLK
CLOCK_50 => ports[38][14].CLK
CLOCK_50 => ports[38][15].CLK
CLOCK_50 => ports[39][0].CLK
CLOCK_50 => ports[39][1].CLK
CLOCK_50 => ports[39][2].CLK
CLOCK_50 => ports[39][3].CLK
CLOCK_50 => ports[39][4].CLK
CLOCK_50 => ports[39][5].CLK
CLOCK_50 => ports[39][6].CLK
CLOCK_50 => ports[39][7].CLK
CLOCK_50 => ports[39][8].CLK
CLOCK_50 => ports[39][9].CLK
CLOCK_50 => ports[39][10].CLK
CLOCK_50 => ports[39][11].CLK
CLOCK_50 => ports[39][12].CLK
CLOCK_50 => ports[39][13].CLK
CLOCK_50 => ports[39][14].CLK
CLOCK_50 => ports[39][15].CLK
CLOCK_50 => ports[40][0].CLK
CLOCK_50 => ports[40][1].CLK
CLOCK_50 => ports[40][2].CLK
CLOCK_50 => ports[40][3].CLK
CLOCK_50 => ports[40][4].CLK
CLOCK_50 => ports[40][5].CLK
CLOCK_50 => ports[40][6].CLK
CLOCK_50 => ports[40][7].CLK
CLOCK_50 => ports[40][8].CLK
CLOCK_50 => ports[40][9].CLK
CLOCK_50 => ports[40][10].CLK
CLOCK_50 => ports[40][11].CLK
CLOCK_50 => ports[40][12].CLK
CLOCK_50 => ports[40][13].CLK
CLOCK_50 => ports[40][14].CLK
CLOCK_50 => ports[40][15].CLK
CLOCK_50 => ports[41][0].CLK
CLOCK_50 => ports[41][1].CLK
CLOCK_50 => ports[41][2].CLK
CLOCK_50 => ports[41][3].CLK
CLOCK_50 => ports[41][4].CLK
CLOCK_50 => ports[41][5].CLK
CLOCK_50 => ports[41][6].CLK
CLOCK_50 => ports[41][7].CLK
CLOCK_50 => ports[41][8].CLK
CLOCK_50 => ports[41][9].CLK
CLOCK_50 => ports[41][10].CLK
CLOCK_50 => ports[41][11].CLK
CLOCK_50 => ports[41][12].CLK
CLOCK_50 => ports[41][13].CLK
CLOCK_50 => ports[41][14].CLK
CLOCK_50 => ports[41][15].CLK
CLOCK_50 => ports[42][0].CLK
CLOCK_50 => ports[42][1].CLK
CLOCK_50 => ports[42][2].CLK
CLOCK_50 => ports[42][3].CLK
CLOCK_50 => ports[42][4].CLK
CLOCK_50 => ports[42][5].CLK
CLOCK_50 => ports[42][6].CLK
CLOCK_50 => ports[42][7].CLK
CLOCK_50 => ports[42][8].CLK
CLOCK_50 => ports[42][9].CLK
CLOCK_50 => ports[42][10].CLK
CLOCK_50 => ports[42][11].CLK
CLOCK_50 => ports[42][12].CLK
CLOCK_50 => ports[42][13].CLK
CLOCK_50 => ports[42][14].CLK
CLOCK_50 => ports[42][15].CLK
CLOCK_50 => ports[43][0].CLK
CLOCK_50 => ports[43][1].CLK
CLOCK_50 => ports[43][2].CLK
CLOCK_50 => ports[43][3].CLK
CLOCK_50 => ports[43][4].CLK
CLOCK_50 => ports[43][5].CLK
CLOCK_50 => ports[43][6].CLK
CLOCK_50 => ports[43][7].CLK
CLOCK_50 => ports[43][8].CLK
CLOCK_50 => ports[43][9].CLK
CLOCK_50 => ports[43][10].CLK
CLOCK_50 => ports[43][11].CLK
CLOCK_50 => ports[43][12].CLK
CLOCK_50 => ports[43][13].CLK
CLOCK_50 => ports[43][14].CLK
CLOCK_50 => ports[43][15].CLK
CLOCK_50 => ports[44][0].CLK
CLOCK_50 => ports[44][1].CLK
CLOCK_50 => ports[44][2].CLK
CLOCK_50 => ports[44][3].CLK
CLOCK_50 => ports[44][4].CLK
CLOCK_50 => ports[44][5].CLK
CLOCK_50 => ports[44][6].CLK
CLOCK_50 => ports[44][7].CLK
CLOCK_50 => ports[44][8].CLK
CLOCK_50 => ports[44][9].CLK
CLOCK_50 => ports[44][10].CLK
CLOCK_50 => ports[44][11].CLK
CLOCK_50 => ports[44][12].CLK
CLOCK_50 => ports[44][13].CLK
CLOCK_50 => ports[44][14].CLK
CLOCK_50 => ports[44][15].CLK
CLOCK_50 => ports[45][0].CLK
CLOCK_50 => ports[45][1].CLK
CLOCK_50 => ports[45][2].CLK
CLOCK_50 => ports[45][3].CLK
CLOCK_50 => ports[45][4].CLK
CLOCK_50 => ports[45][5].CLK
CLOCK_50 => ports[45][6].CLK
CLOCK_50 => ports[45][7].CLK
CLOCK_50 => ports[45][8].CLK
CLOCK_50 => ports[45][9].CLK
CLOCK_50 => ports[45][10].CLK
CLOCK_50 => ports[45][11].CLK
CLOCK_50 => ports[45][12].CLK
CLOCK_50 => ports[45][13].CLK
CLOCK_50 => ports[45][14].CLK
CLOCK_50 => ports[45][15].CLK
CLOCK_50 => ports[46][0].CLK
CLOCK_50 => ports[46][1].CLK
CLOCK_50 => ports[46][2].CLK
CLOCK_50 => ports[46][3].CLK
CLOCK_50 => ports[46][4].CLK
CLOCK_50 => ports[46][5].CLK
CLOCK_50 => ports[46][6].CLK
CLOCK_50 => ports[46][7].CLK
CLOCK_50 => ports[46][8].CLK
CLOCK_50 => ports[46][9].CLK
CLOCK_50 => ports[46][10].CLK
CLOCK_50 => ports[46][11].CLK
CLOCK_50 => ports[46][12].CLK
CLOCK_50 => ports[46][13].CLK
CLOCK_50 => ports[46][14].CLK
CLOCK_50 => ports[46][15].CLK
CLOCK_50 => ports[47][0].CLK
CLOCK_50 => ports[47][1].CLK
CLOCK_50 => ports[47][2].CLK
CLOCK_50 => ports[47][3].CLK
CLOCK_50 => ports[47][4].CLK
CLOCK_50 => ports[47][5].CLK
CLOCK_50 => ports[47][6].CLK
CLOCK_50 => ports[47][7].CLK
CLOCK_50 => ports[47][8].CLK
CLOCK_50 => ports[47][9].CLK
CLOCK_50 => ports[47][10].CLK
CLOCK_50 => ports[47][11].CLK
CLOCK_50 => ports[47][12].CLK
CLOCK_50 => ports[47][13].CLK
CLOCK_50 => ports[47][14].CLK
CLOCK_50 => ports[47][15].CLK
CLOCK_50 => ports[48][0].CLK
CLOCK_50 => ports[48][1].CLK
CLOCK_50 => ports[48][2].CLK
CLOCK_50 => ports[48][3].CLK
CLOCK_50 => ports[48][4].CLK
CLOCK_50 => ports[48][5].CLK
CLOCK_50 => ports[48][6].CLK
CLOCK_50 => ports[48][7].CLK
CLOCK_50 => ports[48][8].CLK
CLOCK_50 => ports[48][9].CLK
CLOCK_50 => ports[48][10].CLK
CLOCK_50 => ports[48][11].CLK
CLOCK_50 => ports[48][12].CLK
CLOCK_50 => ports[48][13].CLK
CLOCK_50 => ports[48][14].CLK
CLOCK_50 => ports[48][15].CLK
CLOCK_50 => ports[49][0].CLK
CLOCK_50 => ports[49][1].CLK
CLOCK_50 => ports[49][2].CLK
CLOCK_50 => ports[49][3].CLK
CLOCK_50 => ports[49][4].CLK
CLOCK_50 => ports[49][5].CLK
CLOCK_50 => ports[49][6].CLK
CLOCK_50 => ports[49][7].CLK
CLOCK_50 => ports[49][8].CLK
CLOCK_50 => ports[49][9].CLK
CLOCK_50 => ports[49][10].CLK
CLOCK_50 => ports[49][11].CLK
CLOCK_50 => ports[49][12].CLK
CLOCK_50 => ports[49][13].CLK
CLOCK_50 => ports[49][14].CLK
CLOCK_50 => ports[49][15].CLK
CLOCK_50 => ports[50][0].CLK
CLOCK_50 => ports[50][1].CLK
CLOCK_50 => ports[50][2].CLK
CLOCK_50 => ports[50][3].CLK
CLOCK_50 => ports[50][4].CLK
CLOCK_50 => ports[50][5].CLK
CLOCK_50 => ports[50][6].CLK
CLOCK_50 => ports[50][7].CLK
CLOCK_50 => ports[50][8].CLK
CLOCK_50 => ports[50][9].CLK
CLOCK_50 => ports[50][10].CLK
CLOCK_50 => ports[50][11].CLK
CLOCK_50 => ports[50][12].CLK
CLOCK_50 => ports[50][13].CLK
CLOCK_50 => ports[50][14].CLK
CLOCK_50 => ports[50][15].CLK
CLOCK_50 => ports[51][0].CLK
CLOCK_50 => ports[51][1].CLK
CLOCK_50 => ports[51][2].CLK
CLOCK_50 => ports[51][3].CLK
CLOCK_50 => ports[51][4].CLK
CLOCK_50 => ports[51][5].CLK
CLOCK_50 => ports[51][6].CLK
CLOCK_50 => ports[51][7].CLK
CLOCK_50 => ports[51][8].CLK
CLOCK_50 => ports[51][9].CLK
CLOCK_50 => ports[51][10].CLK
CLOCK_50 => ports[51][11].CLK
CLOCK_50 => ports[51][12].CLK
CLOCK_50 => ports[51][13].CLK
CLOCK_50 => ports[51][14].CLK
CLOCK_50 => ports[51][15].CLK
CLOCK_50 => ports[52][0].CLK
CLOCK_50 => ports[52][1].CLK
CLOCK_50 => ports[52][2].CLK
CLOCK_50 => ports[52][3].CLK
CLOCK_50 => ports[52][4].CLK
CLOCK_50 => ports[52][5].CLK
CLOCK_50 => ports[52][6].CLK
CLOCK_50 => ports[52][7].CLK
CLOCK_50 => ports[52][8].CLK
CLOCK_50 => ports[52][9].CLK
CLOCK_50 => ports[52][10].CLK
CLOCK_50 => ports[52][11].CLK
CLOCK_50 => ports[52][12].CLK
CLOCK_50 => ports[52][13].CLK
CLOCK_50 => ports[52][14].CLK
CLOCK_50 => ports[52][15].CLK
CLOCK_50 => ports[53][0].CLK
CLOCK_50 => ports[53][1].CLK
CLOCK_50 => ports[53][2].CLK
CLOCK_50 => ports[53][3].CLK
CLOCK_50 => ports[53][4].CLK
CLOCK_50 => ports[53][5].CLK
CLOCK_50 => ports[53][6].CLK
CLOCK_50 => ports[53][7].CLK
CLOCK_50 => ports[53][8].CLK
CLOCK_50 => ports[53][9].CLK
CLOCK_50 => ports[53][10].CLK
CLOCK_50 => ports[53][11].CLK
CLOCK_50 => ports[53][12].CLK
CLOCK_50 => ports[53][13].CLK
CLOCK_50 => ports[53][14].CLK
CLOCK_50 => ports[53][15].CLK
CLOCK_50 => ports[54][0].CLK
CLOCK_50 => ports[54][1].CLK
CLOCK_50 => ports[54][2].CLK
CLOCK_50 => ports[54][3].CLK
CLOCK_50 => ports[54][4].CLK
CLOCK_50 => ports[54][5].CLK
CLOCK_50 => ports[54][6].CLK
CLOCK_50 => ports[54][7].CLK
CLOCK_50 => ports[54][8].CLK
CLOCK_50 => ports[54][9].CLK
CLOCK_50 => ports[54][10].CLK
CLOCK_50 => ports[54][11].CLK
CLOCK_50 => ports[54][12].CLK
CLOCK_50 => ports[54][13].CLK
CLOCK_50 => ports[54][14].CLK
CLOCK_50 => ports[54][15].CLK
CLOCK_50 => ports[55][0].CLK
CLOCK_50 => ports[55][1].CLK
CLOCK_50 => ports[55][2].CLK
CLOCK_50 => ports[55][3].CLK
CLOCK_50 => ports[55][4].CLK
CLOCK_50 => ports[55][5].CLK
CLOCK_50 => ports[55][6].CLK
CLOCK_50 => ports[55][7].CLK
CLOCK_50 => ports[55][8].CLK
CLOCK_50 => ports[55][9].CLK
CLOCK_50 => ports[55][10].CLK
CLOCK_50 => ports[55][11].CLK
CLOCK_50 => ports[55][12].CLK
CLOCK_50 => ports[55][13].CLK
CLOCK_50 => ports[55][14].CLK
CLOCK_50 => ports[55][15].CLK
CLOCK_50 => ports[56][0].CLK
CLOCK_50 => ports[56][1].CLK
CLOCK_50 => ports[56][2].CLK
CLOCK_50 => ports[56][3].CLK
CLOCK_50 => ports[56][4].CLK
CLOCK_50 => ports[56][5].CLK
CLOCK_50 => ports[56][6].CLK
CLOCK_50 => ports[56][7].CLK
CLOCK_50 => ports[56][8].CLK
CLOCK_50 => ports[56][9].CLK
CLOCK_50 => ports[56][10].CLK
CLOCK_50 => ports[56][11].CLK
CLOCK_50 => ports[56][12].CLK
CLOCK_50 => ports[56][13].CLK
CLOCK_50 => ports[56][14].CLK
CLOCK_50 => ports[56][15].CLK
CLOCK_50 => ports[57][0].CLK
CLOCK_50 => ports[57][1].CLK
CLOCK_50 => ports[57][2].CLK
CLOCK_50 => ports[57][3].CLK
CLOCK_50 => ports[57][4].CLK
CLOCK_50 => ports[57][5].CLK
CLOCK_50 => ports[57][6].CLK
CLOCK_50 => ports[57][7].CLK
CLOCK_50 => ports[57][8].CLK
CLOCK_50 => ports[57][9].CLK
CLOCK_50 => ports[57][10].CLK
CLOCK_50 => ports[57][11].CLK
CLOCK_50 => ports[57][12].CLK
CLOCK_50 => ports[57][13].CLK
CLOCK_50 => ports[57][14].CLK
CLOCK_50 => ports[57][15].CLK
CLOCK_50 => ports[58][0].CLK
CLOCK_50 => ports[58][1].CLK
CLOCK_50 => ports[58][2].CLK
CLOCK_50 => ports[58][3].CLK
CLOCK_50 => ports[58][4].CLK
CLOCK_50 => ports[58][5].CLK
CLOCK_50 => ports[58][6].CLK
CLOCK_50 => ports[58][7].CLK
CLOCK_50 => ports[58][8].CLK
CLOCK_50 => ports[58][9].CLK
CLOCK_50 => ports[58][10].CLK
CLOCK_50 => ports[58][11].CLK
CLOCK_50 => ports[58][12].CLK
CLOCK_50 => ports[58][13].CLK
CLOCK_50 => ports[58][14].CLK
CLOCK_50 => ports[58][15].CLK
CLOCK_50 => ports[59][0].CLK
CLOCK_50 => ports[59][1].CLK
CLOCK_50 => ports[59][2].CLK
CLOCK_50 => ports[59][3].CLK
CLOCK_50 => ports[59][4].CLK
CLOCK_50 => ports[59][5].CLK
CLOCK_50 => ports[59][6].CLK
CLOCK_50 => ports[59][7].CLK
CLOCK_50 => ports[59][8].CLK
CLOCK_50 => ports[59][9].CLK
CLOCK_50 => ports[59][10].CLK
CLOCK_50 => ports[59][11].CLK
CLOCK_50 => ports[59][12].CLK
CLOCK_50 => ports[59][13].CLK
CLOCK_50 => ports[59][14].CLK
CLOCK_50 => ports[59][15].CLK
CLOCK_50 => ports[60][0].CLK
CLOCK_50 => ports[60][1].CLK
CLOCK_50 => ports[60][2].CLK
CLOCK_50 => ports[60][3].CLK
CLOCK_50 => ports[60][4].CLK
CLOCK_50 => ports[60][5].CLK
CLOCK_50 => ports[60][6].CLK
CLOCK_50 => ports[60][7].CLK
CLOCK_50 => ports[60][8].CLK
CLOCK_50 => ports[60][9].CLK
CLOCK_50 => ports[60][10].CLK
CLOCK_50 => ports[60][11].CLK
CLOCK_50 => ports[60][12].CLK
CLOCK_50 => ports[60][13].CLK
CLOCK_50 => ports[60][14].CLK
CLOCK_50 => ports[60][15].CLK
CLOCK_50 => ports[61][0].CLK
CLOCK_50 => ports[61][1].CLK
CLOCK_50 => ports[61][2].CLK
CLOCK_50 => ports[61][3].CLK
CLOCK_50 => ports[61][4].CLK
CLOCK_50 => ports[61][5].CLK
CLOCK_50 => ports[61][6].CLK
CLOCK_50 => ports[61][7].CLK
CLOCK_50 => ports[61][8].CLK
CLOCK_50 => ports[61][9].CLK
CLOCK_50 => ports[61][10].CLK
CLOCK_50 => ports[61][11].CLK
CLOCK_50 => ports[61][12].CLK
CLOCK_50 => ports[61][13].CLK
CLOCK_50 => ports[61][14].CLK
CLOCK_50 => ports[61][15].CLK
CLOCK_50 => ports[62][0].CLK
CLOCK_50 => ports[62][1].CLK
CLOCK_50 => ports[62][2].CLK
CLOCK_50 => ports[62][3].CLK
CLOCK_50 => ports[62][4].CLK
CLOCK_50 => ports[62][5].CLK
CLOCK_50 => ports[62][6].CLK
CLOCK_50 => ports[62][7].CLK
CLOCK_50 => ports[62][8].CLK
CLOCK_50 => ports[62][9].CLK
CLOCK_50 => ports[62][10].CLK
CLOCK_50 => ports[62][11].CLK
CLOCK_50 => ports[62][12].CLK
CLOCK_50 => ports[62][13].CLK
CLOCK_50 => ports[62][14].CLK
CLOCK_50 => ports[62][15].CLK
CLOCK_50 => ports[63][0].CLK
CLOCK_50 => ports[63][1].CLK
CLOCK_50 => ports[63][2].CLK
CLOCK_50 => ports[63][3].CLK
CLOCK_50 => ports[63][4].CLK
CLOCK_50 => ports[63][5].CLK
CLOCK_50 => ports[63][6].CLK
CLOCK_50 => ports[63][7].CLK
CLOCK_50 => ports[63][8].CLK
CLOCK_50 => ports[63][9].CLK
CLOCK_50 => ports[63][10].CLK
CLOCK_50 => ports[63][11].CLK
CLOCK_50 => ports[63][12].CLK
CLOCK_50 => ports[63][13].CLK
CLOCK_50 => ports[63][14].CLK
CLOCK_50 => ports[63][15].CLK
CLOCK_50 => ports[64][0].CLK
CLOCK_50 => ports[64][1].CLK
CLOCK_50 => ports[64][2].CLK
CLOCK_50 => ports[64][3].CLK
CLOCK_50 => ports[64][4].CLK
CLOCK_50 => ports[64][5].CLK
CLOCK_50 => ports[64][6].CLK
CLOCK_50 => ports[64][7].CLK
CLOCK_50 => ports[64][8].CLK
CLOCK_50 => ports[64][9].CLK
CLOCK_50 => ports[64][10].CLK
CLOCK_50 => ports[64][11].CLK
CLOCK_50 => ports[64][12].CLK
CLOCK_50 => ports[64][13].CLK
CLOCK_50 => ports[64][14].CLK
CLOCK_50 => ports[64][15].CLK
CLOCK_50 => ports[65][0].CLK
CLOCK_50 => ports[65][1].CLK
CLOCK_50 => ports[65][2].CLK
CLOCK_50 => ports[65][3].CLK
CLOCK_50 => ports[65][4].CLK
CLOCK_50 => ports[65][5].CLK
CLOCK_50 => ports[65][6].CLK
CLOCK_50 => ports[65][7].CLK
CLOCK_50 => ports[65][8].CLK
CLOCK_50 => ports[65][9].CLK
CLOCK_50 => ports[65][10].CLK
CLOCK_50 => ports[65][11].CLK
CLOCK_50 => ports[65][12].CLK
CLOCK_50 => ports[65][13].CLK
CLOCK_50 => ports[65][14].CLK
CLOCK_50 => ports[65][15].CLK
CLOCK_50 => ports[66][0].CLK
CLOCK_50 => ports[66][1].CLK
CLOCK_50 => ports[66][2].CLK
CLOCK_50 => ports[66][3].CLK
CLOCK_50 => ports[66][4].CLK
CLOCK_50 => ports[66][5].CLK
CLOCK_50 => ports[66][6].CLK
CLOCK_50 => ports[66][7].CLK
CLOCK_50 => ports[66][8].CLK
CLOCK_50 => ports[66][9].CLK
CLOCK_50 => ports[66][10].CLK
CLOCK_50 => ports[66][11].CLK
CLOCK_50 => ports[66][12].CLK
CLOCK_50 => ports[66][13].CLK
CLOCK_50 => ports[66][14].CLK
CLOCK_50 => ports[66][15].CLK
CLOCK_50 => ports[67][0].CLK
CLOCK_50 => ports[67][1].CLK
CLOCK_50 => ports[67][2].CLK
CLOCK_50 => ports[67][3].CLK
CLOCK_50 => ports[67][4].CLK
CLOCK_50 => ports[67][5].CLK
CLOCK_50 => ports[67][6].CLK
CLOCK_50 => ports[67][7].CLK
CLOCK_50 => ports[67][8].CLK
CLOCK_50 => ports[67][9].CLK
CLOCK_50 => ports[67][10].CLK
CLOCK_50 => ports[67][11].CLK
CLOCK_50 => ports[67][12].CLK
CLOCK_50 => ports[67][13].CLK
CLOCK_50 => ports[67][14].CLK
CLOCK_50 => ports[67][15].CLK
CLOCK_50 => ports[68][0].CLK
CLOCK_50 => ports[68][1].CLK
CLOCK_50 => ports[68][2].CLK
CLOCK_50 => ports[68][3].CLK
CLOCK_50 => ports[68][4].CLK
CLOCK_50 => ports[68][5].CLK
CLOCK_50 => ports[68][6].CLK
CLOCK_50 => ports[68][7].CLK
CLOCK_50 => ports[68][8].CLK
CLOCK_50 => ports[68][9].CLK
CLOCK_50 => ports[68][10].CLK
CLOCK_50 => ports[68][11].CLK
CLOCK_50 => ports[68][12].CLK
CLOCK_50 => ports[68][13].CLK
CLOCK_50 => ports[68][14].CLK
CLOCK_50 => ports[68][15].CLK
CLOCK_50 => ports[69][0].CLK
CLOCK_50 => ports[69][1].CLK
CLOCK_50 => ports[69][2].CLK
CLOCK_50 => ports[69][3].CLK
CLOCK_50 => ports[69][4].CLK
CLOCK_50 => ports[69][5].CLK
CLOCK_50 => ports[69][6].CLK
CLOCK_50 => ports[69][7].CLK
CLOCK_50 => ports[69][8].CLK
CLOCK_50 => ports[69][9].CLK
CLOCK_50 => ports[69][10].CLK
CLOCK_50 => ports[69][11].CLK
CLOCK_50 => ports[69][12].CLK
CLOCK_50 => ports[69][13].CLK
CLOCK_50 => ports[69][14].CLK
CLOCK_50 => ports[69][15].CLK
CLOCK_50 => ports[70][0].CLK
CLOCK_50 => ports[70][1].CLK
CLOCK_50 => ports[70][2].CLK
CLOCK_50 => ports[70][3].CLK
CLOCK_50 => ports[70][4].CLK
CLOCK_50 => ports[70][5].CLK
CLOCK_50 => ports[70][6].CLK
CLOCK_50 => ports[70][7].CLK
CLOCK_50 => ports[70][8].CLK
CLOCK_50 => ports[70][9].CLK
CLOCK_50 => ports[70][10].CLK
CLOCK_50 => ports[70][11].CLK
CLOCK_50 => ports[70][12].CLK
CLOCK_50 => ports[70][13].CLK
CLOCK_50 => ports[70][14].CLK
CLOCK_50 => ports[70][15].CLK
CLOCK_50 => ports[71][0].CLK
CLOCK_50 => ports[71][1].CLK
CLOCK_50 => ports[71][2].CLK
CLOCK_50 => ports[71][3].CLK
CLOCK_50 => ports[71][4].CLK
CLOCK_50 => ports[71][5].CLK
CLOCK_50 => ports[71][6].CLK
CLOCK_50 => ports[71][7].CLK
CLOCK_50 => ports[71][8].CLK
CLOCK_50 => ports[71][9].CLK
CLOCK_50 => ports[71][10].CLK
CLOCK_50 => ports[71][11].CLK
CLOCK_50 => ports[71][12].CLK
CLOCK_50 => ports[71][13].CLK
CLOCK_50 => ports[71][14].CLK
CLOCK_50 => ports[71][15].CLK
CLOCK_50 => ports[72][0].CLK
CLOCK_50 => ports[72][1].CLK
CLOCK_50 => ports[72][2].CLK
CLOCK_50 => ports[72][3].CLK
CLOCK_50 => ports[72][4].CLK
CLOCK_50 => ports[72][5].CLK
CLOCK_50 => ports[72][6].CLK
CLOCK_50 => ports[72][7].CLK
CLOCK_50 => ports[72][8].CLK
CLOCK_50 => ports[72][9].CLK
CLOCK_50 => ports[72][10].CLK
CLOCK_50 => ports[72][11].CLK
CLOCK_50 => ports[72][12].CLK
CLOCK_50 => ports[72][13].CLK
CLOCK_50 => ports[72][14].CLK
CLOCK_50 => ports[72][15].CLK
CLOCK_50 => ports[73][0].CLK
CLOCK_50 => ports[73][1].CLK
CLOCK_50 => ports[73][2].CLK
CLOCK_50 => ports[73][3].CLK
CLOCK_50 => ports[73][4].CLK
CLOCK_50 => ports[73][5].CLK
CLOCK_50 => ports[73][6].CLK
CLOCK_50 => ports[73][7].CLK
CLOCK_50 => ports[73][8].CLK
CLOCK_50 => ports[73][9].CLK
CLOCK_50 => ports[73][10].CLK
CLOCK_50 => ports[73][11].CLK
CLOCK_50 => ports[73][12].CLK
CLOCK_50 => ports[73][13].CLK
CLOCK_50 => ports[73][14].CLK
CLOCK_50 => ports[73][15].CLK
CLOCK_50 => ports[74][0].CLK
CLOCK_50 => ports[74][1].CLK
CLOCK_50 => ports[74][2].CLK
CLOCK_50 => ports[74][3].CLK
CLOCK_50 => ports[74][4].CLK
CLOCK_50 => ports[74][5].CLK
CLOCK_50 => ports[74][6].CLK
CLOCK_50 => ports[74][7].CLK
CLOCK_50 => ports[74][8].CLK
CLOCK_50 => ports[74][9].CLK
CLOCK_50 => ports[74][10].CLK
CLOCK_50 => ports[74][11].CLK
CLOCK_50 => ports[74][12].CLK
CLOCK_50 => ports[74][13].CLK
CLOCK_50 => ports[74][14].CLK
CLOCK_50 => ports[74][15].CLK
CLOCK_50 => ports[75][0].CLK
CLOCK_50 => ports[75][1].CLK
CLOCK_50 => ports[75][2].CLK
CLOCK_50 => ports[75][3].CLK
CLOCK_50 => ports[75][4].CLK
CLOCK_50 => ports[75][5].CLK
CLOCK_50 => ports[75][6].CLK
CLOCK_50 => ports[75][7].CLK
CLOCK_50 => ports[75][8].CLK
CLOCK_50 => ports[75][9].CLK
CLOCK_50 => ports[75][10].CLK
CLOCK_50 => ports[75][11].CLK
CLOCK_50 => ports[75][12].CLK
CLOCK_50 => ports[75][13].CLK
CLOCK_50 => ports[75][14].CLK
CLOCK_50 => ports[75][15].CLK
CLOCK_50 => ports[76][0].CLK
CLOCK_50 => ports[76][1].CLK
CLOCK_50 => ports[76][2].CLK
CLOCK_50 => ports[76][3].CLK
CLOCK_50 => ports[76][4].CLK
CLOCK_50 => ports[76][5].CLK
CLOCK_50 => ports[76][6].CLK
CLOCK_50 => ports[76][7].CLK
CLOCK_50 => ports[76][8].CLK
CLOCK_50 => ports[76][9].CLK
CLOCK_50 => ports[76][10].CLK
CLOCK_50 => ports[76][11].CLK
CLOCK_50 => ports[76][12].CLK
CLOCK_50 => ports[76][13].CLK
CLOCK_50 => ports[76][14].CLK
CLOCK_50 => ports[76][15].CLK
CLOCK_50 => ports[77][0].CLK
CLOCK_50 => ports[77][1].CLK
CLOCK_50 => ports[77][2].CLK
CLOCK_50 => ports[77][3].CLK
CLOCK_50 => ports[77][4].CLK
CLOCK_50 => ports[77][5].CLK
CLOCK_50 => ports[77][6].CLK
CLOCK_50 => ports[77][7].CLK
CLOCK_50 => ports[77][8].CLK
CLOCK_50 => ports[77][9].CLK
CLOCK_50 => ports[77][10].CLK
CLOCK_50 => ports[77][11].CLK
CLOCK_50 => ports[77][12].CLK
CLOCK_50 => ports[77][13].CLK
CLOCK_50 => ports[77][14].CLK
CLOCK_50 => ports[77][15].CLK
CLOCK_50 => ports[78][0].CLK
CLOCK_50 => ports[78][1].CLK
CLOCK_50 => ports[78][2].CLK
CLOCK_50 => ports[78][3].CLK
CLOCK_50 => ports[78][4].CLK
CLOCK_50 => ports[78][5].CLK
CLOCK_50 => ports[78][6].CLK
CLOCK_50 => ports[78][7].CLK
CLOCK_50 => ports[78][8].CLK
CLOCK_50 => ports[78][9].CLK
CLOCK_50 => ports[78][10].CLK
CLOCK_50 => ports[78][11].CLK
CLOCK_50 => ports[78][12].CLK
CLOCK_50 => ports[78][13].CLK
CLOCK_50 => ports[78][14].CLK
CLOCK_50 => ports[78][15].CLK
CLOCK_50 => ports[79][0].CLK
CLOCK_50 => ports[79][1].CLK
CLOCK_50 => ports[79][2].CLK
CLOCK_50 => ports[79][3].CLK
CLOCK_50 => ports[79][4].CLK
CLOCK_50 => ports[79][5].CLK
CLOCK_50 => ports[79][6].CLK
CLOCK_50 => ports[79][7].CLK
CLOCK_50 => ports[79][8].CLK
CLOCK_50 => ports[79][9].CLK
CLOCK_50 => ports[79][10].CLK
CLOCK_50 => ports[79][11].CLK
CLOCK_50 => ports[79][12].CLK
CLOCK_50 => ports[79][13].CLK
CLOCK_50 => ports[79][14].CLK
CLOCK_50 => ports[79][15].CLK
CLOCK_50 => ports[80][0].CLK
CLOCK_50 => ports[80][1].CLK
CLOCK_50 => ports[80][2].CLK
CLOCK_50 => ports[80][3].CLK
CLOCK_50 => ports[80][4].CLK
CLOCK_50 => ports[80][5].CLK
CLOCK_50 => ports[80][6].CLK
CLOCK_50 => ports[80][7].CLK
CLOCK_50 => ports[80][8].CLK
CLOCK_50 => ports[80][9].CLK
CLOCK_50 => ports[80][10].CLK
CLOCK_50 => ports[80][11].CLK
CLOCK_50 => ports[80][12].CLK
CLOCK_50 => ports[80][13].CLK
CLOCK_50 => ports[80][14].CLK
CLOCK_50 => ports[80][15].CLK
CLOCK_50 => ports[81][0].CLK
CLOCK_50 => ports[81][1].CLK
CLOCK_50 => ports[81][2].CLK
CLOCK_50 => ports[81][3].CLK
CLOCK_50 => ports[81][4].CLK
CLOCK_50 => ports[81][5].CLK
CLOCK_50 => ports[81][6].CLK
CLOCK_50 => ports[81][7].CLK
CLOCK_50 => ports[81][8].CLK
CLOCK_50 => ports[81][9].CLK
CLOCK_50 => ports[81][10].CLK
CLOCK_50 => ports[81][11].CLK
CLOCK_50 => ports[81][12].CLK
CLOCK_50 => ports[81][13].CLK
CLOCK_50 => ports[81][14].CLK
CLOCK_50 => ports[81][15].CLK
CLOCK_50 => ports[82][0].CLK
CLOCK_50 => ports[82][1].CLK
CLOCK_50 => ports[82][2].CLK
CLOCK_50 => ports[82][3].CLK
CLOCK_50 => ports[82][4].CLK
CLOCK_50 => ports[82][5].CLK
CLOCK_50 => ports[82][6].CLK
CLOCK_50 => ports[82][7].CLK
CLOCK_50 => ports[82][8].CLK
CLOCK_50 => ports[82][9].CLK
CLOCK_50 => ports[82][10].CLK
CLOCK_50 => ports[82][11].CLK
CLOCK_50 => ports[82][12].CLK
CLOCK_50 => ports[82][13].CLK
CLOCK_50 => ports[82][14].CLK
CLOCK_50 => ports[82][15].CLK
CLOCK_50 => ports[83][0].CLK
CLOCK_50 => ports[83][1].CLK
CLOCK_50 => ports[83][2].CLK
CLOCK_50 => ports[83][3].CLK
CLOCK_50 => ports[83][4].CLK
CLOCK_50 => ports[83][5].CLK
CLOCK_50 => ports[83][6].CLK
CLOCK_50 => ports[83][7].CLK
CLOCK_50 => ports[83][8].CLK
CLOCK_50 => ports[83][9].CLK
CLOCK_50 => ports[83][10].CLK
CLOCK_50 => ports[83][11].CLK
CLOCK_50 => ports[83][12].CLK
CLOCK_50 => ports[83][13].CLK
CLOCK_50 => ports[83][14].CLK
CLOCK_50 => ports[83][15].CLK
CLOCK_50 => ports[84][0].CLK
CLOCK_50 => ports[84][1].CLK
CLOCK_50 => ports[84][2].CLK
CLOCK_50 => ports[84][3].CLK
CLOCK_50 => ports[84][4].CLK
CLOCK_50 => ports[84][5].CLK
CLOCK_50 => ports[84][6].CLK
CLOCK_50 => ports[84][7].CLK
CLOCK_50 => ports[84][8].CLK
CLOCK_50 => ports[84][9].CLK
CLOCK_50 => ports[84][10].CLK
CLOCK_50 => ports[84][11].CLK
CLOCK_50 => ports[84][12].CLK
CLOCK_50 => ports[84][13].CLK
CLOCK_50 => ports[84][14].CLK
CLOCK_50 => ports[84][15].CLK
CLOCK_50 => ports[85][0].CLK
CLOCK_50 => ports[85][1].CLK
CLOCK_50 => ports[85][2].CLK
CLOCK_50 => ports[85][3].CLK
CLOCK_50 => ports[85][4].CLK
CLOCK_50 => ports[85][5].CLK
CLOCK_50 => ports[85][6].CLK
CLOCK_50 => ports[85][7].CLK
CLOCK_50 => ports[85][8].CLK
CLOCK_50 => ports[85][9].CLK
CLOCK_50 => ports[85][10].CLK
CLOCK_50 => ports[85][11].CLK
CLOCK_50 => ports[85][12].CLK
CLOCK_50 => ports[85][13].CLK
CLOCK_50 => ports[85][14].CLK
CLOCK_50 => ports[85][15].CLK
CLOCK_50 => ports[86][0].CLK
CLOCK_50 => ports[86][1].CLK
CLOCK_50 => ports[86][2].CLK
CLOCK_50 => ports[86][3].CLK
CLOCK_50 => ports[86][4].CLK
CLOCK_50 => ports[86][5].CLK
CLOCK_50 => ports[86][6].CLK
CLOCK_50 => ports[86][7].CLK
CLOCK_50 => ports[86][8].CLK
CLOCK_50 => ports[86][9].CLK
CLOCK_50 => ports[86][10].CLK
CLOCK_50 => ports[86][11].CLK
CLOCK_50 => ports[86][12].CLK
CLOCK_50 => ports[86][13].CLK
CLOCK_50 => ports[86][14].CLK
CLOCK_50 => ports[86][15].CLK
CLOCK_50 => ports[87][0].CLK
CLOCK_50 => ports[87][1].CLK
CLOCK_50 => ports[87][2].CLK
CLOCK_50 => ports[87][3].CLK
CLOCK_50 => ports[87][4].CLK
CLOCK_50 => ports[87][5].CLK
CLOCK_50 => ports[87][6].CLK
CLOCK_50 => ports[87][7].CLK
CLOCK_50 => ports[87][8].CLK
CLOCK_50 => ports[87][9].CLK
CLOCK_50 => ports[87][10].CLK
CLOCK_50 => ports[87][11].CLK
CLOCK_50 => ports[87][12].CLK
CLOCK_50 => ports[87][13].CLK
CLOCK_50 => ports[87][14].CLK
CLOCK_50 => ports[87][15].CLK
CLOCK_50 => ports[88][0].CLK
CLOCK_50 => ports[88][1].CLK
CLOCK_50 => ports[88][2].CLK
CLOCK_50 => ports[88][3].CLK
CLOCK_50 => ports[88][4].CLK
CLOCK_50 => ports[88][5].CLK
CLOCK_50 => ports[88][6].CLK
CLOCK_50 => ports[88][7].CLK
CLOCK_50 => ports[88][8].CLK
CLOCK_50 => ports[88][9].CLK
CLOCK_50 => ports[88][10].CLK
CLOCK_50 => ports[88][11].CLK
CLOCK_50 => ports[88][12].CLK
CLOCK_50 => ports[88][13].CLK
CLOCK_50 => ports[88][14].CLK
CLOCK_50 => ports[88][15].CLK
CLOCK_50 => ports[89][0].CLK
CLOCK_50 => ports[89][1].CLK
CLOCK_50 => ports[89][2].CLK
CLOCK_50 => ports[89][3].CLK
CLOCK_50 => ports[89][4].CLK
CLOCK_50 => ports[89][5].CLK
CLOCK_50 => ports[89][6].CLK
CLOCK_50 => ports[89][7].CLK
CLOCK_50 => ports[89][8].CLK
CLOCK_50 => ports[89][9].CLK
CLOCK_50 => ports[89][10].CLK
CLOCK_50 => ports[89][11].CLK
CLOCK_50 => ports[89][12].CLK
CLOCK_50 => ports[89][13].CLK
CLOCK_50 => ports[89][14].CLK
CLOCK_50 => ports[89][15].CLK
CLOCK_50 => ports[90][0].CLK
CLOCK_50 => ports[90][1].CLK
CLOCK_50 => ports[90][2].CLK
CLOCK_50 => ports[90][3].CLK
CLOCK_50 => ports[90][4].CLK
CLOCK_50 => ports[90][5].CLK
CLOCK_50 => ports[90][6].CLK
CLOCK_50 => ports[90][7].CLK
CLOCK_50 => ports[90][8].CLK
CLOCK_50 => ports[90][9].CLK
CLOCK_50 => ports[90][10].CLK
CLOCK_50 => ports[90][11].CLK
CLOCK_50 => ports[90][12].CLK
CLOCK_50 => ports[90][13].CLK
CLOCK_50 => ports[90][14].CLK
CLOCK_50 => ports[90][15].CLK
CLOCK_50 => ports[91][0].CLK
CLOCK_50 => ports[91][1].CLK
CLOCK_50 => ports[91][2].CLK
CLOCK_50 => ports[91][3].CLK
CLOCK_50 => ports[91][4].CLK
CLOCK_50 => ports[91][5].CLK
CLOCK_50 => ports[91][6].CLK
CLOCK_50 => ports[91][7].CLK
CLOCK_50 => ports[91][8].CLK
CLOCK_50 => ports[91][9].CLK
CLOCK_50 => ports[91][10].CLK
CLOCK_50 => ports[91][11].CLK
CLOCK_50 => ports[91][12].CLK
CLOCK_50 => ports[91][13].CLK
CLOCK_50 => ports[91][14].CLK
CLOCK_50 => ports[91][15].CLK
CLOCK_50 => ports[92][0].CLK
CLOCK_50 => ports[92][1].CLK
CLOCK_50 => ports[92][2].CLK
CLOCK_50 => ports[92][3].CLK
CLOCK_50 => ports[92][4].CLK
CLOCK_50 => ports[92][5].CLK
CLOCK_50 => ports[92][6].CLK
CLOCK_50 => ports[92][7].CLK
CLOCK_50 => ports[92][8].CLK
CLOCK_50 => ports[92][9].CLK
CLOCK_50 => ports[92][10].CLK
CLOCK_50 => ports[92][11].CLK
CLOCK_50 => ports[92][12].CLK
CLOCK_50 => ports[92][13].CLK
CLOCK_50 => ports[92][14].CLK
CLOCK_50 => ports[92][15].CLK
CLOCK_50 => ports[93][0].CLK
CLOCK_50 => ports[93][1].CLK
CLOCK_50 => ports[93][2].CLK
CLOCK_50 => ports[93][3].CLK
CLOCK_50 => ports[93][4].CLK
CLOCK_50 => ports[93][5].CLK
CLOCK_50 => ports[93][6].CLK
CLOCK_50 => ports[93][7].CLK
CLOCK_50 => ports[93][8].CLK
CLOCK_50 => ports[93][9].CLK
CLOCK_50 => ports[93][10].CLK
CLOCK_50 => ports[93][11].CLK
CLOCK_50 => ports[93][12].CLK
CLOCK_50 => ports[93][13].CLK
CLOCK_50 => ports[93][14].CLK
CLOCK_50 => ports[93][15].CLK
CLOCK_50 => ports[94][0].CLK
CLOCK_50 => ports[94][1].CLK
CLOCK_50 => ports[94][2].CLK
CLOCK_50 => ports[94][3].CLK
CLOCK_50 => ports[94][4].CLK
CLOCK_50 => ports[94][5].CLK
CLOCK_50 => ports[94][6].CLK
CLOCK_50 => ports[94][7].CLK
CLOCK_50 => ports[94][8].CLK
CLOCK_50 => ports[94][9].CLK
CLOCK_50 => ports[94][10].CLK
CLOCK_50 => ports[94][11].CLK
CLOCK_50 => ports[94][12].CLK
CLOCK_50 => ports[94][13].CLK
CLOCK_50 => ports[94][14].CLK
CLOCK_50 => ports[94][15].CLK
CLOCK_50 => ports[95][0].CLK
CLOCK_50 => ports[95][1].CLK
CLOCK_50 => ports[95][2].CLK
CLOCK_50 => ports[95][3].CLK
CLOCK_50 => ports[95][4].CLK
CLOCK_50 => ports[95][5].CLK
CLOCK_50 => ports[95][6].CLK
CLOCK_50 => ports[95][7].CLK
CLOCK_50 => ports[95][8].CLK
CLOCK_50 => ports[95][9].CLK
CLOCK_50 => ports[95][10].CLK
CLOCK_50 => ports[95][11].CLK
CLOCK_50 => ports[95][12].CLK
CLOCK_50 => ports[95][13].CLK
CLOCK_50 => ports[95][14].CLK
CLOCK_50 => ports[95][15].CLK
CLOCK_50 => ports[96][0].CLK
CLOCK_50 => ports[96][1].CLK
CLOCK_50 => ports[96][2].CLK
CLOCK_50 => ports[96][3].CLK
CLOCK_50 => ports[96][4].CLK
CLOCK_50 => ports[96][5].CLK
CLOCK_50 => ports[96][6].CLK
CLOCK_50 => ports[96][7].CLK
CLOCK_50 => ports[96][8].CLK
CLOCK_50 => ports[96][9].CLK
CLOCK_50 => ports[96][10].CLK
CLOCK_50 => ports[96][11].CLK
CLOCK_50 => ports[96][12].CLK
CLOCK_50 => ports[96][13].CLK
CLOCK_50 => ports[96][14].CLK
CLOCK_50 => ports[96][15].CLK
CLOCK_50 => ports[97][0].CLK
CLOCK_50 => ports[97][1].CLK
CLOCK_50 => ports[97][2].CLK
CLOCK_50 => ports[97][3].CLK
CLOCK_50 => ports[97][4].CLK
CLOCK_50 => ports[97][5].CLK
CLOCK_50 => ports[97][6].CLK
CLOCK_50 => ports[97][7].CLK
CLOCK_50 => ports[97][8].CLK
CLOCK_50 => ports[97][9].CLK
CLOCK_50 => ports[97][10].CLK
CLOCK_50 => ports[97][11].CLK
CLOCK_50 => ports[97][12].CLK
CLOCK_50 => ports[97][13].CLK
CLOCK_50 => ports[97][14].CLK
CLOCK_50 => ports[97][15].CLK
CLOCK_50 => ports[98][0].CLK
CLOCK_50 => ports[98][1].CLK
CLOCK_50 => ports[98][2].CLK
CLOCK_50 => ports[98][3].CLK
CLOCK_50 => ports[98][4].CLK
CLOCK_50 => ports[98][5].CLK
CLOCK_50 => ports[98][6].CLK
CLOCK_50 => ports[98][7].CLK
CLOCK_50 => ports[98][8].CLK
CLOCK_50 => ports[98][9].CLK
CLOCK_50 => ports[98][10].CLK
CLOCK_50 => ports[98][11].CLK
CLOCK_50 => ports[98][12].CLK
CLOCK_50 => ports[98][13].CLK
CLOCK_50 => ports[98][14].CLK
CLOCK_50 => ports[98][15].CLK
CLOCK_50 => ports[99][0].CLK
CLOCK_50 => ports[99][1].CLK
CLOCK_50 => ports[99][2].CLK
CLOCK_50 => ports[99][3].CLK
CLOCK_50 => ports[99][4].CLK
CLOCK_50 => ports[99][5].CLK
CLOCK_50 => ports[99][6].CLK
CLOCK_50 => ports[99][7].CLK
CLOCK_50 => ports[99][8].CLK
CLOCK_50 => ports[99][9].CLK
CLOCK_50 => ports[99][10].CLK
CLOCK_50 => ports[99][11].CLK
CLOCK_50 => ports[99][12].CLK
CLOCK_50 => ports[99][13].CLK
CLOCK_50 => ports[99][14].CLK
CLOCK_50 => ports[99][15].CLK
CLOCK_50 => ports[100][0].CLK
CLOCK_50 => ports[100][1].CLK
CLOCK_50 => ports[100][2].CLK
CLOCK_50 => ports[100][3].CLK
CLOCK_50 => ports[100][4].CLK
CLOCK_50 => ports[100][5].CLK
CLOCK_50 => ports[100][6].CLK
CLOCK_50 => ports[100][7].CLK
CLOCK_50 => ports[100][8].CLK
CLOCK_50 => ports[100][9].CLK
CLOCK_50 => ports[100][10].CLK
CLOCK_50 => ports[100][11].CLK
CLOCK_50 => ports[100][12].CLK
CLOCK_50 => ports[100][13].CLK
CLOCK_50 => ports[100][14].CLK
CLOCK_50 => ports[100][15].CLK
CLOCK_50 => ports[101][0].CLK
CLOCK_50 => ports[101][1].CLK
CLOCK_50 => ports[101][2].CLK
CLOCK_50 => ports[101][3].CLK
CLOCK_50 => ports[101][4].CLK
CLOCK_50 => ports[101][5].CLK
CLOCK_50 => ports[101][6].CLK
CLOCK_50 => ports[101][7].CLK
CLOCK_50 => ports[101][8].CLK
CLOCK_50 => ports[101][9].CLK
CLOCK_50 => ports[101][10].CLK
CLOCK_50 => ports[101][11].CLK
CLOCK_50 => ports[101][12].CLK
CLOCK_50 => ports[101][13].CLK
CLOCK_50 => ports[101][14].CLK
CLOCK_50 => ports[101][15].CLK
CLOCK_50 => ports[102][0].CLK
CLOCK_50 => ports[102][1].CLK
CLOCK_50 => ports[102][2].CLK
CLOCK_50 => ports[102][3].CLK
CLOCK_50 => ports[102][4].CLK
CLOCK_50 => ports[102][5].CLK
CLOCK_50 => ports[102][6].CLK
CLOCK_50 => ports[102][7].CLK
CLOCK_50 => ports[102][8].CLK
CLOCK_50 => ports[102][9].CLK
CLOCK_50 => ports[102][10].CLK
CLOCK_50 => ports[102][11].CLK
CLOCK_50 => ports[102][12].CLK
CLOCK_50 => ports[102][13].CLK
CLOCK_50 => ports[102][14].CLK
CLOCK_50 => ports[102][15].CLK
CLOCK_50 => ports[103][0].CLK
CLOCK_50 => ports[103][1].CLK
CLOCK_50 => ports[103][2].CLK
CLOCK_50 => ports[103][3].CLK
CLOCK_50 => ports[103][4].CLK
CLOCK_50 => ports[103][5].CLK
CLOCK_50 => ports[103][6].CLK
CLOCK_50 => ports[103][7].CLK
CLOCK_50 => ports[103][8].CLK
CLOCK_50 => ports[103][9].CLK
CLOCK_50 => ports[103][10].CLK
CLOCK_50 => ports[103][11].CLK
CLOCK_50 => ports[103][12].CLK
CLOCK_50 => ports[103][13].CLK
CLOCK_50 => ports[103][14].CLK
CLOCK_50 => ports[103][15].CLK
CLOCK_50 => ports[104][0].CLK
CLOCK_50 => ports[104][1].CLK
CLOCK_50 => ports[104][2].CLK
CLOCK_50 => ports[104][3].CLK
CLOCK_50 => ports[104][4].CLK
CLOCK_50 => ports[104][5].CLK
CLOCK_50 => ports[104][6].CLK
CLOCK_50 => ports[104][7].CLK
CLOCK_50 => ports[104][8].CLK
CLOCK_50 => ports[104][9].CLK
CLOCK_50 => ports[104][10].CLK
CLOCK_50 => ports[104][11].CLK
CLOCK_50 => ports[104][12].CLK
CLOCK_50 => ports[104][13].CLK
CLOCK_50 => ports[104][14].CLK
CLOCK_50 => ports[104][15].CLK
CLOCK_50 => ports[105][0].CLK
CLOCK_50 => ports[105][1].CLK
CLOCK_50 => ports[105][2].CLK
CLOCK_50 => ports[105][3].CLK
CLOCK_50 => ports[105][4].CLK
CLOCK_50 => ports[105][5].CLK
CLOCK_50 => ports[105][6].CLK
CLOCK_50 => ports[105][7].CLK
CLOCK_50 => ports[105][8].CLK
CLOCK_50 => ports[105][9].CLK
CLOCK_50 => ports[105][10].CLK
CLOCK_50 => ports[105][11].CLK
CLOCK_50 => ports[105][12].CLK
CLOCK_50 => ports[105][13].CLK
CLOCK_50 => ports[105][14].CLK
CLOCK_50 => ports[105][15].CLK
CLOCK_50 => ports[106][0].CLK
CLOCK_50 => ports[106][1].CLK
CLOCK_50 => ports[106][2].CLK
CLOCK_50 => ports[106][3].CLK
CLOCK_50 => ports[106][4].CLK
CLOCK_50 => ports[106][5].CLK
CLOCK_50 => ports[106][6].CLK
CLOCK_50 => ports[106][7].CLK
CLOCK_50 => ports[106][8].CLK
CLOCK_50 => ports[106][9].CLK
CLOCK_50 => ports[106][10].CLK
CLOCK_50 => ports[106][11].CLK
CLOCK_50 => ports[106][12].CLK
CLOCK_50 => ports[106][13].CLK
CLOCK_50 => ports[106][14].CLK
CLOCK_50 => ports[106][15].CLK
CLOCK_50 => ports[107][0].CLK
CLOCK_50 => ports[107][1].CLK
CLOCK_50 => ports[107][2].CLK
CLOCK_50 => ports[107][3].CLK
CLOCK_50 => ports[107][4].CLK
CLOCK_50 => ports[107][5].CLK
CLOCK_50 => ports[107][6].CLK
CLOCK_50 => ports[107][7].CLK
CLOCK_50 => ports[107][8].CLK
CLOCK_50 => ports[107][9].CLK
CLOCK_50 => ports[107][10].CLK
CLOCK_50 => ports[107][11].CLK
CLOCK_50 => ports[107][12].CLK
CLOCK_50 => ports[107][13].CLK
CLOCK_50 => ports[107][14].CLK
CLOCK_50 => ports[107][15].CLK
CLOCK_50 => ports[108][0].CLK
CLOCK_50 => ports[108][1].CLK
CLOCK_50 => ports[108][2].CLK
CLOCK_50 => ports[108][3].CLK
CLOCK_50 => ports[108][4].CLK
CLOCK_50 => ports[108][5].CLK
CLOCK_50 => ports[108][6].CLK
CLOCK_50 => ports[108][7].CLK
CLOCK_50 => ports[108][8].CLK
CLOCK_50 => ports[108][9].CLK
CLOCK_50 => ports[108][10].CLK
CLOCK_50 => ports[108][11].CLK
CLOCK_50 => ports[108][12].CLK
CLOCK_50 => ports[108][13].CLK
CLOCK_50 => ports[108][14].CLK
CLOCK_50 => ports[108][15].CLK
CLOCK_50 => ports[109][0].CLK
CLOCK_50 => ports[109][1].CLK
CLOCK_50 => ports[109][2].CLK
CLOCK_50 => ports[109][3].CLK
CLOCK_50 => ports[109][4].CLK
CLOCK_50 => ports[109][5].CLK
CLOCK_50 => ports[109][6].CLK
CLOCK_50 => ports[109][7].CLK
CLOCK_50 => ports[109][8].CLK
CLOCK_50 => ports[109][9].CLK
CLOCK_50 => ports[109][10].CLK
CLOCK_50 => ports[109][11].CLK
CLOCK_50 => ports[109][12].CLK
CLOCK_50 => ports[109][13].CLK
CLOCK_50 => ports[109][14].CLK
CLOCK_50 => ports[109][15].CLK
CLOCK_50 => ports[110][0].CLK
CLOCK_50 => ports[110][1].CLK
CLOCK_50 => ports[110][2].CLK
CLOCK_50 => ports[110][3].CLK
CLOCK_50 => ports[110][4].CLK
CLOCK_50 => ports[110][5].CLK
CLOCK_50 => ports[110][6].CLK
CLOCK_50 => ports[110][7].CLK
CLOCK_50 => ports[110][8].CLK
CLOCK_50 => ports[110][9].CLK
CLOCK_50 => ports[110][10].CLK
CLOCK_50 => ports[110][11].CLK
CLOCK_50 => ports[110][12].CLK
CLOCK_50 => ports[110][13].CLK
CLOCK_50 => ports[110][14].CLK
CLOCK_50 => ports[110][15].CLK
CLOCK_50 => ports[111][0].CLK
CLOCK_50 => ports[111][1].CLK
CLOCK_50 => ports[111][2].CLK
CLOCK_50 => ports[111][3].CLK
CLOCK_50 => ports[111][4].CLK
CLOCK_50 => ports[111][5].CLK
CLOCK_50 => ports[111][6].CLK
CLOCK_50 => ports[111][7].CLK
CLOCK_50 => ports[111][8].CLK
CLOCK_50 => ports[111][9].CLK
CLOCK_50 => ports[111][10].CLK
CLOCK_50 => ports[111][11].CLK
CLOCK_50 => ports[111][12].CLK
CLOCK_50 => ports[111][13].CLK
CLOCK_50 => ports[111][14].CLK
CLOCK_50 => ports[111][15].CLK
CLOCK_50 => ports[112][0].CLK
CLOCK_50 => ports[112][1].CLK
CLOCK_50 => ports[112][2].CLK
CLOCK_50 => ports[112][3].CLK
CLOCK_50 => ports[112][4].CLK
CLOCK_50 => ports[112][5].CLK
CLOCK_50 => ports[112][6].CLK
CLOCK_50 => ports[112][7].CLK
CLOCK_50 => ports[112][8].CLK
CLOCK_50 => ports[112][9].CLK
CLOCK_50 => ports[112][10].CLK
CLOCK_50 => ports[112][11].CLK
CLOCK_50 => ports[112][12].CLK
CLOCK_50 => ports[112][13].CLK
CLOCK_50 => ports[112][14].CLK
CLOCK_50 => ports[112][15].CLK
CLOCK_50 => ports[113][0].CLK
CLOCK_50 => ports[113][1].CLK
CLOCK_50 => ports[113][2].CLK
CLOCK_50 => ports[113][3].CLK
CLOCK_50 => ports[113][4].CLK
CLOCK_50 => ports[113][5].CLK
CLOCK_50 => ports[113][6].CLK
CLOCK_50 => ports[113][7].CLK
CLOCK_50 => ports[113][8].CLK
CLOCK_50 => ports[113][9].CLK
CLOCK_50 => ports[113][10].CLK
CLOCK_50 => ports[113][11].CLK
CLOCK_50 => ports[113][12].CLK
CLOCK_50 => ports[113][13].CLK
CLOCK_50 => ports[113][14].CLK
CLOCK_50 => ports[113][15].CLK
CLOCK_50 => ports[114][0].CLK
CLOCK_50 => ports[114][1].CLK
CLOCK_50 => ports[114][2].CLK
CLOCK_50 => ports[114][3].CLK
CLOCK_50 => ports[114][4].CLK
CLOCK_50 => ports[114][5].CLK
CLOCK_50 => ports[114][6].CLK
CLOCK_50 => ports[114][7].CLK
CLOCK_50 => ports[114][8].CLK
CLOCK_50 => ports[114][9].CLK
CLOCK_50 => ports[114][10].CLK
CLOCK_50 => ports[114][11].CLK
CLOCK_50 => ports[114][12].CLK
CLOCK_50 => ports[114][13].CLK
CLOCK_50 => ports[114][14].CLK
CLOCK_50 => ports[114][15].CLK
CLOCK_50 => ports[115][0].CLK
CLOCK_50 => ports[115][1].CLK
CLOCK_50 => ports[115][2].CLK
CLOCK_50 => ports[115][3].CLK
CLOCK_50 => ports[115][4].CLK
CLOCK_50 => ports[115][5].CLK
CLOCK_50 => ports[115][6].CLK
CLOCK_50 => ports[115][7].CLK
CLOCK_50 => ports[115][8].CLK
CLOCK_50 => ports[115][9].CLK
CLOCK_50 => ports[115][10].CLK
CLOCK_50 => ports[115][11].CLK
CLOCK_50 => ports[115][12].CLK
CLOCK_50 => ports[115][13].CLK
CLOCK_50 => ports[115][14].CLK
CLOCK_50 => ports[115][15].CLK
CLOCK_50 => ports[116][0].CLK
CLOCK_50 => ports[116][1].CLK
CLOCK_50 => ports[116][2].CLK
CLOCK_50 => ports[116][3].CLK
CLOCK_50 => ports[116][4].CLK
CLOCK_50 => ports[116][5].CLK
CLOCK_50 => ports[116][6].CLK
CLOCK_50 => ports[116][7].CLK
CLOCK_50 => ports[116][8].CLK
CLOCK_50 => ports[116][9].CLK
CLOCK_50 => ports[116][10].CLK
CLOCK_50 => ports[116][11].CLK
CLOCK_50 => ports[116][12].CLK
CLOCK_50 => ports[116][13].CLK
CLOCK_50 => ports[116][14].CLK
CLOCK_50 => ports[116][15].CLK
CLOCK_50 => ports[117][0].CLK
CLOCK_50 => ports[117][1].CLK
CLOCK_50 => ports[117][2].CLK
CLOCK_50 => ports[117][3].CLK
CLOCK_50 => ports[117][4].CLK
CLOCK_50 => ports[117][5].CLK
CLOCK_50 => ports[117][6].CLK
CLOCK_50 => ports[117][7].CLK
CLOCK_50 => ports[117][8].CLK
CLOCK_50 => ports[117][9].CLK
CLOCK_50 => ports[117][10].CLK
CLOCK_50 => ports[117][11].CLK
CLOCK_50 => ports[117][12].CLK
CLOCK_50 => ports[117][13].CLK
CLOCK_50 => ports[117][14].CLK
CLOCK_50 => ports[117][15].CLK
CLOCK_50 => ports[118][0].CLK
CLOCK_50 => ports[118][1].CLK
CLOCK_50 => ports[118][2].CLK
CLOCK_50 => ports[118][3].CLK
CLOCK_50 => ports[118][4].CLK
CLOCK_50 => ports[118][5].CLK
CLOCK_50 => ports[118][6].CLK
CLOCK_50 => ports[118][7].CLK
CLOCK_50 => ports[118][8].CLK
CLOCK_50 => ports[118][9].CLK
CLOCK_50 => ports[118][10].CLK
CLOCK_50 => ports[118][11].CLK
CLOCK_50 => ports[118][12].CLK
CLOCK_50 => ports[118][13].CLK
CLOCK_50 => ports[118][14].CLK
CLOCK_50 => ports[118][15].CLK
CLOCK_50 => ports[119][0].CLK
CLOCK_50 => ports[119][1].CLK
CLOCK_50 => ports[119][2].CLK
CLOCK_50 => ports[119][3].CLK
CLOCK_50 => ports[119][4].CLK
CLOCK_50 => ports[119][5].CLK
CLOCK_50 => ports[119][6].CLK
CLOCK_50 => ports[119][7].CLK
CLOCK_50 => ports[119][8].CLK
CLOCK_50 => ports[119][9].CLK
CLOCK_50 => ports[119][10].CLK
CLOCK_50 => ports[119][11].CLK
CLOCK_50 => ports[119][12].CLK
CLOCK_50 => ports[119][13].CLK
CLOCK_50 => ports[119][14].CLK
CLOCK_50 => ports[119][15].CLK
CLOCK_50 => ports[120][0].CLK
CLOCK_50 => ports[120][1].CLK
CLOCK_50 => ports[120][2].CLK
CLOCK_50 => ports[120][3].CLK
CLOCK_50 => ports[120][4].CLK
CLOCK_50 => ports[120][5].CLK
CLOCK_50 => ports[120][6].CLK
CLOCK_50 => ports[120][7].CLK
CLOCK_50 => ports[120][8].CLK
CLOCK_50 => ports[120][9].CLK
CLOCK_50 => ports[120][10].CLK
CLOCK_50 => ports[120][11].CLK
CLOCK_50 => ports[120][12].CLK
CLOCK_50 => ports[120][13].CLK
CLOCK_50 => ports[120][14].CLK
CLOCK_50 => ports[120][15].CLK
CLOCK_50 => ports[121][0].CLK
CLOCK_50 => ports[121][1].CLK
CLOCK_50 => ports[121][2].CLK
CLOCK_50 => ports[121][3].CLK
CLOCK_50 => ports[121][4].CLK
CLOCK_50 => ports[121][5].CLK
CLOCK_50 => ports[121][6].CLK
CLOCK_50 => ports[121][7].CLK
CLOCK_50 => ports[121][8].CLK
CLOCK_50 => ports[121][9].CLK
CLOCK_50 => ports[121][10].CLK
CLOCK_50 => ports[121][11].CLK
CLOCK_50 => ports[121][12].CLK
CLOCK_50 => ports[121][13].CLK
CLOCK_50 => ports[121][14].CLK
CLOCK_50 => ports[121][15].CLK
CLOCK_50 => ports[122][0].CLK
CLOCK_50 => ports[122][1].CLK
CLOCK_50 => ports[122][2].CLK
CLOCK_50 => ports[122][3].CLK
CLOCK_50 => ports[122][4].CLK
CLOCK_50 => ports[122][5].CLK
CLOCK_50 => ports[122][6].CLK
CLOCK_50 => ports[122][7].CLK
CLOCK_50 => ports[122][8].CLK
CLOCK_50 => ports[122][9].CLK
CLOCK_50 => ports[122][10].CLK
CLOCK_50 => ports[122][11].CLK
CLOCK_50 => ports[122][12].CLK
CLOCK_50 => ports[122][13].CLK
CLOCK_50 => ports[122][14].CLK
CLOCK_50 => ports[122][15].CLK
CLOCK_50 => ports[123][0].CLK
CLOCK_50 => ports[123][1].CLK
CLOCK_50 => ports[123][2].CLK
CLOCK_50 => ports[123][3].CLK
CLOCK_50 => ports[123][4].CLK
CLOCK_50 => ports[123][5].CLK
CLOCK_50 => ports[123][6].CLK
CLOCK_50 => ports[123][7].CLK
CLOCK_50 => ports[123][8].CLK
CLOCK_50 => ports[123][9].CLK
CLOCK_50 => ports[123][10].CLK
CLOCK_50 => ports[123][11].CLK
CLOCK_50 => ports[123][12].CLK
CLOCK_50 => ports[123][13].CLK
CLOCK_50 => ports[123][14].CLK
CLOCK_50 => ports[123][15].CLK
CLOCK_50 => ports[124][0].CLK
CLOCK_50 => ports[124][1].CLK
CLOCK_50 => ports[124][2].CLK
CLOCK_50 => ports[124][3].CLK
CLOCK_50 => ports[124][4].CLK
CLOCK_50 => ports[124][5].CLK
CLOCK_50 => ports[124][6].CLK
CLOCK_50 => ports[124][7].CLK
CLOCK_50 => ports[124][8].CLK
CLOCK_50 => ports[124][9].CLK
CLOCK_50 => ports[124][10].CLK
CLOCK_50 => ports[124][11].CLK
CLOCK_50 => ports[124][12].CLK
CLOCK_50 => ports[124][13].CLK
CLOCK_50 => ports[124][14].CLK
CLOCK_50 => ports[124][15].CLK
CLOCK_50 => ports[125][0].CLK
CLOCK_50 => ports[125][1].CLK
CLOCK_50 => ports[125][2].CLK
CLOCK_50 => ports[125][3].CLK
CLOCK_50 => ports[125][4].CLK
CLOCK_50 => ports[125][5].CLK
CLOCK_50 => ports[125][6].CLK
CLOCK_50 => ports[125][7].CLK
CLOCK_50 => ports[125][8].CLK
CLOCK_50 => ports[125][9].CLK
CLOCK_50 => ports[125][10].CLK
CLOCK_50 => ports[125][11].CLK
CLOCK_50 => ports[125][12].CLK
CLOCK_50 => ports[125][13].CLK
CLOCK_50 => ports[125][14].CLK
CLOCK_50 => ports[125][15].CLK
CLOCK_50 => ports[126][0].CLK
CLOCK_50 => ports[126][1].CLK
CLOCK_50 => ports[126][2].CLK
CLOCK_50 => ports[126][3].CLK
CLOCK_50 => ports[126][4].CLK
CLOCK_50 => ports[126][5].CLK
CLOCK_50 => ports[126][6].CLK
CLOCK_50 => ports[126][7].CLK
CLOCK_50 => ports[126][8].CLK
CLOCK_50 => ports[126][9].CLK
CLOCK_50 => ports[126][10].CLK
CLOCK_50 => ports[126][11].CLK
CLOCK_50 => ports[126][12].CLK
CLOCK_50 => ports[126][13].CLK
CLOCK_50 => ports[126][14].CLK
CLOCK_50 => ports[126][15].CLK
CLOCK_50 => ports[127][0].CLK
CLOCK_50 => ports[127][1].CLK
CLOCK_50 => ports[127][2].CLK
CLOCK_50 => ports[127][3].CLK
CLOCK_50 => ports[127][4].CLK
CLOCK_50 => ports[127][5].CLK
CLOCK_50 => ports[127][6].CLK
CLOCK_50 => ports[127][7].CLK
CLOCK_50 => ports[127][8].CLK
CLOCK_50 => ports[127][9].CLK
CLOCK_50 => ports[127][10].CLK
CLOCK_50 => ports[127][11].CLK
CLOCK_50 => ports[127][12].CLK
CLOCK_50 => ports[127][13].CLK
CLOCK_50 => ports[127][14].CLK
CLOCK_50 => ports[127][15].CLK
CLOCK_50 => ports[128][0].CLK
CLOCK_50 => ports[128][1].CLK
CLOCK_50 => ports[128][2].CLK
CLOCK_50 => ports[128][3].CLK
CLOCK_50 => ports[128][4].CLK
CLOCK_50 => ports[128][5].CLK
CLOCK_50 => ports[128][6].CLK
CLOCK_50 => ports[128][7].CLK
CLOCK_50 => ports[128][8].CLK
CLOCK_50 => ports[128][9].CLK
CLOCK_50 => ports[128][10].CLK
CLOCK_50 => ports[128][11].CLK
CLOCK_50 => ports[128][12].CLK
CLOCK_50 => ports[128][13].CLK
CLOCK_50 => ports[128][14].CLK
CLOCK_50 => ports[128][15].CLK
CLOCK_50 => ports[129][0].CLK
CLOCK_50 => ports[129][1].CLK
CLOCK_50 => ports[129][2].CLK
CLOCK_50 => ports[129][3].CLK
CLOCK_50 => ports[129][4].CLK
CLOCK_50 => ports[129][5].CLK
CLOCK_50 => ports[129][6].CLK
CLOCK_50 => ports[129][7].CLK
CLOCK_50 => ports[129][8].CLK
CLOCK_50 => ports[129][9].CLK
CLOCK_50 => ports[129][10].CLK
CLOCK_50 => ports[129][11].CLK
CLOCK_50 => ports[129][12].CLK
CLOCK_50 => ports[129][13].CLK
CLOCK_50 => ports[129][14].CLK
CLOCK_50 => ports[129][15].CLK
CLOCK_50 => ports[130][0].CLK
CLOCK_50 => ports[130][1].CLK
CLOCK_50 => ports[130][2].CLK
CLOCK_50 => ports[130][3].CLK
CLOCK_50 => ports[130][4].CLK
CLOCK_50 => ports[130][5].CLK
CLOCK_50 => ports[130][6].CLK
CLOCK_50 => ports[130][7].CLK
CLOCK_50 => ports[130][8].CLK
CLOCK_50 => ports[130][9].CLK
CLOCK_50 => ports[130][10].CLK
CLOCK_50 => ports[130][11].CLK
CLOCK_50 => ports[130][12].CLK
CLOCK_50 => ports[130][13].CLK
CLOCK_50 => ports[130][14].CLK
CLOCK_50 => ports[130][15].CLK
CLOCK_50 => ports[131][0].CLK
CLOCK_50 => ports[131][1].CLK
CLOCK_50 => ports[131][2].CLK
CLOCK_50 => ports[131][3].CLK
CLOCK_50 => ports[131][4].CLK
CLOCK_50 => ports[131][5].CLK
CLOCK_50 => ports[131][6].CLK
CLOCK_50 => ports[131][7].CLK
CLOCK_50 => ports[131][8].CLK
CLOCK_50 => ports[131][9].CLK
CLOCK_50 => ports[131][10].CLK
CLOCK_50 => ports[131][11].CLK
CLOCK_50 => ports[131][12].CLK
CLOCK_50 => ports[131][13].CLK
CLOCK_50 => ports[131][14].CLK
CLOCK_50 => ports[131][15].CLK
CLOCK_50 => ports[132][0].CLK
CLOCK_50 => ports[132][1].CLK
CLOCK_50 => ports[132][2].CLK
CLOCK_50 => ports[132][3].CLK
CLOCK_50 => ports[132][4].CLK
CLOCK_50 => ports[132][5].CLK
CLOCK_50 => ports[132][6].CLK
CLOCK_50 => ports[132][7].CLK
CLOCK_50 => ports[132][8].CLK
CLOCK_50 => ports[132][9].CLK
CLOCK_50 => ports[132][10].CLK
CLOCK_50 => ports[132][11].CLK
CLOCK_50 => ports[132][12].CLK
CLOCK_50 => ports[132][13].CLK
CLOCK_50 => ports[132][14].CLK
CLOCK_50 => ports[132][15].CLK
CLOCK_50 => ports[133][0].CLK
CLOCK_50 => ports[133][1].CLK
CLOCK_50 => ports[133][2].CLK
CLOCK_50 => ports[133][3].CLK
CLOCK_50 => ports[133][4].CLK
CLOCK_50 => ports[133][5].CLK
CLOCK_50 => ports[133][6].CLK
CLOCK_50 => ports[133][7].CLK
CLOCK_50 => ports[133][8].CLK
CLOCK_50 => ports[133][9].CLK
CLOCK_50 => ports[133][10].CLK
CLOCK_50 => ports[133][11].CLK
CLOCK_50 => ports[133][12].CLK
CLOCK_50 => ports[133][13].CLK
CLOCK_50 => ports[133][14].CLK
CLOCK_50 => ports[133][15].CLK
CLOCK_50 => ports[134][0].CLK
CLOCK_50 => ports[134][1].CLK
CLOCK_50 => ports[134][2].CLK
CLOCK_50 => ports[134][3].CLK
CLOCK_50 => ports[134][4].CLK
CLOCK_50 => ports[134][5].CLK
CLOCK_50 => ports[134][6].CLK
CLOCK_50 => ports[134][7].CLK
CLOCK_50 => ports[134][8].CLK
CLOCK_50 => ports[134][9].CLK
CLOCK_50 => ports[134][10].CLK
CLOCK_50 => ports[134][11].CLK
CLOCK_50 => ports[134][12].CLK
CLOCK_50 => ports[134][13].CLK
CLOCK_50 => ports[134][14].CLK
CLOCK_50 => ports[134][15].CLK
CLOCK_50 => ports[135][0].CLK
CLOCK_50 => ports[135][1].CLK
CLOCK_50 => ports[135][2].CLK
CLOCK_50 => ports[135][3].CLK
CLOCK_50 => ports[135][4].CLK
CLOCK_50 => ports[135][5].CLK
CLOCK_50 => ports[135][6].CLK
CLOCK_50 => ports[135][7].CLK
CLOCK_50 => ports[135][8].CLK
CLOCK_50 => ports[135][9].CLK
CLOCK_50 => ports[135][10].CLK
CLOCK_50 => ports[135][11].CLK
CLOCK_50 => ports[135][12].CLK
CLOCK_50 => ports[135][13].CLK
CLOCK_50 => ports[135][14].CLK
CLOCK_50 => ports[135][15].CLK
CLOCK_50 => ports[136][0].CLK
CLOCK_50 => ports[136][1].CLK
CLOCK_50 => ports[136][2].CLK
CLOCK_50 => ports[136][3].CLK
CLOCK_50 => ports[136][4].CLK
CLOCK_50 => ports[136][5].CLK
CLOCK_50 => ports[136][6].CLK
CLOCK_50 => ports[136][7].CLK
CLOCK_50 => ports[136][8].CLK
CLOCK_50 => ports[136][9].CLK
CLOCK_50 => ports[136][10].CLK
CLOCK_50 => ports[136][11].CLK
CLOCK_50 => ports[136][12].CLK
CLOCK_50 => ports[136][13].CLK
CLOCK_50 => ports[136][14].CLK
CLOCK_50 => ports[136][15].CLK
CLOCK_50 => ports[137][0].CLK
CLOCK_50 => ports[137][1].CLK
CLOCK_50 => ports[137][2].CLK
CLOCK_50 => ports[137][3].CLK
CLOCK_50 => ports[137][4].CLK
CLOCK_50 => ports[137][5].CLK
CLOCK_50 => ports[137][6].CLK
CLOCK_50 => ports[137][7].CLK
CLOCK_50 => ports[137][8].CLK
CLOCK_50 => ports[137][9].CLK
CLOCK_50 => ports[137][10].CLK
CLOCK_50 => ports[137][11].CLK
CLOCK_50 => ports[137][12].CLK
CLOCK_50 => ports[137][13].CLK
CLOCK_50 => ports[137][14].CLK
CLOCK_50 => ports[137][15].CLK
CLOCK_50 => ports[138][0].CLK
CLOCK_50 => ports[138][1].CLK
CLOCK_50 => ports[138][2].CLK
CLOCK_50 => ports[138][3].CLK
CLOCK_50 => ports[138][4].CLK
CLOCK_50 => ports[138][5].CLK
CLOCK_50 => ports[138][6].CLK
CLOCK_50 => ports[138][7].CLK
CLOCK_50 => ports[138][8].CLK
CLOCK_50 => ports[138][9].CLK
CLOCK_50 => ports[138][10].CLK
CLOCK_50 => ports[138][11].CLK
CLOCK_50 => ports[138][12].CLK
CLOCK_50 => ports[138][13].CLK
CLOCK_50 => ports[138][14].CLK
CLOCK_50 => ports[138][15].CLK
CLOCK_50 => ports[139][0].CLK
CLOCK_50 => ports[139][1].CLK
CLOCK_50 => ports[139][2].CLK
CLOCK_50 => ports[139][3].CLK
CLOCK_50 => ports[139][4].CLK
CLOCK_50 => ports[139][5].CLK
CLOCK_50 => ports[139][6].CLK
CLOCK_50 => ports[139][7].CLK
CLOCK_50 => ports[139][8].CLK
CLOCK_50 => ports[139][9].CLK
CLOCK_50 => ports[139][10].CLK
CLOCK_50 => ports[139][11].CLK
CLOCK_50 => ports[139][12].CLK
CLOCK_50 => ports[139][13].CLK
CLOCK_50 => ports[139][14].CLK
CLOCK_50 => ports[139][15].CLK
CLOCK_50 => ports[140][0].CLK
CLOCK_50 => ports[140][1].CLK
CLOCK_50 => ports[140][2].CLK
CLOCK_50 => ports[140][3].CLK
CLOCK_50 => ports[140][4].CLK
CLOCK_50 => ports[140][5].CLK
CLOCK_50 => ports[140][6].CLK
CLOCK_50 => ports[140][7].CLK
CLOCK_50 => ports[140][8].CLK
CLOCK_50 => ports[140][9].CLK
CLOCK_50 => ports[140][10].CLK
CLOCK_50 => ports[140][11].CLK
CLOCK_50 => ports[140][12].CLK
CLOCK_50 => ports[140][13].CLK
CLOCK_50 => ports[140][14].CLK
CLOCK_50 => ports[140][15].CLK
CLOCK_50 => ports[141][0].CLK
CLOCK_50 => ports[141][1].CLK
CLOCK_50 => ports[141][2].CLK
CLOCK_50 => ports[141][3].CLK
CLOCK_50 => ports[141][4].CLK
CLOCK_50 => ports[141][5].CLK
CLOCK_50 => ports[141][6].CLK
CLOCK_50 => ports[141][7].CLK
CLOCK_50 => ports[141][8].CLK
CLOCK_50 => ports[141][9].CLK
CLOCK_50 => ports[141][10].CLK
CLOCK_50 => ports[141][11].CLK
CLOCK_50 => ports[141][12].CLK
CLOCK_50 => ports[141][13].CLK
CLOCK_50 => ports[141][14].CLK
CLOCK_50 => ports[141][15].CLK
CLOCK_50 => ports[142][0].CLK
CLOCK_50 => ports[142][1].CLK
CLOCK_50 => ports[142][2].CLK
CLOCK_50 => ports[142][3].CLK
CLOCK_50 => ports[142][4].CLK
CLOCK_50 => ports[142][5].CLK
CLOCK_50 => ports[142][6].CLK
CLOCK_50 => ports[142][7].CLK
CLOCK_50 => ports[142][8].CLK
CLOCK_50 => ports[142][9].CLK
CLOCK_50 => ports[142][10].CLK
CLOCK_50 => ports[142][11].CLK
CLOCK_50 => ports[142][12].CLK
CLOCK_50 => ports[142][13].CLK
CLOCK_50 => ports[142][14].CLK
CLOCK_50 => ports[142][15].CLK
CLOCK_50 => ports[143][0].CLK
CLOCK_50 => ports[143][1].CLK
CLOCK_50 => ports[143][2].CLK
CLOCK_50 => ports[143][3].CLK
CLOCK_50 => ports[143][4].CLK
CLOCK_50 => ports[143][5].CLK
CLOCK_50 => ports[143][6].CLK
CLOCK_50 => ports[143][7].CLK
CLOCK_50 => ports[143][8].CLK
CLOCK_50 => ports[143][9].CLK
CLOCK_50 => ports[143][10].CLK
CLOCK_50 => ports[143][11].CLK
CLOCK_50 => ports[143][12].CLK
CLOCK_50 => ports[143][13].CLK
CLOCK_50 => ports[143][14].CLK
CLOCK_50 => ports[143][15].CLK
CLOCK_50 => ports[144][0].CLK
CLOCK_50 => ports[144][1].CLK
CLOCK_50 => ports[144][2].CLK
CLOCK_50 => ports[144][3].CLK
CLOCK_50 => ports[144][4].CLK
CLOCK_50 => ports[144][5].CLK
CLOCK_50 => ports[144][6].CLK
CLOCK_50 => ports[144][7].CLK
CLOCK_50 => ports[144][8].CLK
CLOCK_50 => ports[144][9].CLK
CLOCK_50 => ports[144][10].CLK
CLOCK_50 => ports[144][11].CLK
CLOCK_50 => ports[144][12].CLK
CLOCK_50 => ports[144][13].CLK
CLOCK_50 => ports[144][14].CLK
CLOCK_50 => ports[144][15].CLK
CLOCK_50 => ports[145][0].CLK
CLOCK_50 => ports[145][1].CLK
CLOCK_50 => ports[145][2].CLK
CLOCK_50 => ports[145][3].CLK
CLOCK_50 => ports[145][4].CLK
CLOCK_50 => ports[145][5].CLK
CLOCK_50 => ports[145][6].CLK
CLOCK_50 => ports[145][7].CLK
CLOCK_50 => ports[145][8].CLK
CLOCK_50 => ports[145][9].CLK
CLOCK_50 => ports[145][10].CLK
CLOCK_50 => ports[145][11].CLK
CLOCK_50 => ports[145][12].CLK
CLOCK_50 => ports[145][13].CLK
CLOCK_50 => ports[145][14].CLK
CLOCK_50 => ports[145][15].CLK
CLOCK_50 => ports[146][0].CLK
CLOCK_50 => ports[146][1].CLK
CLOCK_50 => ports[146][2].CLK
CLOCK_50 => ports[146][3].CLK
CLOCK_50 => ports[146][4].CLK
CLOCK_50 => ports[146][5].CLK
CLOCK_50 => ports[146][6].CLK
CLOCK_50 => ports[146][7].CLK
CLOCK_50 => ports[146][8].CLK
CLOCK_50 => ports[146][9].CLK
CLOCK_50 => ports[146][10].CLK
CLOCK_50 => ports[146][11].CLK
CLOCK_50 => ports[146][12].CLK
CLOCK_50 => ports[146][13].CLK
CLOCK_50 => ports[146][14].CLK
CLOCK_50 => ports[146][15].CLK
CLOCK_50 => ports[147][0].CLK
CLOCK_50 => ports[147][1].CLK
CLOCK_50 => ports[147][2].CLK
CLOCK_50 => ports[147][3].CLK
CLOCK_50 => ports[147][4].CLK
CLOCK_50 => ports[147][5].CLK
CLOCK_50 => ports[147][6].CLK
CLOCK_50 => ports[147][7].CLK
CLOCK_50 => ports[147][8].CLK
CLOCK_50 => ports[147][9].CLK
CLOCK_50 => ports[147][10].CLK
CLOCK_50 => ports[147][11].CLK
CLOCK_50 => ports[147][12].CLK
CLOCK_50 => ports[147][13].CLK
CLOCK_50 => ports[147][14].CLK
CLOCK_50 => ports[147][15].CLK
CLOCK_50 => ports[148][0].CLK
CLOCK_50 => ports[148][1].CLK
CLOCK_50 => ports[148][2].CLK
CLOCK_50 => ports[148][3].CLK
CLOCK_50 => ports[148][4].CLK
CLOCK_50 => ports[148][5].CLK
CLOCK_50 => ports[148][6].CLK
CLOCK_50 => ports[148][7].CLK
CLOCK_50 => ports[148][8].CLK
CLOCK_50 => ports[148][9].CLK
CLOCK_50 => ports[148][10].CLK
CLOCK_50 => ports[148][11].CLK
CLOCK_50 => ports[148][12].CLK
CLOCK_50 => ports[148][13].CLK
CLOCK_50 => ports[148][14].CLK
CLOCK_50 => ports[148][15].CLK
CLOCK_50 => ports[149][0].CLK
CLOCK_50 => ports[149][1].CLK
CLOCK_50 => ports[149][2].CLK
CLOCK_50 => ports[149][3].CLK
CLOCK_50 => ports[149][4].CLK
CLOCK_50 => ports[149][5].CLK
CLOCK_50 => ports[149][6].CLK
CLOCK_50 => ports[149][7].CLK
CLOCK_50 => ports[149][8].CLK
CLOCK_50 => ports[149][9].CLK
CLOCK_50 => ports[149][10].CLK
CLOCK_50 => ports[149][11].CLK
CLOCK_50 => ports[149][12].CLK
CLOCK_50 => ports[149][13].CLK
CLOCK_50 => ports[149][14].CLK
CLOCK_50 => ports[149][15].CLK
CLOCK_50 => ports[150][0].CLK
CLOCK_50 => ports[150][1].CLK
CLOCK_50 => ports[150][2].CLK
CLOCK_50 => ports[150][3].CLK
CLOCK_50 => ports[150][4].CLK
CLOCK_50 => ports[150][5].CLK
CLOCK_50 => ports[150][6].CLK
CLOCK_50 => ports[150][7].CLK
CLOCK_50 => ports[150][8].CLK
CLOCK_50 => ports[150][9].CLK
CLOCK_50 => ports[150][10].CLK
CLOCK_50 => ports[150][11].CLK
CLOCK_50 => ports[150][12].CLK
CLOCK_50 => ports[150][13].CLK
CLOCK_50 => ports[150][14].CLK
CLOCK_50 => ports[150][15].CLK
CLOCK_50 => ports[151][0].CLK
CLOCK_50 => ports[151][1].CLK
CLOCK_50 => ports[151][2].CLK
CLOCK_50 => ports[151][3].CLK
CLOCK_50 => ports[151][4].CLK
CLOCK_50 => ports[151][5].CLK
CLOCK_50 => ports[151][6].CLK
CLOCK_50 => ports[151][7].CLK
CLOCK_50 => ports[151][8].CLK
CLOCK_50 => ports[151][9].CLK
CLOCK_50 => ports[151][10].CLK
CLOCK_50 => ports[151][11].CLK
CLOCK_50 => ports[151][12].CLK
CLOCK_50 => ports[151][13].CLK
CLOCK_50 => ports[151][14].CLK
CLOCK_50 => ports[151][15].CLK
CLOCK_50 => ports[152][0].CLK
CLOCK_50 => ports[152][1].CLK
CLOCK_50 => ports[152][2].CLK
CLOCK_50 => ports[152][3].CLK
CLOCK_50 => ports[152][4].CLK
CLOCK_50 => ports[152][5].CLK
CLOCK_50 => ports[152][6].CLK
CLOCK_50 => ports[152][7].CLK
CLOCK_50 => ports[152][8].CLK
CLOCK_50 => ports[152][9].CLK
CLOCK_50 => ports[152][10].CLK
CLOCK_50 => ports[152][11].CLK
CLOCK_50 => ports[152][12].CLK
CLOCK_50 => ports[152][13].CLK
CLOCK_50 => ports[152][14].CLK
CLOCK_50 => ports[152][15].CLK
CLOCK_50 => ports[153][0].CLK
CLOCK_50 => ports[153][1].CLK
CLOCK_50 => ports[153][2].CLK
CLOCK_50 => ports[153][3].CLK
CLOCK_50 => ports[153][4].CLK
CLOCK_50 => ports[153][5].CLK
CLOCK_50 => ports[153][6].CLK
CLOCK_50 => ports[153][7].CLK
CLOCK_50 => ports[153][8].CLK
CLOCK_50 => ports[153][9].CLK
CLOCK_50 => ports[153][10].CLK
CLOCK_50 => ports[153][11].CLK
CLOCK_50 => ports[153][12].CLK
CLOCK_50 => ports[153][13].CLK
CLOCK_50 => ports[153][14].CLK
CLOCK_50 => ports[153][15].CLK
CLOCK_50 => ports[154][0].CLK
CLOCK_50 => ports[154][1].CLK
CLOCK_50 => ports[154][2].CLK
CLOCK_50 => ports[154][3].CLK
CLOCK_50 => ports[154][4].CLK
CLOCK_50 => ports[154][5].CLK
CLOCK_50 => ports[154][6].CLK
CLOCK_50 => ports[154][7].CLK
CLOCK_50 => ports[154][8].CLK
CLOCK_50 => ports[154][9].CLK
CLOCK_50 => ports[154][10].CLK
CLOCK_50 => ports[154][11].CLK
CLOCK_50 => ports[154][12].CLK
CLOCK_50 => ports[154][13].CLK
CLOCK_50 => ports[154][14].CLK
CLOCK_50 => ports[154][15].CLK
CLOCK_50 => ports[155][0].CLK
CLOCK_50 => ports[155][1].CLK
CLOCK_50 => ports[155][2].CLK
CLOCK_50 => ports[155][3].CLK
CLOCK_50 => ports[155][4].CLK
CLOCK_50 => ports[155][5].CLK
CLOCK_50 => ports[155][6].CLK
CLOCK_50 => ports[155][7].CLK
CLOCK_50 => ports[155][8].CLK
CLOCK_50 => ports[155][9].CLK
CLOCK_50 => ports[155][10].CLK
CLOCK_50 => ports[155][11].CLK
CLOCK_50 => ports[155][12].CLK
CLOCK_50 => ports[155][13].CLK
CLOCK_50 => ports[155][14].CLK
CLOCK_50 => ports[155][15].CLK
CLOCK_50 => ports[156][0].CLK
CLOCK_50 => ports[156][1].CLK
CLOCK_50 => ports[156][2].CLK
CLOCK_50 => ports[156][3].CLK
CLOCK_50 => ports[156][4].CLK
CLOCK_50 => ports[156][5].CLK
CLOCK_50 => ports[156][6].CLK
CLOCK_50 => ports[156][7].CLK
CLOCK_50 => ports[156][8].CLK
CLOCK_50 => ports[156][9].CLK
CLOCK_50 => ports[156][10].CLK
CLOCK_50 => ports[156][11].CLK
CLOCK_50 => ports[156][12].CLK
CLOCK_50 => ports[156][13].CLK
CLOCK_50 => ports[156][14].CLK
CLOCK_50 => ports[156][15].CLK
CLOCK_50 => ports[157][0].CLK
CLOCK_50 => ports[157][1].CLK
CLOCK_50 => ports[157][2].CLK
CLOCK_50 => ports[157][3].CLK
CLOCK_50 => ports[157][4].CLK
CLOCK_50 => ports[157][5].CLK
CLOCK_50 => ports[157][6].CLK
CLOCK_50 => ports[157][7].CLK
CLOCK_50 => ports[157][8].CLK
CLOCK_50 => ports[157][9].CLK
CLOCK_50 => ports[157][10].CLK
CLOCK_50 => ports[157][11].CLK
CLOCK_50 => ports[157][12].CLK
CLOCK_50 => ports[157][13].CLK
CLOCK_50 => ports[157][14].CLK
CLOCK_50 => ports[157][15].CLK
CLOCK_50 => ports[158][0].CLK
CLOCK_50 => ports[158][1].CLK
CLOCK_50 => ports[158][2].CLK
CLOCK_50 => ports[158][3].CLK
CLOCK_50 => ports[158][4].CLK
CLOCK_50 => ports[158][5].CLK
CLOCK_50 => ports[158][6].CLK
CLOCK_50 => ports[158][7].CLK
CLOCK_50 => ports[158][8].CLK
CLOCK_50 => ports[158][9].CLK
CLOCK_50 => ports[158][10].CLK
CLOCK_50 => ports[158][11].CLK
CLOCK_50 => ports[158][12].CLK
CLOCK_50 => ports[158][13].CLK
CLOCK_50 => ports[158][14].CLK
CLOCK_50 => ports[158][15].CLK
CLOCK_50 => ports[159][0].CLK
CLOCK_50 => ports[159][1].CLK
CLOCK_50 => ports[159][2].CLK
CLOCK_50 => ports[159][3].CLK
CLOCK_50 => ports[159][4].CLK
CLOCK_50 => ports[159][5].CLK
CLOCK_50 => ports[159][6].CLK
CLOCK_50 => ports[159][7].CLK
CLOCK_50 => ports[159][8].CLK
CLOCK_50 => ports[159][9].CLK
CLOCK_50 => ports[159][10].CLK
CLOCK_50 => ports[159][11].CLK
CLOCK_50 => ports[159][12].CLK
CLOCK_50 => ports[159][13].CLK
CLOCK_50 => ports[159][14].CLK
CLOCK_50 => ports[159][15].CLK
CLOCK_50 => ports[160][0].CLK
CLOCK_50 => ports[160][1].CLK
CLOCK_50 => ports[160][2].CLK
CLOCK_50 => ports[160][3].CLK
CLOCK_50 => ports[160][4].CLK
CLOCK_50 => ports[160][5].CLK
CLOCK_50 => ports[160][6].CLK
CLOCK_50 => ports[160][7].CLK
CLOCK_50 => ports[160][8].CLK
CLOCK_50 => ports[160][9].CLK
CLOCK_50 => ports[160][10].CLK
CLOCK_50 => ports[160][11].CLK
CLOCK_50 => ports[160][12].CLK
CLOCK_50 => ports[160][13].CLK
CLOCK_50 => ports[160][14].CLK
CLOCK_50 => ports[160][15].CLK
CLOCK_50 => ports[161][0].CLK
CLOCK_50 => ports[161][1].CLK
CLOCK_50 => ports[161][2].CLK
CLOCK_50 => ports[161][3].CLK
CLOCK_50 => ports[161][4].CLK
CLOCK_50 => ports[161][5].CLK
CLOCK_50 => ports[161][6].CLK
CLOCK_50 => ports[161][7].CLK
CLOCK_50 => ports[161][8].CLK
CLOCK_50 => ports[161][9].CLK
CLOCK_50 => ports[161][10].CLK
CLOCK_50 => ports[161][11].CLK
CLOCK_50 => ports[161][12].CLK
CLOCK_50 => ports[161][13].CLK
CLOCK_50 => ports[161][14].CLK
CLOCK_50 => ports[161][15].CLK
CLOCK_50 => ports[162][0].CLK
CLOCK_50 => ports[162][1].CLK
CLOCK_50 => ports[162][2].CLK
CLOCK_50 => ports[162][3].CLK
CLOCK_50 => ports[162][4].CLK
CLOCK_50 => ports[162][5].CLK
CLOCK_50 => ports[162][6].CLK
CLOCK_50 => ports[162][7].CLK
CLOCK_50 => ports[162][8].CLK
CLOCK_50 => ports[162][9].CLK
CLOCK_50 => ports[162][10].CLK
CLOCK_50 => ports[162][11].CLK
CLOCK_50 => ports[162][12].CLK
CLOCK_50 => ports[162][13].CLK
CLOCK_50 => ports[162][14].CLK
CLOCK_50 => ports[162][15].CLK
CLOCK_50 => ports[163][0].CLK
CLOCK_50 => ports[163][1].CLK
CLOCK_50 => ports[163][2].CLK
CLOCK_50 => ports[163][3].CLK
CLOCK_50 => ports[163][4].CLK
CLOCK_50 => ports[163][5].CLK
CLOCK_50 => ports[163][6].CLK
CLOCK_50 => ports[163][7].CLK
CLOCK_50 => ports[163][8].CLK
CLOCK_50 => ports[163][9].CLK
CLOCK_50 => ports[163][10].CLK
CLOCK_50 => ports[163][11].CLK
CLOCK_50 => ports[163][12].CLK
CLOCK_50 => ports[163][13].CLK
CLOCK_50 => ports[163][14].CLK
CLOCK_50 => ports[163][15].CLK
CLOCK_50 => ports[164][0].CLK
CLOCK_50 => ports[164][1].CLK
CLOCK_50 => ports[164][2].CLK
CLOCK_50 => ports[164][3].CLK
CLOCK_50 => ports[164][4].CLK
CLOCK_50 => ports[164][5].CLK
CLOCK_50 => ports[164][6].CLK
CLOCK_50 => ports[164][7].CLK
CLOCK_50 => ports[164][8].CLK
CLOCK_50 => ports[164][9].CLK
CLOCK_50 => ports[164][10].CLK
CLOCK_50 => ports[164][11].CLK
CLOCK_50 => ports[164][12].CLK
CLOCK_50 => ports[164][13].CLK
CLOCK_50 => ports[164][14].CLK
CLOCK_50 => ports[164][15].CLK
CLOCK_50 => ports[165][0].CLK
CLOCK_50 => ports[165][1].CLK
CLOCK_50 => ports[165][2].CLK
CLOCK_50 => ports[165][3].CLK
CLOCK_50 => ports[165][4].CLK
CLOCK_50 => ports[165][5].CLK
CLOCK_50 => ports[165][6].CLK
CLOCK_50 => ports[165][7].CLK
CLOCK_50 => ports[165][8].CLK
CLOCK_50 => ports[165][9].CLK
CLOCK_50 => ports[165][10].CLK
CLOCK_50 => ports[165][11].CLK
CLOCK_50 => ports[165][12].CLK
CLOCK_50 => ports[165][13].CLK
CLOCK_50 => ports[165][14].CLK
CLOCK_50 => ports[165][15].CLK
CLOCK_50 => ports[166][0].CLK
CLOCK_50 => ports[166][1].CLK
CLOCK_50 => ports[166][2].CLK
CLOCK_50 => ports[166][3].CLK
CLOCK_50 => ports[166][4].CLK
CLOCK_50 => ports[166][5].CLK
CLOCK_50 => ports[166][6].CLK
CLOCK_50 => ports[166][7].CLK
CLOCK_50 => ports[166][8].CLK
CLOCK_50 => ports[166][9].CLK
CLOCK_50 => ports[166][10].CLK
CLOCK_50 => ports[166][11].CLK
CLOCK_50 => ports[166][12].CLK
CLOCK_50 => ports[166][13].CLK
CLOCK_50 => ports[166][14].CLK
CLOCK_50 => ports[166][15].CLK
CLOCK_50 => ports[167][0].CLK
CLOCK_50 => ports[167][1].CLK
CLOCK_50 => ports[167][2].CLK
CLOCK_50 => ports[167][3].CLK
CLOCK_50 => ports[167][4].CLK
CLOCK_50 => ports[167][5].CLK
CLOCK_50 => ports[167][6].CLK
CLOCK_50 => ports[167][7].CLK
CLOCK_50 => ports[167][8].CLK
CLOCK_50 => ports[167][9].CLK
CLOCK_50 => ports[167][10].CLK
CLOCK_50 => ports[167][11].CLK
CLOCK_50 => ports[167][12].CLK
CLOCK_50 => ports[167][13].CLK
CLOCK_50 => ports[167][14].CLK
CLOCK_50 => ports[167][15].CLK
CLOCK_50 => ports[168][0].CLK
CLOCK_50 => ports[168][1].CLK
CLOCK_50 => ports[168][2].CLK
CLOCK_50 => ports[168][3].CLK
CLOCK_50 => ports[168][4].CLK
CLOCK_50 => ports[168][5].CLK
CLOCK_50 => ports[168][6].CLK
CLOCK_50 => ports[168][7].CLK
CLOCK_50 => ports[168][8].CLK
CLOCK_50 => ports[168][9].CLK
CLOCK_50 => ports[168][10].CLK
CLOCK_50 => ports[168][11].CLK
CLOCK_50 => ports[168][12].CLK
CLOCK_50 => ports[168][13].CLK
CLOCK_50 => ports[168][14].CLK
CLOCK_50 => ports[168][15].CLK
CLOCK_50 => ports[169][0].CLK
CLOCK_50 => ports[169][1].CLK
CLOCK_50 => ports[169][2].CLK
CLOCK_50 => ports[169][3].CLK
CLOCK_50 => ports[169][4].CLK
CLOCK_50 => ports[169][5].CLK
CLOCK_50 => ports[169][6].CLK
CLOCK_50 => ports[169][7].CLK
CLOCK_50 => ports[169][8].CLK
CLOCK_50 => ports[169][9].CLK
CLOCK_50 => ports[169][10].CLK
CLOCK_50 => ports[169][11].CLK
CLOCK_50 => ports[169][12].CLK
CLOCK_50 => ports[169][13].CLK
CLOCK_50 => ports[169][14].CLK
CLOCK_50 => ports[169][15].CLK
CLOCK_50 => ports[170][0].CLK
CLOCK_50 => ports[170][1].CLK
CLOCK_50 => ports[170][2].CLK
CLOCK_50 => ports[170][3].CLK
CLOCK_50 => ports[170][4].CLK
CLOCK_50 => ports[170][5].CLK
CLOCK_50 => ports[170][6].CLK
CLOCK_50 => ports[170][7].CLK
CLOCK_50 => ports[170][8].CLK
CLOCK_50 => ports[170][9].CLK
CLOCK_50 => ports[170][10].CLK
CLOCK_50 => ports[170][11].CLK
CLOCK_50 => ports[170][12].CLK
CLOCK_50 => ports[170][13].CLK
CLOCK_50 => ports[170][14].CLK
CLOCK_50 => ports[170][15].CLK
CLOCK_50 => ports[171][0].CLK
CLOCK_50 => ports[171][1].CLK
CLOCK_50 => ports[171][2].CLK
CLOCK_50 => ports[171][3].CLK
CLOCK_50 => ports[171][4].CLK
CLOCK_50 => ports[171][5].CLK
CLOCK_50 => ports[171][6].CLK
CLOCK_50 => ports[171][7].CLK
CLOCK_50 => ports[171][8].CLK
CLOCK_50 => ports[171][9].CLK
CLOCK_50 => ports[171][10].CLK
CLOCK_50 => ports[171][11].CLK
CLOCK_50 => ports[171][12].CLK
CLOCK_50 => ports[171][13].CLK
CLOCK_50 => ports[171][14].CLK
CLOCK_50 => ports[171][15].CLK
CLOCK_50 => ports[172][0].CLK
CLOCK_50 => ports[172][1].CLK
CLOCK_50 => ports[172][2].CLK
CLOCK_50 => ports[172][3].CLK
CLOCK_50 => ports[172][4].CLK
CLOCK_50 => ports[172][5].CLK
CLOCK_50 => ports[172][6].CLK
CLOCK_50 => ports[172][7].CLK
CLOCK_50 => ports[172][8].CLK
CLOCK_50 => ports[172][9].CLK
CLOCK_50 => ports[172][10].CLK
CLOCK_50 => ports[172][11].CLK
CLOCK_50 => ports[172][12].CLK
CLOCK_50 => ports[172][13].CLK
CLOCK_50 => ports[172][14].CLK
CLOCK_50 => ports[172][15].CLK
CLOCK_50 => ports[173][0].CLK
CLOCK_50 => ports[173][1].CLK
CLOCK_50 => ports[173][2].CLK
CLOCK_50 => ports[173][3].CLK
CLOCK_50 => ports[173][4].CLK
CLOCK_50 => ports[173][5].CLK
CLOCK_50 => ports[173][6].CLK
CLOCK_50 => ports[173][7].CLK
CLOCK_50 => ports[173][8].CLK
CLOCK_50 => ports[173][9].CLK
CLOCK_50 => ports[173][10].CLK
CLOCK_50 => ports[173][11].CLK
CLOCK_50 => ports[173][12].CLK
CLOCK_50 => ports[173][13].CLK
CLOCK_50 => ports[173][14].CLK
CLOCK_50 => ports[173][15].CLK
CLOCK_50 => ports[174][0].CLK
CLOCK_50 => ports[174][1].CLK
CLOCK_50 => ports[174][2].CLK
CLOCK_50 => ports[174][3].CLK
CLOCK_50 => ports[174][4].CLK
CLOCK_50 => ports[174][5].CLK
CLOCK_50 => ports[174][6].CLK
CLOCK_50 => ports[174][7].CLK
CLOCK_50 => ports[174][8].CLK
CLOCK_50 => ports[174][9].CLK
CLOCK_50 => ports[174][10].CLK
CLOCK_50 => ports[174][11].CLK
CLOCK_50 => ports[174][12].CLK
CLOCK_50 => ports[174][13].CLK
CLOCK_50 => ports[174][14].CLK
CLOCK_50 => ports[174][15].CLK
CLOCK_50 => ports[175][0].CLK
CLOCK_50 => ports[175][1].CLK
CLOCK_50 => ports[175][2].CLK
CLOCK_50 => ports[175][3].CLK
CLOCK_50 => ports[175][4].CLK
CLOCK_50 => ports[175][5].CLK
CLOCK_50 => ports[175][6].CLK
CLOCK_50 => ports[175][7].CLK
CLOCK_50 => ports[175][8].CLK
CLOCK_50 => ports[175][9].CLK
CLOCK_50 => ports[175][10].CLK
CLOCK_50 => ports[175][11].CLK
CLOCK_50 => ports[175][12].CLK
CLOCK_50 => ports[175][13].CLK
CLOCK_50 => ports[175][14].CLK
CLOCK_50 => ports[175][15].CLK
CLOCK_50 => ports[176][0].CLK
CLOCK_50 => ports[176][1].CLK
CLOCK_50 => ports[176][2].CLK
CLOCK_50 => ports[176][3].CLK
CLOCK_50 => ports[176][4].CLK
CLOCK_50 => ports[176][5].CLK
CLOCK_50 => ports[176][6].CLK
CLOCK_50 => ports[176][7].CLK
CLOCK_50 => ports[176][8].CLK
CLOCK_50 => ports[176][9].CLK
CLOCK_50 => ports[176][10].CLK
CLOCK_50 => ports[176][11].CLK
CLOCK_50 => ports[176][12].CLK
CLOCK_50 => ports[176][13].CLK
CLOCK_50 => ports[176][14].CLK
CLOCK_50 => ports[176][15].CLK
CLOCK_50 => ports[177][0].CLK
CLOCK_50 => ports[177][1].CLK
CLOCK_50 => ports[177][2].CLK
CLOCK_50 => ports[177][3].CLK
CLOCK_50 => ports[177][4].CLK
CLOCK_50 => ports[177][5].CLK
CLOCK_50 => ports[177][6].CLK
CLOCK_50 => ports[177][7].CLK
CLOCK_50 => ports[177][8].CLK
CLOCK_50 => ports[177][9].CLK
CLOCK_50 => ports[177][10].CLK
CLOCK_50 => ports[177][11].CLK
CLOCK_50 => ports[177][12].CLK
CLOCK_50 => ports[177][13].CLK
CLOCK_50 => ports[177][14].CLK
CLOCK_50 => ports[177][15].CLK
CLOCK_50 => ports[178][0].CLK
CLOCK_50 => ports[178][1].CLK
CLOCK_50 => ports[178][2].CLK
CLOCK_50 => ports[178][3].CLK
CLOCK_50 => ports[178][4].CLK
CLOCK_50 => ports[178][5].CLK
CLOCK_50 => ports[178][6].CLK
CLOCK_50 => ports[178][7].CLK
CLOCK_50 => ports[178][8].CLK
CLOCK_50 => ports[178][9].CLK
CLOCK_50 => ports[178][10].CLK
CLOCK_50 => ports[178][11].CLK
CLOCK_50 => ports[178][12].CLK
CLOCK_50 => ports[178][13].CLK
CLOCK_50 => ports[178][14].CLK
CLOCK_50 => ports[178][15].CLK
CLOCK_50 => ports[179][0].CLK
CLOCK_50 => ports[179][1].CLK
CLOCK_50 => ports[179][2].CLK
CLOCK_50 => ports[179][3].CLK
CLOCK_50 => ports[179][4].CLK
CLOCK_50 => ports[179][5].CLK
CLOCK_50 => ports[179][6].CLK
CLOCK_50 => ports[179][7].CLK
CLOCK_50 => ports[179][8].CLK
CLOCK_50 => ports[179][9].CLK
CLOCK_50 => ports[179][10].CLK
CLOCK_50 => ports[179][11].CLK
CLOCK_50 => ports[179][12].CLK
CLOCK_50 => ports[179][13].CLK
CLOCK_50 => ports[179][14].CLK
CLOCK_50 => ports[179][15].CLK
CLOCK_50 => ports[180][0].CLK
CLOCK_50 => ports[180][1].CLK
CLOCK_50 => ports[180][2].CLK
CLOCK_50 => ports[180][3].CLK
CLOCK_50 => ports[180][4].CLK
CLOCK_50 => ports[180][5].CLK
CLOCK_50 => ports[180][6].CLK
CLOCK_50 => ports[180][7].CLK
CLOCK_50 => ports[180][8].CLK
CLOCK_50 => ports[180][9].CLK
CLOCK_50 => ports[180][10].CLK
CLOCK_50 => ports[180][11].CLK
CLOCK_50 => ports[180][12].CLK
CLOCK_50 => ports[180][13].CLK
CLOCK_50 => ports[180][14].CLK
CLOCK_50 => ports[180][15].CLK
CLOCK_50 => ports[181][0].CLK
CLOCK_50 => ports[181][1].CLK
CLOCK_50 => ports[181][2].CLK
CLOCK_50 => ports[181][3].CLK
CLOCK_50 => ports[181][4].CLK
CLOCK_50 => ports[181][5].CLK
CLOCK_50 => ports[181][6].CLK
CLOCK_50 => ports[181][7].CLK
CLOCK_50 => ports[181][8].CLK
CLOCK_50 => ports[181][9].CLK
CLOCK_50 => ports[181][10].CLK
CLOCK_50 => ports[181][11].CLK
CLOCK_50 => ports[181][12].CLK
CLOCK_50 => ports[181][13].CLK
CLOCK_50 => ports[181][14].CLK
CLOCK_50 => ports[181][15].CLK
CLOCK_50 => ports[182][0].CLK
CLOCK_50 => ports[182][1].CLK
CLOCK_50 => ports[182][2].CLK
CLOCK_50 => ports[182][3].CLK
CLOCK_50 => ports[182][4].CLK
CLOCK_50 => ports[182][5].CLK
CLOCK_50 => ports[182][6].CLK
CLOCK_50 => ports[182][7].CLK
CLOCK_50 => ports[182][8].CLK
CLOCK_50 => ports[182][9].CLK
CLOCK_50 => ports[182][10].CLK
CLOCK_50 => ports[182][11].CLK
CLOCK_50 => ports[182][12].CLK
CLOCK_50 => ports[182][13].CLK
CLOCK_50 => ports[182][14].CLK
CLOCK_50 => ports[182][15].CLK
CLOCK_50 => ports[183][0].CLK
CLOCK_50 => ports[183][1].CLK
CLOCK_50 => ports[183][2].CLK
CLOCK_50 => ports[183][3].CLK
CLOCK_50 => ports[183][4].CLK
CLOCK_50 => ports[183][5].CLK
CLOCK_50 => ports[183][6].CLK
CLOCK_50 => ports[183][7].CLK
CLOCK_50 => ports[183][8].CLK
CLOCK_50 => ports[183][9].CLK
CLOCK_50 => ports[183][10].CLK
CLOCK_50 => ports[183][11].CLK
CLOCK_50 => ports[183][12].CLK
CLOCK_50 => ports[183][13].CLK
CLOCK_50 => ports[183][14].CLK
CLOCK_50 => ports[183][15].CLK
CLOCK_50 => ports[184][0].CLK
CLOCK_50 => ports[184][1].CLK
CLOCK_50 => ports[184][2].CLK
CLOCK_50 => ports[184][3].CLK
CLOCK_50 => ports[184][4].CLK
CLOCK_50 => ports[184][5].CLK
CLOCK_50 => ports[184][6].CLK
CLOCK_50 => ports[184][7].CLK
CLOCK_50 => ports[184][8].CLK
CLOCK_50 => ports[184][9].CLK
CLOCK_50 => ports[184][10].CLK
CLOCK_50 => ports[184][11].CLK
CLOCK_50 => ports[184][12].CLK
CLOCK_50 => ports[184][13].CLK
CLOCK_50 => ports[184][14].CLK
CLOCK_50 => ports[184][15].CLK
CLOCK_50 => ports[185][0].CLK
CLOCK_50 => ports[185][1].CLK
CLOCK_50 => ports[185][2].CLK
CLOCK_50 => ports[185][3].CLK
CLOCK_50 => ports[185][4].CLK
CLOCK_50 => ports[185][5].CLK
CLOCK_50 => ports[185][6].CLK
CLOCK_50 => ports[185][7].CLK
CLOCK_50 => ports[185][8].CLK
CLOCK_50 => ports[185][9].CLK
CLOCK_50 => ports[185][10].CLK
CLOCK_50 => ports[185][11].CLK
CLOCK_50 => ports[185][12].CLK
CLOCK_50 => ports[185][13].CLK
CLOCK_50 => ports[185][14].CLK
CLOCK_50 => ports[185][15].CLK
CLOCK_50 => ports[186][0].CLK
CLOCK_50 => ports[186][1].CLK
CLOCK_50 => ports[186][2].CLK
CLOCK_50 => ports[186][3].CLK
CLOCK_50 => ports[186][4].CLK
CLOCK_50 => ports[186][5].CLK
CLOCK_50 => ports[186][6].CLK
CLOCK_50 => ports[186][7].CLK
CLOCK_50 => ports[186][8].CLK
CLOCK_50 => ports[186][9].CLK
CLOCK_50 => ports[186][10].CLK
CLOCK_50 => ports[186][11].CLK
CLOCK_50 => ports[186][12].CLK
CLOCK_50 => ports[186][13].CLK
CLOCK_50 => ports[186][14].CLK
CLOCK_50 => ports[186][15].CLK
CLOCK_50 => ports[187][0].CLK
CLOCK_50 => ports[187][1].CLK
CLOCK_50 => ports[187][2].CLK
CLOCK_50 => ports[187][3].CLK
CLOCK_50 => ports[187][4].CLK
CLOCK_50 => ports[187][5].CLK
CLOCK_50 => ports[187][6].CLK
CLOCK_50 => ports[187][7].CLK
CLOCK_50 => ports[187][8].CLK
CLOCK_50 => ports[187][9].CLK
CLOCK_50 => ports[187][10].CLK
CLOCK_50 => ports[187][11].CLK
CLOCK_50 => ports[187][12].CLK
CLOCK_50 => ports[187][13].CLK
CLOCK_50 => ports[187][14].CLK
CLOCK_50 => ports[187][15].CLK
CLOCK_50 => ports[188][0].CLK
CLOCK_50 => ports[188][1].CLK
CLOCK_50 => ports[188][2].CLK
CLOCK_50 => ports[188][3].CLK
CLOCK_50 => ports[188][4].CLK
CLOCK_50 => ports[188][5].CLK
CLOCK_50 => ports[188][6].CLK
CLOCK_50 => ports[188][7].CLK
CLOCK_50 => ports[188][8].CLK
CLOCK_50 => ports[188][9].CLK
CLOCK_50 => ports[188][10].CLK
CLOCK_50 => ports[188][11].CLK
CLOCK_50 => ports[188][12].CLK
CLOCK_50 => ports[188][13].CLK
CLOCK_50 => ports[188][14].CLK
CLOCK_50 => ports[188][15].CLK
CLOCK_50 => ports[189][0].CLK
CLOCK_50 => ports[189][1].CLK
CLOCK_50 => ports[189][2].CLK
CLOCK_50 => ports[189][3].CLK
CLOCK_50 => ports[189][4].CLK
CLOCK_50 => ports[189][5].CLK
CLOCK_50 => ports[189][6].CLK
CLOCK_50 => ports[189][7].CLK
CLOCK_50 => ports[189][8].CLK
CLOCK_50 => ports[189][9].CLK
CLOCK_50 => ports[189][10].CLK
CLOCK_50 => ports[189][11].CLK
CLOCK_50 => ports[189][12].CLK
CLOCK_50 => ports[189][13].CLK
CLOCK_50 => ports[189][14].CLK
CLOCK_50 => ports[189][15].CLK
CLOCK_50 => ports[190][0].CLK
CLOCK_50 => ports[190][1].CLK
CLOCK_50 => ports[190][2].CLK
CLOCK_50 => ports[190][3].CLK
CLOCK_50 => ports[190][4].CLK
CLOCK_50 => ports[190][5].CLK
CLOCK_50 => ports[190][6].CLK
CLOCK_50 => ports[190][7].CLK
CLOCK_50 => ports[190][8].CLK
CLOCK_50 => ports[190][9].CLK
CLOCK_50 => ports[190][10].CLK
CLOCK_50 => ports[190][11].CLK
CLOCK_50 => ports[190][12].CLK
CLOCK_50 => ports[190][13].CLK
CLOCK_50 => ports[190][14].CLK
CLOCK_50 => ports[190][15].CLK
CLOCK_50 => ports[191][0].CLK
CLOCK_50 => ports[191][1].CLK
CLOCK_50 => ports[191][2].CLK
CLOCK_50 => ports[191][3].CLK
CLOCK_50 => ports[191][4].CLK
CLOCK_50 => ports[191][5].CLK
CLOCK_50 => ports[191][6].CLK
CLOCK_50 => ports[191][7].CLK
CLOCK_50 => ports[191][8].CLK
CLOCK_50 => ports[191][9].CLK
CLOCK_50 => ports[191][10].CLK
CLOCK_50 => ports[191][11].CLK
CLOCK_50 => ports[191][12].CLK
CLOCK_50 => ports[191][13].CLK
CLOCK_50 => ports[191][14].CLK
CLOCK_50 => ports[191][15].CLK
CLOCK_50 => ports[192][0].CLK
CLOCK_50 => ports[192][1].CLK
CLOCK_50 => ports[192][2].CLK
CLOCK_50 => ports[192][3].CLK
CLOCK_50 => ports[192][4].CLK
CLOCK_50 => ports[192][5].CLK
CLOCK_50 => ports[192][6].CLK
CLOCK_50 => ports[192][7].CLK
CLOCK_50 => ports[192][8].CLK
CLOCK_50 => ports[192][9].CLK
CLOCK_50 => ports[192][10].CLK
CLOCK_50 => ports[192][11].CLK
CLOCK_50 => ports[192][12].CLK
CLOCK_50 => ports[192][13].CLK
CLOCK_50 => ports[192][14].CLK
CLOCK_50 => ports[192][15].CLK
CLOCK_50 => ports[193][0].CLK
CLOCK_50 => ports[193][1].CLK
CLOCK_50 => ports[193][2].CLK
CLOCK_50 => ports[193][3].CLK
CLOCK_50 => ports[193][4].CLK
CLOCK_50 => ports[193][5].CLK
CLOCK_50 => ports[193][6].CLK
CLOCK_50 => ports[193][7].CLK
CLOCK_50 => ports[193][8].CLK
CLOCK_50 => ports[193][9].CLK
CLOCK_50 => ports[193][10].CLK
CLOCK_50 => ports[193][11].CLK
CLOCK_50 => ports[193][12].CLK
CLOCK_50 => ports[193][13].CLK
CLOCK_50 => ports[193][14].CLK
CLOCK_50 => ports[193][15].CLK
CLOCK_50 => ports[194][0].CLK
CLOCK_50 => ports[194][1].CLK
CLOCK_50 => ports[194][2].CLK
CLOCK_50 => ports[194][3].CLK
CLOCK_50 => ports[194][4].CLK
CLOCK_50 => ports[194][5].CLK
CLOCK_50 => ports[194][6].CLK
CLOCK_50 => ports[194][7].CLK
CLOCK_50 => ports[194][8].CLK
CLOCK_50 => ports[194][9].CLK
CLOCK_50 => ports[194][10].CLK
CLOCK_50 => ports[194][11].CLK
CLOCK_50 => ports[194][12].CLK
CLOCK_50 => ports[194][13].CLK
CLOCK_50 => ports[194][14].CLK
CLOCK_50 => ports[194][15].CLK
CLOCK_50 => ports[195][0].CLK
CLOCK_50 => ports[195][1].CLK
CLOCK_50 => ports[195][2].CLK
CLOCK_50 => ports[195][3].CLK
CLOCK_50 => ports[195][4].CLK
CLOCK_50 => ports[195][5].CLK
CLOCK_50 => ports[195][6].CLK
CLOCK_50 => ports[195][7].CLK
CLOCK_50 => ports[195][8].CLK
CLOCK_50 => ports[195][9].CLK
CLOCK_50 => ports[195][10].CLK
CLOCK_50 => ports[195][11].CLK
CLOCK_50 => ports[195][12].CLK
CLOCK_50 => ports[195][13].CLK
CLOCK_50 => ports[195][14].CLK
CLOCK_50 => ports[195][15].CLK
CLOCK_50 => ports[196][0].CLK
CLOCK_50 => ports[196][1].CLK
CLOCK_50 => ports[196][2].CLK
CLOCK_50 => ports[196][3].CLK
CLOCK_50 => ports[196][4].CLK
CLOCK_50 => ports[196][5].CLK
CLOCK_50 => ports[196][6].CLK
CLOCK_50 => ports[196][7].CLK
CLOCK_50 => ports[196][8].CLK
CLOCK_50 => ports[196][9].CLK
CLOCK_50 => ports[196][10].CLK
CLOCK_50 => ports[196][11].CLK
CLOCK_50 => ports[196][12].CLK
CLOCK_50 => ports[196][13].CLK
CLOCK_50 => ports[196][14].CLK
CLOCK_50 => ports[196][15].CLK
CLOCK_50 => ports[197][0].CLK
CLOCK_50 => ports[197][1].CLK
CLOCK_50 => ports[197][2].CLK
CLOCK_50 => ports[197][3].CLK
CLOCK_50 => ports[197][4].CLK
CLOCK_50 => ports[197][5].CLK
CLOCK_50 => ports[197][6].CLK
CLOCK_50 => ports[197][7].CLK
CLOCK_50 => ports[197][8].CLK
CLOCK_50 => ports[197][9].CLK
CLOCK_50 => ports[197][10].CLK
CLOCK_50 => ports[197][11].CLK
CLOCK_50 => ports[197][12].CLK
CLOCK_50 => ports[197][13].CLK
CLOCK_50 => ports[197][14].CLK
CLOCK_50 => ports[197][15].CLK
CLOCK_50 => ports[198][0].CLK
CLOCK_50 => ports[198][1].CLK
CLOCK_50 => ports[198][2].CLK
CLOCK_50 => ports[198][3].CLK
CLOCK_50 => ports[198][4].CLK
CLOCK_50 => ports[198][5].CLK
CLOCK_50 => ports[198][6].CLK
CLOCK_50 => ports[198][7].CLK
CLOCK_50 => ports[198][8].CLK
CLOCK_50 => ports[198][9].CLK
CLOCK_50 => ports[198][10].CLK
CLOCK_50 => ports[198][11].CLK
CLOCK_50 => ports[198][12].CLK
CLOCK_50 => ports[198][13].CLK
CLOCK_50 => ports[198][14].CLK
CLOCK_50 => ports[198][15].CLK
CLOCK_50 => ports[199][0].CLK
CLOCK_50 => ports[199][1].CLK
CLOCK_50 => ports[199][2].CLK
CLOCK_50 => ports[199][3].CLK
CLOCK_50 => ports[199][4].CLK
CLOCK_50 => ports[199][5].CLK
CLOCK_50 => ports[199][6].CLK
CLOCK_50 => ports[199][7].CLK
CLOCK_50 => ports[199][8].CLK
CLOCK_50 => ports[199][9].CLK
CLOCK_50 => ports[199][10].CLK
CLOCK_50 => ports[199][11].CLK
CLOCK_50 => ports[199][12].CLK
CLOCK_50 => ports[199][13].CLK
CLOCK_50 => ports[199][14].CLK
CLOCK_50 => ports[199][15].CLK
CLOCK_50 => ports[200][0].CLK
CLOCK_50 => ports[200][1].CLK
CLOCK_50 => ports[200][2].CLK
CLOCK_50 => ports[200][3].CLK
CLOCK_50 => ports[200][4].CLK
CLOCK_50 => ports[200][5].CLK
CLOCK_50 => ports[200][6].CLK
CLOCK_50 => ports[200][7].CLK
CLOCK_50 => ports[200][8].CLK
CLOCK_50 => ports[200][9].CLK
CLOCK_50 => ports[200][10].CLK
CLOCK_50 => ports[200][11].CLK
CLOCK_50 => ports[200][12].CLK
CLOCK_50 => ports[200][13].CLK
CLOCK_50 => ports[200][14].CLK
CLOCK_50 => ports[200][15].CLK
CLOCK_50 => ports[201][0].CLK
CLOCK_50 => ports[201][1].CLK
CLOCK_50 => ports[201][2].CLK
CLOCK_50 => ports[201][3].CLK
CLOCK_50 => ports[201][4].CLK
CLOCK_50 => ports[201][5].CLK
CLOCK_50 => ports[201][6].CLK
CLOCK_50 => ports[201][7].CLK
CLOCK_50 => ports[201][8].CLK
CLOCK_50 => ports[201][9].CLK
CLOCK_50 => ports[201][10].CLK
CLOCK_50 => ports[201][11].CLK
CLOCK_50 => ports[201][12].CLK
CLOCK_50 => ports[201][13].CLK
CLOCK_50 => ports[201][14].CLK
CLOCK_50 => ports[201][15].CLK
CLOCK_50 => ports[202][0].CLK
CLOCK_50 => ports[202][1].CLK
CLOCK_50 => ports[202][2].CLK
CLOCK_50 => ports[202][3].CLK
CLOCK_50 => ports[202][4].CLK
CLOCK_50 => ports[202][5].CLK
CLOCK_50 => ports[202][6].CLK
CLOCK_50 => ports[202][7].CLK
CLOCK_50 => ports[202][8].CLK
CLOCK_50 => ports[202][9].CLK
CLOCK_50 => ports[202][10].CLK
CLOCK_50 => ports[202][11].CLK
CLOCK_50 => ports[202][12].CLK
CLOCK_50 => ports[202][13].CLK
CLOCK_50 => ports[202][14].CLK
CLOCK_50 => ports[202][15].CLK
CLOCK_50 => ports[203][0].CLK
CLOCK_50 => ports[203][1].CLK
CLOCK_50 => ports[203][2].CLK
CLOCK_50 => ports[203][3].CLK
CLOCK_50 => ports[203][4].CLK
CLOCK_50 => ports[203][5].CLK
CLOCK_50 => ports[203][6].CLK
CLOCK_50 => ports[203][7].CLK
CLOCK_50 => ports[203][8].CLK
CLOCK_50 => ports[203][9].CLK
CLOCK_50 => ports[203][10].CLK
CLOCK_50 => ports[203][11].CLK
CLOCK_50 => ports[203][12].CLK
CLOCK_50 => ports[203][13].CLK
CLOCK_50 => ports[203][14].CLK
CLOCK_50 => ports[203][15].CLK
CLOCK_50 => ports[204][0].CLK
CLOCK_50 => ports[204][1].CLK
CLOCK_50 => ports[204][2].CLK
CLOCK_50 => ports[204][3].CLK
CLOCK_50 => ports[204][4].CLK
CLOCK_50 => ports[204][5].CLK
CLOCK_50 => ports[204][6].CLK
CLOCK_50 => ports[204][7].CLK
CLOCK_50 => ports[204][8].CLK
CLOCK_50 => ports[204][9].CLK
CLOCK_50 => ports[204][10].CLK
CLOCK_50 => ports[204][11].CLK
CLOCK_50 => ports[204][12].CLK
CLOCK_50 => ports[204][13].CLK
CLOCK_50 => ports[204][14].CLK
CLOCK_50 => ports[204][15].CLK
CLOCK_50 => ports[205][0].CLK
CLOCK_50 => ports[205][1].CLK
CLOCK_50 => ports[205][2].CLK
CLOCK_50 => ports[205][3].CLK
CLOCK_50 => ports[205][4].CLK
CLOCK_50 => ports[205][5].CLK
CLOCK_50 => ports[205][6].CLK
CLOCK_50 => ports[205][7].CLK
CLOCK_50 => ports[205][8].CLK
CLOCK_50 => ports[205][9].CLK
CLOCK_50 => ports[205][10].CLK
CLOCK_50 => ports[205][11].CLK
CLOCK_50 => ports[205][12].CLK
CLOCK_50 => ports[205][13].CLK
CLOCK_50 => ports[205][14].CLK
CLOCK_50 => ports[205][15].CLK
CLOCK_50 => ports[206][0].CLK
CLOCK_50 => ports[206][1].CLK
CLOCK_50 => ports[206][2].CLK
CLOCK_50 => ports[206][3].CLK
CLOCK_50 => ports[206][4].CLK
CLOCK_50 => ports[206][5].CLK
CLOCK_50 => ports[206][6].CLK
CLOCK_50 => ports[206][7].CLK
CLOCK_50 => ports[206][8].CLK
CLOCK_50 => ports[206][9].CLK
CLOCK_50 => ports[206][10].CLK
CLOCK_50 => ports[206][11].CLK
CLOCK_50 => ports[206][12].CLK
CLOCK_50 => ports[206][13].CLK
CLOCK_50 => ports[206][14].CLK
CLOCK_50 => ports[206][15].CLK
CLOCK_50 => ports[207][0].CLK
CLOCK_50 => ports[207][1].CLK
CLOCK_50 => ports[207][2].CLK
CLOCK_50 => ports[207][3].CLK
CLOCK_50 => ports[207][4].CLK
CLOCK_50 => ports[207][5].CLK
CLOCK_50 => ports[207][6].CLK
CLOCK_50 => ports[207][7].CLK
CLOCK_50 => ports[207][8].CLK
CLOCK_50 => ports[207][9].CLK
CLOCK_50 => ports[207][10].CLK
CLOCK_50 => ports[207][11].CLK
CLOCK_50 => ports[207][12].CLK
CLOCK_50 => ports[207][13].CLK
CLOCK_50 => ports[207][14].CLK
CLOCK_50 => ports[207][15].CLK
CLOCK_50 => ports[208][0].CLK
CLOCK_50 => ports[208][1].CLK
CLOCK_50 => ports[208][2].CLK
CLOCK_50 => ports[208][3].CLK
CLOCK_50 => ports[208][4].CLK
CLOCK_50 => ports[208][5].CLK
CLOCK_50 => ports[208][6].CLK
CLOCK_50 => ports[208][7].CLK
CLOCK_50 => ports[208][8].CLK
CLOCK_50 => ports[208][9].CLK
CLOCK_50 => ports[208][10].CLK
CLOCK_50 => ports[208][11].CLK
CLOCK_50 => ports[208][12].CLK
CLOCK_50 => ports[208][13].CLK
CLOCK_50 => ports[208][14].CLK
CLOCK_50 => ports[208][15].CLK
CLOCK_50 => ports[209][0].CLK
CLOCK_50 => ports[209][1].CLK
CLOCK_50 => ports[209][2].CLK
CLOCK_50 => ports[209][3].CLK
CLOCK_50 => ports[209][4].CLK
CLOCK_50 => ports[209][5].CLK
CLOCK_50 => ports[209][6].CLK
CLOCK_50 => ports[209][7].CLK
CLOCK_50 => ports[209][8].CLK
CLOCK_50 => ports[209][9].CLK
CLOCK_50 => ports[209][10].CLK
CLOCK_50 => ports[209][11].CLK
CLOCK_50 => ports[209][12].CLK
CLOCK_50 => ports[209][13].CLK
CLOCK_50 => ports[209][14].CLK
CLOCK_50 => ports[209][15].CLK
CLOCK_50 => ports[210][0].CLK
CLOCK_50 => ports[210][1].CLK
CLOCK_50 => ports[210][2].CLK
CLOCK_50 => ports[210][3].CLK
CLOCK_50 => ports[210][4].CLK
CLOCK_50 => ports[210][5].CLK
CLOCK_50 => ports[210][6].CLK
CLOCK_50 => ports[210][7].CLK
CLOCK_50 => ports[210][8].CLK
CLOCK_50 => ports[210][9].CLK
CLOCK_50 => ports[210][10].CLK
CLOCK_50 => ports[210][11].CLK
CLOCK_50 => ports[210][12].CLK
CLOCK_50 => ports[210][13].CLK
CLOCK_50 => ports[210][14].CLK
CLOCK_50 => ports[210][15].CLK
CLOCK_50 => ports[211][0].CLK
CLOCK_50 => ports[211][1].CLK
CLOCK_50 => ports[211][2].CLK
CLOCK_50 => ports[211][3].CLK
CLOCK_50 => ports[211][4].CLK
CLOCK_50 => ports[211][5].CLK
CLOCK_50 => ports[211][6].CLK
CLOCK_50 => ports[211][7].CLK
CLOCK_50 => ports[211][8].CLK
CLOCK_50 => ports[211][9].CLK
CLOCK_50 => ports[211][10].CLK
CLOCK_50 => ports[211][11].CLK
CLOCK_50 => ports[211][12].CLK
CLOCK_50 => ports[211][13].CLK
CLOCK_50 => ports[211][14].CLK
CLOCK_50 => ports[211][15].CLK
CLOCK_50 => ports[212][0].CLK
CLOCK_50 => ports[212][1].CLK
CLOCK_50 => ports[212][2].CLK
CLOCK_50 => ports[212][3].CLK
CLOCK_50 => ports[212][4].CLK
CLOCK_50 => ports[212][5].CLK
CLOCK_50 => ports[212][6].CLK
CLOCK_50 => ports[212][7].CLK
CLOCK_50 => ports[212][8].CLK
CLOCK_50 => ports[212][9].CLK
CLOCK_50 => ports[212][10].CLK
CLOCK_50 => ports[212][11].CLK
CLOCK_50 => ports[212][12].CLK
CLOCK_50 => ports[212][13].CLK
CLOCK_50 => ports[212][14].CLK
CLOCK_50 => ports[212][15].CLK
CLOCK_50 => ports[213][0].CLK
CLOCK_50 => ports[213][1].CLK
CLOCK_50 => ports[213][2].CLK
CLOCK_50 => ports[213][3].CLK
CLOCK_50 => ports[213][4].CLK
CLOCK_50 => ports[213][5].CLK
CLOCK_50 => ports[213][6].CLK
CLOCK_50 => ports[213][7].CLK
CLOCK_50 => ports[213][8].CLK
CLOCK_50 => ports[213][9].CLK
CLOCK_50 => ports[213][10].CLK
CLOCK_50 => ports[213][11].CLK
CLOCK_50 => ports[213][12].CLK
CLOCK_50 => ports[213][13].CLK
CLOCK_50 => ports[213][14].CLK
CLOCK_50 => ports[213][15].CLK
CLOCK_50 => ports[214][0].CLK
CLOCK_50 => ports[214][1].CLK
CLOCK_50 => ports[214][2].CLK
CLOCK_50 => ports[214][3].CLK
CLOCK_50 => ports[214][4].CLK
CLOCK_50 => ports[214][5].CLK
CLOCK_50 => ports[214][6].CLK
CLOCK_50 => ports[214][7].CLK
CLOCK_50 => ports[214][8].CLK
CLOCK_50 => ports[214][9].CLK
CLOCK_50 => ports[214][10].CLK
CLOCK_50 => ports[214][11].CLK
CLOCK_50 => ports[214][12].CLK
CLOCK_50 => ports[214][13].CLK
CLOCK_50 => ports[214][14].CLK
CLOCK_50 => ports[214][15].CLK
CLOCK_50 => ports[215][0].CLK
CLOCK_50 => ports[215][1].CLK
CLOCK_50 => ports[215][2].CLK
CLOCK_50 => ports[215][3].CLK
CLOCK_50 => ports[215][4].CLK
CLOCK_50 => ports[215][5].CLK
CLOCK_50 => ports[215][6].CLK
CLOCK_50 => ports[215][7].CLK
CLOCK_50 => ports[215][8].CLK
CLOCK_50 => ports[215][9].CLK
CLOCK_50 => ports[215][10].CLK
CLOCK_50 => ports[215][11].CLK
CLOCK_50 => ports[215][12].CLK
CLOCK_50 => ports[215][13].CLK
CLOCK_50 => ports[215][14].CLK
CLOCK_50 => ports[215][15].CLK
CLOCK_50 => ports[216][0].CLK
CLOCK_50 => ports[216][1].CLK
CLOCK_50 => ports[216][2].CLK
CLOCK_50 => ports[216][3].CLK
CLOCK_50 => ports[216][4].CLK
CLOCK_50 => ports[216][5].CLK
CLOCK_50 => ports[216][6].CLK
CLOCK_50 => ports[216][7].CLK
CLOCK_50 => ports[216][8].CLK
CLOCK_50 => ports[216][9].CLK
CLOCK_50 => ports[216][10].CLK
CLOCK_50 => ports[216][11].CLK
CLOCK_50 => ports[216][12].CLK
CLOCK_50 => ports[216][13].CLK
CLOCK_50 => ports[216][14].CLK
CLOCK_50 => ports[216][15].CLK
CLOCK_50 => ports[217][0].CLK
CLOCK_50 => ports[217][1].CLK
CLOCK_50 => ports[217][2].CLK
CLOCK_50 => ports[217][3].CLK
CLOCK_50 => ports[217][4].CLK
CLOCK_50 => ports[217][5].CLK
CLOCK_50 => ports[217][6].CLK
CLOCK_50 => ports[217][7].CLK
CLOCK_50 => ports[217][8].CLK
CLOCK_50 => ports[217][9].CLK
CLOCK_50 => ports[217][10].CLK
CLOCK_50 => ports[217][11].CLK
CLOCK_50 => ports[217][12].CLK
CLOCK_50 => ports[217][13].CLK
CLOCK_50 => ports[217][14].CLK
CLOCK_50 => ports[217][15].CLK
CLOCK_50 => ports[218][0].CLK
CLOCK_50 => ports[218][1].CLK
CLOCK_50 => ports[218][2].CLK
CLOCK_50 => ports[218][3].CLK
CLOCK_50 => ports[218][4].CLK
CLOCK_50 => ports[218][5].CLK
CLOCK_50 => ports[218][6].CLK
CLOCK_50 => ports[218][7].CLK
CLOCK_50 => ports[218][8].CLK
CLOCK_50 => ports[218][9].CLK
CLOCK_50 => ports[218][10].CLK
CLOCK_50 => ports[218][11].CLK
CLOCK_50 => ports[218][12].CLK
CLOCK_50 => ports[218][13].CLK
CLOCK_50 => ports[218][14].CLK
CLOCK_50 => ports[218][15].CLK
CLOCK_50 => ports[219][0].CLK
CLOCK_50 => ports[219][1].CLK
CLOCK_50 => ports[219][2].CLK
CLOCK_50 => ports[219][3].CLK
CLOCK_50 => ports[219][4].CLK
CLOCK_50 => ports[219][5].CLK
CLOCK_50 => ports[219][6].CLK
CLOCK_50 => ports[219][7].CLK
CLOCK_50 => ports[219][8].CLK
CLOCK_50 => ports[219][9].CLK
CLOCK_50 => ports[219][10].CLK
CLOCK_50 => ports[219][11].CLK
CLOCK_50 => ports[219][12].CLK
CLOCK_50 => ports[219][13].CLK
CLOCK_50 => ports[219][14].CLK
CLOCK_50 => ports[219][15].CLK
CLOCK_50 => ports[220][0].CLK
CLOCK_50 => ports[220][1].CLK
CLOCK_50 => ports[220][2].CLK
CLOCK_50 => ports[220][3].CLK
CLOCK_50 => ports[220][4].CLK
CLOCK_50 => ports[220][5].CLK
CLOCK_50 => ports[220][6].CLK
CLOCK_50 => ports[220][7].CLK
CLOCK_50 => ports[220][8].CLK
CLOCK_50 => ports[220][9].CLK
CLOCK_50 => ports[220][10].CLK
CLOCK_50 => ports[220][11].CLK
CLOCK_50 => ports[220][12].CLK
CLOCK_50 => ports[220][13].CLK
CLOCK_50 => ports[220][14].CLK
CLOCK_50 => ports[220][15].CLK
CLOCK_50 => ports[221][0].CLK
CLOCK_50 => ports[221][1].CLK
CLOCK_50 => ports[221][2].CLK
CLOCK_50 => ports[221][3].CLK
CLOCK_50 => ports[221][4].CLK
CLOCK_50 => ports[221][5].CLK
CLOCK_50 => ports[221][6].CLK
CLOCK_50 => ports[221][7].CLK
CLOCK_50 => ports[221][8].CLK
CLOCK_50 => ports[221][9].CLK
CLOCK_50 => ports[221][10].CLK
CLOCK_50 => ports[221][11].CLK
CLOCK_50 => ports[221][12].CLK
CLOCK_50 => ports[221][13].CLK
CLOCK_50 => ports[221][14].CLK
CLOCK_50 => ports[221][15].CLK
CLOCK_50 => ports[222][0].CLK
CLOCK_50 => ports[222][1].CLK
CLOCK_50 => ports[222][2].CLK
CLOCK_50 => ports[222][3].CLK
CLOCK_50 => ports[222][4].CLK
CLOCK_50 => ports[222][5].CLK
CLOCK_50 => ports[222][6].CLK
CLOCK_50 => ports[222][7].CLK
CLOCK_50 => ports[222][8].CLK
CLOCK_50 => ports[222][9].CLK
CLOCK_50 => ports[222][10].CLK
CLOCK_50 => ports[222][11].CLK
CLOCK_50 => ports[222][12].CLK
CLOCK_50 => ports[222][13].CLK
CLOCK_50 => ports[222][14].CLK
CLOCK_50 => ports[222][15].CLK
CLOCK_50 => ports[223][0].CLK
CLOCK_50 => ports[223][1].CLK
CLOCK_50 => ports[223][2].CLK
CLOCK_50 => ports[223][3].CLK
CLOCK_50 => ports[223][4].CLK
CLOCK_50 => ports[223][5].CLK
CLOCK_50 => ports[223][6].CLK
CLOCK_50 => ports[223][7].CLK
CLOCK_50 => ports[223][8].CLK
CLOCK_50 => ports[223][9].CLK
CLOCK_50 => ports[223][10].CLK
CLOCK_50 => ports[223][11].CLK
CLOCK_50 => ports[223][12].CLK
CLOCK_50 => ports[223][13].CLK
CLOCK_50 => ports[223][14].CLK
CLOCK_50 => ports[223][15].CLK
CLOCK_50 => ports[224][0].CLK
CLOCK_50 => ports[224][1].CLK
CLOCK_50 => ports[224][2].CLK
CLOCK_50 => ports[224][3].CLK
CLOCK_50 => ports[224][4].CLK
CLOCK_50 => ports[224][5].CLK
CLOCK_50 => ports[224][6].CLK
CLOCK_50 => ports[224][7].CLK
CLOCK_50 => ports[224][8].CLK
CLOCK_50 => ports[224][9].CLK
CLOCK_50 => ports[224][10].CLK
CLOCK_50 => ports[224][11].CLK
CLOCK_50 => ports[224][12].CLK
CLOCK_50 => ports[224][13].CLK
CLOCK_50 => ports[224][14].CLK
CLOCK_50 => ports[224][15].CLK
CLOCK_50 => ports[225][0].CLK
CLOCK_50 => ports[225][1].CLK
CLOCK_50 => ports[225][2].CLK
CLOCK_50 => ports[225][3].CLK
CLOCK_50 => ports[225][4].CLK
CLOCK_50 => ports[225][5].CLK
CLOCK_50 => ports[225][6].CLK
CLOCK_50 => ports[225][7].CLK
CLOCK_50 => ports[225][8].CLK
CLOCK_50 => ports[225][9].CLK
CLOCK_50 => ports[225][10].CLK
CLOCK_50 => ports[225][11].CLK
CLOCK_50 => ports[225][12].CLK
CLOCK_50 => ports[225][13].CLK
CLOCK_50 => ports[225][14].CLK
CLOCK_50 => ports[225][15].CLK
CLOCK_50 => ports[226][0].CLK
CLOCK_50 => ports[226][1].CLK
CLOCK_50 => ports[226][2].CLK
CLOCK_50 => ports[226][3].CLK
CLOCK_50 => ports[226][4].CLK
CLOCK_50 => ports[226][5].CLK
CLOCK_50 => ports[226][6].CLK
CLOCK_50 => ports[226][7].CLK
CLOCK_50 => ports[226][8].CLK
CLOCK_50 => ports[226][9].CLK
CLOCK_50 => ports[226][10].CLK
CLOCK_50 => ports[226][11].CLK
CLOCK_50 => ports[226][12].CLK
CLOCK_50 => ports[226][13].CLK
CLOCK_50 => ports[226][14].CLK
CLOCK_50 => ports[226][15].CLK
CLOCK_50 => ports[227][0].CLK
CLOCK_50 => ports[227][1].CLK
CLOCK_50 => ports[227][2].CLK
CLOCK_50 => ports[227][3].CLK
CLOCK_50 => ports[227][4].CLK
CLOCK_50 => ports[227][5].CLK
CLOCK_50 => ports[227][6].CLK
CLOCK_50 => ports[227][7].CLK
CLOCK_50 => ports[227][8].CLK
CLOCK_50 => ports[227][9].CLK
CLOCK_50 => ports[227][10].CLK
CLOCK_50 => ports[227][11].CLK
CLOCK_50 => ports[227][12].CLK
CLOCK_50 => ports[227][13].CLK
CLOCK_50 => ports[227][14].CLK
CLOCK_50 => ports[227][15].CLK
CLOCK_50 => ports[228][0].CLK
CLOCK_50 => ports[228][1].CLK
CLOCK_50 => ports[228][2].CLK
CLOCK_50 => ports[228][3].CLK
CLOCK_50 => ports[228][4].CLK
CLOCK_50 => ports[228][5].CLK
CLOCK_50 => ports[228][6].CLK
CLOCK_50 => ports[228][7].CLK
CLOCK_50 => ports[228][8].CLK
CLOCK_50 => ports[228][9].CLK
CLOCK_50 => ports[228][10].CLK
CLOCK_50 => ports[228][11].CLK
CLOCK_50 => ports[228][12].CLK
CLOCK_50 => ports[228][13].CLK
CLOCK_50 => ports[228][14].CLK
CLOCK_50 => ports[228][15].CLK
CLOCK_50 => ports[229][0].CLK
CLOCK_50 => ports[229][1].CLK
CLOCK_50 => ports[229][2].CLK
CLOCK_50 => ports[229][3].CLK
CLOCK_50 => ports[229][4].CLK
CLOCK_50 => ports[229][5].CLK
CLOCK_50 => ports[229][6].CLK
CLOCK_50 => ports[229][7].CLK
CLOCK_50 => ports[229][8].CLK
CLOCK_50 => ports[229][9].CLK
CLOCK_50 => ports[229][10].CLK
CLOCK_50 => ports[229][11].CLK
CLOCK_50 => ports[229][12].CLK
CLOCK_50 => ports[229][13].CLK
CLOCK_50 => ports[229][14].CLK
CLOCK_50 => ports[229][15].CLK
CLOCK_50 => ports[230][0].CLK
CLOCK_50 => ports[230][1].CLK
CLOCK_50 => ports[230][2].CLK
CLOCK_50 => ports[230][3].CLK
CLOCK_50 => ports[230][4].CLK
CLOCK_50 => ports[230][5].CLK
CLOCK_50 => ports[230][6].CLK
CLOCK_50 => ports[230][7].CLK
CLOCK_50 => ports[230][8].CLK
CLOCK_50 => ports[230][9].CLK
CLOCK_50 => ports[230][10].CLK
CLOCK_50 => ports[230][11].CLK
CLOCK_50 => ports[230][12].CLK
CLOCK_50 => ports[230][13].CLK
CLOCK_50 => ports[230][14].CLK
CLOCK_50 => ports[230][15].CLK
CLOCK_50 => ports[231][0].CLK
CLOCK_50 => ports[231][1].CLK
CLOCK_50 => ports[231][2].CLK
CLOCK_50 => ports[231][3].CLK
CLOCK_50 => ports[231][4].CLK
CLOCK_50 => ports[231][5].CLK
CLOCK_50 => ports[231][6].CLK
CLOCK_50 => ports[231][7].CLK
CLOCK_50 => ports[231][8].CLK
CLOCK_50 => ports[231][9].CLK
CLOCK_50 => ports[231][10].CLK
CLOCK_50 => ports[231][11].CLK
CLOCK_50 => ports[231][12].CLK
CLOCK_50 => ports[231][13].CLK
CLOCK_50 => ports[231][14].CLK
CLOCK_50 => ports[231][15].CLK
CLOCK_50 => ports[232][0].CLK
CLOCK_50 => ports[232][1].CLK
CLOCK_50 => ports[232][2].CLK
CLOCK_50 => ports[232][3].CLK
CLOCK_50 => ports[232][4].CLK
CLOCK_50 => ports[232][5].CLK
CLOCK_50 => ports[232][6].CLK
CLOCK_50 => ports[232][7].CLK
CLOCK_50 => ports[232][8].CLK
CLOCK_50 => ports[232][9].CLK
CLOCK_50 => ports[232][10].CLK
CLOCK_50 => ports[232][11].CLK
CLOCK_50 => ports[232][12].CLK
CLOCK_50 => ports[232][13].CLK
CLOCK_50 => ports[232][14].CLK
CLOCK_50 => ports[232][15].CLK
CLOCK_50 => ports[233][0].CLK
CLOCK_50 => ports[233][1].CLK
CLOCK_50 => ports[233][2].CLK
CLOCK_50 => ports[233][3].CLK
CLOCK_50 => ports[233][4].CLK
CLOCK_50 => ports[233][5].CLK
CLOCK_50 => ports[233][6].CLK
CLOCK_50 => ports[233][7].CLK
CLOCK_50 => ports[233][8].CLK
CLOCK_50 => ports[233][9].CLK
CLOCK_50 => ports[233][10].CLK
CLOCK_50 => ports[233][11].CLK
CLOCK_50 => ports[233][12].CLK
CLOCK_50 => ports[233][13].CLK
CLOCK_50 => ports[233][14].CLK
CLOCK_50 => ports[233][15].CLK
CLOCK_50 => ports[234][0].CLK
CLOCK_50 => ports[234][1].CLK
CLOCK_50 => ports[234][2].CLK
CLOCK_50 => ports[234][3].CLK
CLOCK_50 => ports[234][4].CLK
CLOCK_50 => ports[234][5].CLK
CLOCK_50 => ports[234][6].CLK
CLOCK_50 => ports[234][7].CLK
CLOCK_50 => ports[234][8].CLK
CLOCK_50 => ports[234][9].CLK
CLOCK_50 => ports[234][10].CLK
CLOCK_50 => ports[234][11].CLK
CLOCK_50 => ports[234][12].CLK
CLOCK_50 => ports[234][13].CLK
CLOCK_50 => ports[234][14].CLK
CLOCK_50 => ports[234][15].CLK
CLOCK_50 => ports[235][0].CLK
CLOCK_50 => ports[235][1].CLK
CLOCK_50 => ports[235][2].CLK
CLOCK_50 => ports[235][3].CLK
CLOCK_50 => ports[235][4].CLK
CLOCK_50 => ports[235][5].CLK
CLOCK_50 => ports[235][6].CLK
CLOCK_50 => ports[235][7].CLK
CLOCK_50 => ports[235][8].CLK
CLOCK_50 => ports[235][9].CLK
CLOCK_50 => ports[235][10].CLK
CLOCK_50 => ports[235][11].CLK
CLOCK_50 => ports[235][12].CLK
CLOCK_50 => ports[235][13].CLK
CLOCK_50 => ports[235][14].CLK
CLOCK_50 => ports[235][15].CLK
CLOCK_50 => ports[236][0].CLK
CLOCK_50 => ports[236][1].CLK
CLOCK_50 => ports[236][2].CLK
CLOCK_50 => ports[236][3].CLK
CLOCK_50 => ports[236][4].CLK
CLOCK_50 => ports[236][5].CLK
CLOCK_50 => ports[236][6].CLK
CLOCK_50 => ports[236][7].CLK
CLOCK_50 => ports[236][8].CLK
CLOCK_50 => ports[236][9].CLK
CLOCK_50 => ports[236][10].CLK
CLOCK_50 => ports[236][11].CLK
CLOCK_50 => ports[236][12].CLK
CLOCK_50 => ports[236][13].CLK
CLOCK_50 => ports[236][14].CLK
CLOCK_50 => ports[236][15].CLK
CLOCK_50 => ports[237][0].CLK
CLOCK_50 => ports[237][1].CLK
CLOCK_50 => ports[237][2].CLK
CLOCK_50 => ports[237][3].CLK
CLOCK_50 => ports[237][4].CLK
CLOCK_50 => ports[237][5].CLK
CLOCK_50 => ports[237][6].CLK
CLOCK_50 => ports[237][7].CLK
CLOCK_50 => ports[237][8].CLK
CLOCK_50 => ports[237][9].CLK
CLOCK_50 => ports[237][10].CLK
CLOCK_50 => ports[237][11].CLK
CLOCK_50 => ports[237][12].CLK
CLOCK_50 => ports[237][13].CLK
CLOCK_50 => ports[237][14].CLK
CLOCK_50 => ports[237][15].CLK
CLOCK_50 => ports[238][0].CLK
CLOCK_50 => ports[238][1].CLK
CLOCK_50 => ports[238][2].CLK
CLOCK_50 => ports[238][3].CLK
CLOCK_50 => ports[238][4].CLK
CLOCK_50 => ports[238][5].CLK
CLOCK_50 => ports[238][6].CLK
CLOCK_50 => ports[238][7].CLK
CLOCK_50 => ports[238][8].CLK
CLOCK_50 => ports[238][9].CLK
CLOCK_50 => ports[238][10].CLK
CLOCK_50 => ports[238][11].CLK
CLOCK_50 => ports[238][12].CLK
CLOCK_50 => ports[238][13].CLK
CLOCK_50 => ports[238][14].CLK
CLOCK_50 => ports[238][15].CLK
CLOCK_50 => ports[239][0].CLK
CLOCK_50 => ports[239][1].CLK
CLOCK_50 => ports[239][2].CLK
CLOCK_50 => ports[239][3].CLK
CLOCK_50 => ports[239][4].CLK
CLOCK_50 => ports[239][5].CLK
CLOCK_50 => ports[239][6].CLK
CLOCK_50 => ports[239][7].CLK
CLOCK_50 => ports[239][8].CLK
CLOCK_50 => ports[239][9].CLK
CLOCK_50 => ports[239][10].CLK
CLOCK_50 => ports[239][11].CLK
CLOCK_50 => ports[239][12].CLK
CLOCK_50 => ports[239][13].CLK
CLOCK_50 => ports[239][14].CLK
CLOCK_50 => ports[239][15].CLK
CLOCK_50 => ports[240][0].CLK
CLOCK_50 => ports[240][1].CLK
CLOCK_50 => ports[240][2].CLK
CLOCK_50 => ports[240][3].CLK
CLOCK_50 => ports[240][4].CLK
CLOCK_50 => ports[240][5].CLK
CLOCK_50 => ports[240][6].CLK
CLOCK_50 => ports[240][7].CLK
CLOCK_50 => ports[240][8].CLK
CLOCK_50 => ports[240][9].CLK
CLOCK_50 => ports[240][10].CLK
CLOCK_50 => ports[240][11].CLK
CLOCK_50 => ports[240][12].CLK
CLOCK_50 => ports[240][13].CLK
CLOCK_50 => ports[240][14].CLK
CLOCK_50 => ports[240][15].CLK
CLOCK_50 => ports[241][0].CLK
CLOCK_50 => ports[241][1].CLK
CLOCK_50 => ports[241][2].CLK
CLOCK_50 => ports[241][3].CLK
CLOCK_50 => ports[241][4].CLK
CLOCK_50 => ports[241][5].CLK
CLOCK_50 => ports[241][6].CLK
CLOCK_50 => ports[241][7].CLK
CLOCK_50 => ports[241][8].CLK
CLOCK_50 => ports[241][9].CLK
CLOCK_50 => ports[241][10].CLK
CLOCK_50 => ports[241][11].CLK
CLOCK_50 => ports[241][12].CLK
CLOCK_50 => ports[241][13].CLK
CLOCK_50 => ports[241][14].CLK
CLOCK_50 => ports[241][15].CLK
CLOCK_50 => ports[242][0].CLK
CLOCK_50 => ports[242][1].CLK
CLOCK_50 => ports[242][2].CLK
CLOCK_50 => ports[242][3].CLK
CLOCK_50 => ports[242][4].CLK
CLOCK_50 => ports[242][5].CLK
CLOCK_50 => ports[242][6].CLK
CLOCK_50 => ports[242][7].CLK
CLOCK_50 => ports[242][8].CLK
CLOCK_50 => ports[242][9].CLK
CLOCK_50 => ports[242][10].CLK
CLOCK_50 => ports[242][11].CLK
CLOCK_50 => ports[242][12].CLK
CLOCK_50 => ports[242][13].CLK
CLOCK_50 => ports[242][14].CLK
CLOCK_50 => ports[242][15].CLK
CLOCK_50 => ports[243][0].CLK
CLOCK_50 => ports[243][1].CLK
CLOCK_50 => ports[243][2].CLK
CLOCK_50 => ports[243][3].CLK
CLOCK_50 => ports[243][4].CLK
CLOCK_50 => ports[243][5].CLK
CLOCK_50 => ports[243][6].CLK
CLOCK_50 => ports[243][7].CLK
CLOCK_50 => ports[243][8].CLK
CLOCK_50 => ports[243][9].CLK
CLOCK_50 => ports[243][10].CLK
CLOCK_50 => ports[243][11].CLK
CLOCK_50 => ports[243][12].CLK
CLOCK_50 => ports[243][13].CLK
CLOCK_50 => ports[243][14].CLK
CLOCK_50 => ports[243][15].CLK
CLOCK_50 => ports[244][0].CLK
CLOCK_50 => ports[244][1].CLK
CLOCK_50 => ports[244][2].CLK
CLOCK_50 => ports[244][3].CLK
CLOCK_50 => ports[244][4].CLK
CLOCK_50 => ports[244][5].CLK
CLOCK_50 => ports[244][6].CLK
CLOCK_50 => ports[244][7].CLK
CLOCK_50 => ports[244][8].CLK
CLOCK_50 => ports[244][9].CLK
CLOCK_50 => ports[244][10].CLK
CLOCK_50 => ports[244][11].CLK
CLOCK_50 => ports[244][12].CLK
CLOCK_50 => ports[244][13].CLK
CLOCK_50 => ports[244][14].CLK
CLOCK_50 => ports[244][15].CLK
CLOCK_50 => ports[245][0].CLK
CLOCK_50 => ports[245][1].CLK
CLOCK_50 => ports[245][2].CLK
CLOCK_50 => ports[245][3].CLK
CLOCK_50 => ports[245][4].CLK
CLOCK_50 => ports[245][5].CLK
CLOCK_50 => ports[245][6].CLK
CLOCK_50 => ports[245][7].CLK
CLOCK_50 => ports[245][8].CLK
CLOCK_50 => ports[245][9].CLK
CLOCK_50 => ports[245][10].CLK
CLOCK_50 => ports[245][11].CLK
CLOCK_50 => ports[245][12].CLK
CLOCK_50 => ports[245][13].CLK
CLOCK_50 => ports[245][14].CLK
CLOCK_50 => ports[245][15].CLK
CLOCK_50 => ports[246][0].CLK
CLOCK_50 => ports[246][1].CLK
CLOCK_50 => ports[246][2].CLK
CLOCK_50 => ports[246][3].CLK
CLOCK_50 => ports[246][4].CLK
CLOCK_50 => ports[246][5].CLK
CLOCK_50 => ports[246][6].CLK
CLOCK_50 => ports[246][7].CLK
CLOCK_50 => ports[246][8].CLK
CLOCK_50 => ports[246][9].CLK
CLOCK_50 => ports[246][10].CLK
CLOCK_50 => ports[246][11].CLK
CLOCK_50 => ports[246][12].CLK
CLOCK_50 => ports[246][13].CLK
CLOCK_50 => ports[246][14].CLK
CLOCK_50 => ports[246][15].CLK
CLOCK_50 => ports[247][0].CLK
CLOCK_50 => ports[247][1].CLK
CLOCK_50 => ports[247][2].CLK
CLOCK_50 => ports[247][3].CLK
CLOCK_50 => ports[247][4].CLK
CLOCK_50 => ports[247][5].CLK
CLOCK_50 => ports[247][6].CLK
CLOCK_50 => ports[247][7].CLK
CLOCK_50 => ports[247][8].CLK
CLOCK_50 => ports[247][9].CLK
CLOCK_50 => ports[247][10].CLK
CLOCK_50 => ports[247][11].CLK
CLOCK_50 => ports[247][12].CLK
CLOCK_50 => ports[247][13].CLK
CLOCK_50 => ports[247][14].CLK
CLOCK_50 => ports[247][15].CLK
CLOCK_50 => ports[248][0].CLK
CLOCK_50 => ports[248][1].CLK
CLOCK_50 => ports[248][2].CLK
CLOCK_50 => ports[248][3].CLK
CLOCK_50 => ports[248][4].CLK
CLOCK_50 => ports[248][5].CLK
CLOCK_50 => ports[248][6].CLK
CLOCK_50 => ports[248][7].CLK
CLOCK_50 => ports[248][8].CLK
CLOCK_50 => ports[248][9].CLK
CLOCK_50 => ports[248][10].CLK
CLOCK_50 => ports[248][11].CLK
CLOCK_50 => ports[248][12].CLK
CLOCK_50 => ports[248][13].CLK
CLOCK_50 => ports[248][14].CLK
CLOCK_50 => ports[248][15].CLK
CLOCK_50 => ports[249][0].CLK
CLOCK_50 => ports[249][1].CLK
CLOCK_50 => ports[249][2].CLK
CLOCK_50 => ports[249][3].CLK
CLOCK_50 => ports[249][4].CLK
CLOCK_50 => ports[249][5].CLK
CLOCK_50 => ports[249][6].CLK
CLOCK_50 => ports[249][7].CLK
CLOCK_50 => ports[249][8].CLK
CLOCK_50 => ports[249][9].CLK
CLOCK_50 => ports[249][10].CLK
CLOCK_50 => ports[249][11].CLK
CLOCK_50 => ports[249][12].CLK
CLOCK_50 => ports[249][13].CLK
CLOCK_50 => ports[249][14].CLK
CLOCK_50 => ports[249][15].CLK
CLOCK_50 => ports[250][0].CLK
CLOCK_50 => ports[250][1].CLK
CLOCK_50 => ports[250][2].CLK
CLOCK_50 => ports[250][3].CLK
CLOCK_50 => ports[250][4].CLK
CLOCK_50 => ports[250][5].CLK
CLOCK_50 => ports[250][6].CLK
CLOCK_50 => ports[250][7].CLK
CLOCK_50 => ports[250][8].CLK
CLOCK_50 => ports[250][9].CLK
CLOCK_50 => ports[250][10].CLK
CLOCK_50 => ports[250][11].CLK
CLOCK_50 => ports[250][12].CLK
CLOCK_50 => ports[250][13].CLK
CLOCK_50 => ports[250][14].CLK
CLOCK_50 => ports[250][15].CLK
CLOCK_50 => ports[251][0].CLK
CLOCK_50 => ports[251][1].CLK
CLOCK_50 => ports[251][2].CLK
CLOCK_50 => ports[251][3].CLK
CLOCK_50 => ports[251][4].CLK
CLOCK_50 => ports[251][5].CLK
CLOCK_50 => ports[251][6].CLK
CLOCK_50 => ports[251][7].CLK
CLOCK_50 => ports[251][8].CLK
CLOCK_50 => ports[251][9].CLK
CLOCK_50 => ports[251][10].CLK
CLOCK_50 => ports[251][11].CLK
CLOCK_50 => ports[251][12].CLK
CLOCK_50 => ports[251][13].CLK
CLOCK_50 => ports[251][14].CLK
CLOCK_50 => ports[251][15].CLK
CLOCK_50 => ports[252][0].CLK
CLOCK_50 => ports[252][1].CLK
CLOCK_50 => ports[252][2].CLK
CLOCK_50 => ports[252][3].CLK
CLOCK_50 => ports[252][4].CLK
CLOCK_50 => ports[252][5].CLK
CLOCK_50 => ports[252][6].CLK
CLOCK_50 => ports[252][7].CLK
CLOCK_50 => ports[252][8].CLK
CLOCK_50 => ports[252][9].CLK
CLOCK_50 => ports[252][10].CLK
CLOCK_50 => ports[252][11].CLK
CLOCK_50 => ports[252][12].CLK
CLOCK_50 => ports[252][13].CLK
CLOCK_50 => ports[252][14].CLK
CLOCK_50 => ports[252][15].CLK
CLOCK_50 => ports[253][0].CLK
CLOCK_50 => ports[253][1].CLK
CLOCK_50 => ports[253][2].CLK
CLOCK_50 => ports[253][3].CLK
CLOCK_50 => ports[253][4].CLK
CLOCK_50 => ports[253][5].CLK
CLOCK_50 => ports[253][6].CLK
CLOCK_50 => ports[253][7].CLK
CLOCK_50 => ports[253][8].CLK
CLOCK_50 => ports[253][9].CLK
CLOCK_50 => ports[253][10].CLK
CLOCK_50 => ports[253][11].CLK
CLOCK_50 => ports[253][12].CLK
CLOCK_50 => ports[253][13].CLK
CLOCK_50 => ports[253][14].CLK
CLOCK_50 => ports[253][15].CLK
CLOCK_50 => ports[254][0].CLK
CLOCK_50 => ports[254][1].CLK
CLOCK_50 => ports[254][2].CLK
CLOCK_50 => ports[254][3].CLK
CLOCK_50 => ports[254][4].CLK
CLOCK_50 => ports[254][5].CLK
CLOCK_50 => ports[254][6].CLK
CLOCK_50 => ports[254][7].CLK
CLOCK_50 => ports[254][8].CLK
CLOCK_50 => ports[254][9].CLK
CLOCK_50 => ports[254][10].CLK
CLOCK_50 => ports[254][11].CLK
CLOCK_50 => ports[254][12].CLK
CLOCK_50 => ports[254][13].CLK
CLOCK_50 => ports[254][14].CLK
CLOCK_50 => ports[254][15].CLK
CLOCK_50 => ports[255][0].CLK
CLOCK_50 => ports[255][1].CLK
CLOCK_50 => ports[255][2].CLK
CLOCK_50 => ports[255][3].CLK
CLOCK_50 => ports[255][4].CLK
CLOCK_50 => ports[255][5].CLK
CLOCK_50 => ports[255][6].CLK
CLOCK_50 => ports[255][7].CLK
CLOCK_50 => ports[255][8].CLK
CLOCK_50 => ports[255][9].CLK
CLOCK_50 => ports[255][10].CLK
CLOCK_50 => ports[255][11].CLK
CLOCK_50 => ports[255][12].CLK
CLOCK_50 => ports[255][13].CLK
CLOCK_50 => ports[255][14].CLK
CLOCK_50 => ports[255][15].CLK
CLOCK_50 => bus_ms_to_count[0].CLK
CLOCK_50 => bus_ms_to_count[1].CLK
CLOCK_50 => bus_ms_to_count[2].CLK
CLOCK_50 => bus_ms_to_count[3].CLK
CLOCK_50 => bus_ms_to_count[4].CLK
CLOCK_50 => bus_ms_to_count[5].CLK
CLOCK_50 => bus_ms_to_count[6].CLK
CLOCK_50 => bus_ms_to_count[7].CLK
CLOCK_50 => bus_ms_to_count[8].CLK
CLOCK_50 => bus_ms_to_count[9].CLK
CLOCK_50 => bus_ms_to_count[10].CLK
CLOCK_50 => bus_ms_to_count[11].CLK
CLOCK_50 => bus_ms_to_count[12].CLK
CLOCK_50 => bus_ms_to_count[13].CLK
CLOCK_50 => bus_ms_to_count[14].CLK
CLOCK_50 => bus_ms_to_count[15].CLK
CLOCK_50 => clear_char_bus.CLK
CLOCK_50 => input_controllers:input_controllers0.clk
CLOCK_50 => counter_ms:counter_ms0.CLOCK_50
inta => interrupt_controller:interrupt_controller0.inta
intr <= interrupt_controller:interrupt_controller0.intr
addr_io[0] => Mux0.IN7
addr_io[0] => Mux1.IN7
addr_io[0] => Mux2.IN7
addr_io[0] => Mux3.IN7
addr_io[0] => Mux4.IN7
addr_io[0] => Mux5.IN7
addr_io[0] => Mux6.IN7
addr_io[0] => Mux7.IN7
addr_io[0] => Mux8.IN7
addr_io[0] => Mux9.IN7
addr_io[0] => Mux10.IN7
addr_io[0] => Mux11.IN7
addr_io[0] => Mux12.IN7
addr_io[0] => Mux13.IN7
addr_io[0] => Mux14.IN7
addr_io[0] => Mux15.IN7
addr_io[0] => Equal0.IN15
addr_io[0] => Equal1.IN15
addr_io[0] => Equal2.IN15
addr_io[0] => Equal3.IN15
addr_io[0] => Equal4.IN15
addr_io[0] => Decoder0.IN7
addr_io[0] => Equal5.IN15
addr_io[1] => Mux0.IN6
addr_io[1] => Mux1.IN6
addr_io[1] => Mux2.IN6
addr_io[1] => Mux3.IN6
addr_io[1] => Mux4.IN6
addr_io[1] => Mux5.IN6
addr_io[1] => Mux6.IN6
addr_io[1] => Mux7.IN6
addr_io[1] => Mux8.IN6
addr_io[1] => Mux9.IN6
addr_io[1] => Mux10.IN6
addr_io[1] => Mux11.IN6
addr_io[1] => Mux12.IN6
addr_io[1] => Mux13.IN6
addr_io[1] => Mux14.IN6
addr_io[1] => Mux15.IN6
addr_io[1] => Equal0.IN14
addr_io[1] => Equal1.IN14
addr_io[1] => Equal2.IN14
addr_io[1] => Equal3.IN14
addr_io[1] => Equal4.IN14
addr_io[1] => Decoder0.IN6
addr_io[1] => Equal5.IN14
addr_io[2] => Mux0.IN5
addr_io[2] => Mux1.IN5
addr_io[2] => Mux2.IN5
addr_io[2] => Mux3.IN5
addr_io[2] => Mux4.IN5
addr_io[2] => Mux5.IN5
addr_io[2] => Mux6.IN5
addr_io[2] => Mux7.IN5
addr_io[2] => Mux8.IN5
addr_io[2] => Mux9.IN5
addr_io[2] => Mux10.IN5
addr_io[2] => Mux11.IN5
addr_io[2] => Mux12.IN5
addr_io[2] => Mux13.IN5
addr_io[2] => Mux14.IN5
addr_io[2] => Mux15.IN5
addr_io[2] => Equal0.IN13
addr_io[2] => Equal1.IN13
addr_io[2] => Equal2.IN13
addr_io[2] => Equal3.IN13
addr_io[2] => Equal4.IN13
addr_io[2] => Decoder0.IN5
addr_io[2] => Equal5.IN13
addr_io[3] => Mux0.IN4
addr_io[3] => Mux1.IN4
addr_io[3] => Mux2.IN4
addr_io[3] => Mux3.IN4
addr_io[3] => Mux4.IN4
addr_io[3] => Mux5.IN4
addr_io[3] => Mux6.IN4
addr_io[3] => Mux7.IN4
addr_io[3] => Mux8.IN4
addr_io[3] => Mux9.IN4
addr_io[3] => Mux10.IN4
addr_io[3] => Mux11.IN4
addr_io[3] => Mux12.IN4
addr_io[3] => Mux13.IN4
addr_io[3] => Mux14.IN4
addr_io[3] => Mux15.IN4
addr_io[3] => Equal0.IN12
addr_io[3] => Equal1.IN12
addr_io[3] => Equal2.IN12
addr_io[3] => Equal3.IN12
addr_io[3] => Equal4.IN12
addr_io[3] => Decoder0.IN4
addr_io[3] => Equal5.IN12
addr_io[4] => Mux0.IN3
addr_io[4] => Mux1.IN3
addr_io[4] => Mux2.IN3
addr_io[4] => Mux3.IN3
addr_io[4] => Mux4.IN3
addr_io[4] => Mux5.IN3
addr_io[4] => Mux6.IN3
addr_io[4] => Mux7.IN3
addr_io[4] => Mux8.IN3
addr_io[4] => Mux9.IN3
addr_io[4] => Mux10.IN3
addr_io[4] => Mux11.IN3
addr_io[4] => Mux12.IN3
addr_io[4] => Mux13.IN3
addr_io[4] => Mux14.IN3
addr_io[4] => Mux15.IN3
addr_io[4] => Equal0.IN11
addr_io[4] => Equal1.IN11
addr_io[4] => Equal2.IN11
addr_io[4] => Equal3.IN11
addr_io[4] => Equal4.IN11
addr_io[4] => Decoder0.IN3
addr_io[4] => Equal5.IN11
addr_io[5] => Mux0.IN2
addr_io[5] => Mux1.IN2
addr_io[5] => Mux2.IN2
addr_io[5] => Mux3.IN2
addr_io[5] => Mux4.IN2
addr_io[5] => Mux5.IN2
addr_io[5] => Mux6.IN2
addr_io[5] => Mux7.IN2
addr_io[5] => Mux8.IN2
addr_io[5] => Mux9.IN2
addr_io[5] => Mux10.IN2
addr_io[5] => Mux11.IN2
addr_io[5] => Mux12.IN2
addr_io[5] => Mux13.IN2
addr_io[5] => Mux14.IN2
addr_io[5] => Mux15.IN2
addr_io[5] => Equal0.IN10
addr_io[5] => Equal1.IN10
addr_io[5] => Equal2.IN10
addr_io[5] => Equal3.IN10
addr_io[5] => Equal4.IN10
addr_io[5] => Decoder0.IN2
addr_io[5] => Equal5.IN10
addr_io[6] => Mux0.IN1
addr_io[6] => Mux1.IN1
addr_io[6] => Mux2.IN1
addr_io[6] => Mux3.IN1
addr_io[6] => Mux4.IN1
addr_io[6] => Mux5.IN1
addr_io[6] => Mux6.IN1
addr_io[6] => Mux7.IN1
addr_io[6] => Mux8.IN1
addr_io[6] => Mux9.IN1
addr_io[6] => Mux10.IN1
addr_io[6] => Mux11.IN1
addr_io[6] => Mux12.IN1
addr_io[6] => Mux13.IN1
addr_io[6] => Mux14.IN1
addr_io[6] => Mux15.IN1
addr_io[6] => Equal0.IN9
addr_io[6] => Equal1.IN9
addr_io[6] => Equal2.IN9
addr_io[6] => Equal3.IN9
addr_io[6] => Equal4.IN9
addr_io[6] => Decoder0.IN1
addr_io[6] => Equal5.IN9
addr_io[7] => Mux0.IN0
addr_io[7] => Mux1.IN0
addr_io[7] => Mux2.IN0
addr_io[7] => Mux3.IN0
addr_io[7] => Mux4.IN0
addr_io[7] => Mux5.IN0
addr_io[7] => Mux6.IN0
addr_io[7] => Mux7.IN0
addr_io[7] => Mux8.IN0
addr_io[7] => Mux9.IN0
addr_io[7] => Mux10.IN0
addr_io[7] => Mux11.IN0
addr_io[7] => Mux12.IN0
addr_io[7] => Mux13.IN0
addr_io[7] => Mux14.IN0
addr_io[7] => Mux15.IN0
addr_io[7] => Equal0.IN8
addr_io[7] => Equal1.IN8
addr_io[7] => Equal2.IN8
addr_io[7] => Equal3.IN8
addr_io[7] => Equal4.IN8
addr_io[7] => Decoder0.IN0
addr_io[7] => Equal5.IN8
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => bus_ms_to_count[0].DATAIN
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => bus_ms_to_count[1].DATAIN
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => bus_ms_to_count[2].DATAIN
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => bus_ms_to_count[3].DATAIN
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => bus_ms_to_count[4].DATAIN
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => bus_ms_to_count[5].DATAIN
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => bus_ms_to_count[6].DATAIN
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => bus_ms_to_count[7].DATAIN
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => bus_ms_to_count[8].DATAIN
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => bus_ms_to_count[9].DATAIN
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => bus_ms_to_count[10].DATAIN
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => bus_ms_to_count[11].DATAIN
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => bus_ms_to_count[12].DATAIN
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => bus_ms_to_count[13].DATAIN
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => bus_ms_to_count[14].DATAIN
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => bus_ms_to_count[15].DATAIN
rd_io[0] <= rd_io[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[1] <= rd_io[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[2] <= rd_io[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[3] <= rd_io[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[4] <= rd_io[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[5] <= rd_io[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[6] <= rd_io[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[7] <= rd_io[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[8] <= rd_io[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[9] <= rd_io[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[10] <= rd_io[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[11] <= rd_io[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[12] <= rd_io[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[13] <= rd_io[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[14] <= rd_io[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[15] <= rd_io[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_out => process_0.IN1
wr_out => process_0.IN1
wr_out => process_0.IN1
wr_out => ms_counter_we.DATAB
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io[15].IN1
ps2_clk <> input_controllers:input_controllers0.ps2_clk
ps2_data <> input_controllers:input_controllers0.ps2_data
led_verdes[0] <= ports[5][0].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[1] <= ports[5][1].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[2] <= ports[5][2].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[3] <= ports[5][3].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[4] <= ports[5][4].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[5] <= ports[5][5].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[6] <= ports[5][6].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[7] <= ports[5][7].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[0] <= ports[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[1] <= ports[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[2] <= ports[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[3] <= ports[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[4] <= ports[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[5] <= ports[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[6] <= ports[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[7] <= ports[6][7].DB_MAX_OUTPUT_PORT_TYPE
display[0] <= ports[10][0].DB_MAX_OUTPUT_PORT_TYPE
display[1] <= ports[10][1].DB_MAX_OUTPUT_PORT_TYPE
display[2] <= ports[10][2].DB_MAX_OUTPUT_PORT_TYPE
display[3] <= ports[10][3].DB_MAX_OUTPUT_PORT_TYPE
display[4] <= ports[10][4].DB_MAX_OUTPUT_PORT_TYPE
display[5] <= ports[10][5].DB_MAX_OUTPUT_PORT_TYPE
display[6] <= ports[10][6].DB_MAX_OUTPUT_PORT_TYPE
display[7] <= ports[10][7].DB_MAX_OUTPUT_PORT_TYPE
display[8] <= ports[10][8].DB_MAX_OUTPUT_PORT_TYPE
display[9] <= ports[10][9].DB_MAX_OUTPUT_PORT_TYPE
display[10] <= ports[10][10].DB_MAX_OUTPUT_PORT_TYPE
display[11] <= ports[10][11].DB_MAX_OUTPUT_PORT_TYPE
display[12] <= ports[10][12].DB_MAX_OUTPUT_PORT_TYPE
display[13] <= ports[10][13].DB_MAX_OUTPUT_PORT_TYPE
display[14] <= ports[10][14].DB_MAX_OUTPUT_PORT_TYPE
display[15] <= ports[10][15].DB_MAX_OUTPUT_PORT_TYPE
power_display[0] <= ports[9][0].DB_MAX_OUTPUT_PORT_TYPE
power_display[1] <= ports[9][1].DB_MAX_OUTPUT_PORT_TYPE
power_display[2] <= ports[9][2].DB_MAX_OUTPUT_PORT_TYPE
power_display[3] <= ports[9][3].DB_MAX_OUTPUT_PORT_TYPE
keys[0] => input_controllers:input_controllers0.keys[0]
keys[1] => input_controllers:input_controllers0.keys[1]
keys[2] => input_controllers:input_controllers0.keys[2]
keys[3] => input_controllers:input_controllers0.keys[3]
switches[0] => input_controllers:input_controllers0.switches[0]
switches[1] => input_controllers:input_controllers0.switches[1]
switches[2] => input_controllers:input_controllers0.switches[2]
switches[3] => input_controllers:input_controllers0.switches[3]
switches[4] => input_controllers:input_controllers0.switches[4]
switches[5] => input_controllers:input_controllers0.switches[5]
switches[6] => input_controllers:input_controllers0.switches[6]
switches[7] => input_controllers:input_controllers0.switches[7]
vga_cursor[0] <= <GND>
vga_cursor[1] <= <GND>
vga_cursor[2] <= <GND>
vga_cursor[3] <= <GND>
vga_cursor[4] <= <GND>
vga_cursor[5] <= <GND>
vga_cursor[6] <= <GND>
vga_cursor[7] <= <GND>
vga_cursor[8] <= <GND>
vga_cursor[9] <= <GND>
vga_cursor[10] <= <GND>
vga_cursor[11] <= <GND>
vga_cursor[12] <= <GND>
vga_cursor[13] <= <GND>
vga_cursor[14] <= <GND>
vga_cursor[15] <= <GND>
vga_cursor_enable <= <GND>


|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0
boot => ~NO_FANOUT~
clk => ~NO_FANOUT~
inta => bus_timer_inta.DATAB
inta => bus_key_inta.DATAB
inta => bus_switch_inta.DATAB
inta => bus_ps2_inta.DATAB
inta => control_dec[0].CLK
inta => control_dec[1].CLK
inta => control_dec[2].CLK
inta => control_dec[3].CLK
inta => intr.IN1
key_intr => intr.IN0
key_intr => control_dec[2].DATAIN
ps2_intr => intr.IN1
ps2_intr => control_dec[0].DATAIN
switch_intr => intr.IN1
switch_intr => control_dec[1].DATAIN
timer_intr => intr.IN1
timer_intr => control_dec[3].DATAIN
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
key_inta <= bus_key_inta.DB_MAX_OUTPUT_PORT_TYPE
ps2_inta <= bus_ps2_inta.DB_MAX_OUTPUT_PORT_TYPE
switch_inta <= bus_switch_inta.DB_MAX_OUTPUT_PORT_TYPE
timer_inta <= bus_timer_inta.DB_MAX_OUTPUT_PORT_TYPE
iid[0] <= iid[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
iid[1] <= iid[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
iid[2] <= <GND>
iid[3] <= <GND>
iid[4] <= <GND>
iid[5] <= <GND>
iid[6] <= <GND>
iid[7] <= <GND>


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0
boot => keyboard_controller_intr:keyboard_controller_intr0.reset
boot => pulsadores:pulsadores0.boot
boot => interruptores:interruptores0.boot
boot => timer:timer0.boot
clk => keyboard_controller_intr:keyboard_controller_intr0.clk
clk => pulsadores:pulsadores0.clk
clk => interruptores:interruptores0.clk
clk => timer:timer0.CLOCK_50
pulsadores_inta => pulsadores:pulsadores0.inta
switches_inta => interruptores:interruptores0.inta
ps2_inta => keyboard_controller_intr:keyboard_controller_intr0.inta
timer_inta => timer:timer0.inta
keys[0] => pulsadores:pulsadores0.keys[0]
keys[1] => pulsadores:pulsadores0.keys[1]
keys[2] => pulsadores:pulsadores0.keys[2]
keys[3] => pulsadores:pulsadores0.keys[3]
switches[0] => interruptores:interruptores0.switches[0]
switches[1] => interruptores:interruptores0.switches[1]
switches[2] => interruptores:interruptores0.switches[2]
switches[3] => interruptores:interruptores0.switches[3]
switches[4] => interruptores:interruptores0.switches[4]
switches[5] => interruptores:interruptores0.switches[5]
switches[6] => interruptores:interruptores0.switches[6]
switches[7] => interruptores:interruptores0.switches[7]
ps2_clk <> keyboard_controller_intr:keyboard_controller_intr0.ps2_clk
ps2_data <> keyboard_controller_intr:keyboard_controller_intr0.ps2_data
clear_char => keyboard_controller_intr:keyboard_controller_intr0.clear_char
read_char[0] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[0]
read_char[1] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[1]
read_char[2] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[2]
read_char[3] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[3]
read_char[4] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[4]
read_char[5] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[5]
read_char[6] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[6]
read_char[7] <= keyboard_controller_intr:keyboard_controller_intr0.read_char[7]
data_ready <= keyboard_controller_intr:keyboard_controller_intr0.data_ready
pulsadores_intr <= pulsadores:pulsadores0.intr
switches_intr <= interruptores:interruptores0.intr
ps2_intr <= keyboard_controller_intr:keyboard_controller_intr0.intr
timer_intr <= timer:timer0.intr
rd_key[0] <= pulsadores:pulsadores0.rd_key[0]
rd_key[1] <= pulsadores:pulsadores0.rd_key[1]
rd_key[2] <= pulsadores:pulsadores0.rd_key[2]
rd_key[3] <= pulsadores:pulsadores0.rd_key[3]
rd_sw[0] <= interruptores:interruptores0.rd_sw[0]
rd_sw[1] <= interruptores:interruptores0.rd_sw[1]
rd_sw[2] <= interruptores:interruptores0.rd_sw[2]
rd_sw[3] <= interruptores:interruptores0.rd_sw[3]
rd_sw[4] <= interruptores:interruptores0.rd_sw[4]
rd_sw[5] <= interruptores:interruptores0.rd_sw[5]
rd_sw[6] <= interruptores:interruptores0.rd_sw[6]
rd_sw[7] <= interruptores:interruptores0.rd_sw[7]


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0
clk => keyboard_controller:keyboard_controller0.clk
clk => intr~reg0.CLK
reset => keyboard_controller:keyboard_controller0.reset
reset => intr~reg0.ACLR
ps2_clk <> keyboard_controller:keyboard_controller0.ps2_clk
ps2_data <> keyboard_controller:keyboard_controller0.ps2_data
read_char[0] <= keyboard_controller:keyboard_controller0.read_char[0]
read_char[1] <= keyboard_controller:keyboard_controller0.read_char[1]
read_char[2] <= keyboard_controller:keyboard_controller0.read_char[2]
read_char[3] <= keyboard_controller:keyboard_controller0.read_char[3]
read_char[4] <= keyboard_controller:keyboard_controller0.read_char[4]
read_char[5] <= keyboard_controller:keyboard_controller0.read_char[5]
read_char[6] <= keyboard_controller:keyboard_controller0.read_char[6]
read_char[7] <= keyboard_controller:keyboard_controller0.read_char[7]
clear_char => bus_acknoledge.IN0
data_ready <= keyboard_controller:keyboard_controller0.data_ready
intr <= intr~reg0.DB_MAX_OUTPUT_PORT_TYPE
inta => bus_acknoledge.IN1


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0
clk => ps2_keyboard_interface:k0.clk
clk => read_char[0]~reg0.CLK
clk => read_char[1]~reg0.CLK
clk => read_char[2]~reg0.CLK
clk => read_char[3]~reg0.CLK
clk => read_char[4]~reg0.CLK
clk => read_char[5]~reg0.CLK
clk => read_char[6]~reg0.CLK
clk => read_char[7]~reg0.CLK
clk => data_ready~reg0.CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => ps2_keyboard_interface:k0.reset
ps2_clk <> ps2_keyboard_interface:k0.ps2_clk
ps2_data <> ps2_keyboard_interface:k0.ps2_data
read_char[0] <= read_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[1] <= read_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[2] <= read_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[3] <= read_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[4] <= read_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[5] <= read_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[6] <= read_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[7] <= read_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_char => state.OUTPUTSELECT
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => process_5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => process_9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk <> ps2_clk
ps2_data <> ps2_data
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on_xhdl0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= m2_state.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAA
tx_data[0] => rtn.IN1
tx_data[0] => q.DATAB
tx_data[1] => rtn.IN1
tx_data[1] => q.DATAB
tx_data[2] => rtn.IN1
tx_data[2] => q.DATAB
tx_data[3] => rtn.IN1
tx_data[3] => q.DATAB
tx_data[4] => rtn.IN1
tx_data[4] => q.DATAB
tx_data[5] => rtn.IN1
tx_data[5] => q.DATAB
tx_data[6] => rtn.IN0
tx_data[6] => q.DATAB
tx_data[7] => rtn.IN1
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.m1_tx_reset_timer.DATAB
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write_ack_o <= tx_write_ack_o_xhdl1.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0
boot => last_keys[0].ALOAD
boot => last_keys[1].ALOAD
boot => last_keys[2].ALOAD
boot => last_keys[3].ALOAD
boot => bus_intr.ACLR
clk => last_keys[0].CLK
clk => last_keys[1].CLK
clk => last_keys[2].CLK
clk => last_keys[3].CLK
clk => bus_intr.CLK
inta => bus_intr.OUTPUTSELECT
inta => last_keys[0].ENA
inta => last_keys[3].ENA
inta => last_keys[2].ENA
inta => last_keys[1].ENA
keys[0] => Equal0.IN3
keys[0] => last_keys.DATAB
keys[0] => last_keys[0].ADATA
keys[0] => rd_key[0].DATAIN
keys[1] => Equal0.IN2
keys[1] => last_keys.DATAB
keys[1] => last_keys[1].ADATA
keys[1] => rd_key[1].DATAIN
keys[2] => Equal0.IN1
keys[2] => last_keys.DATAB
keys[2] => last_keys[2].ADATA
keys[2] => rd_key[2].DATAIN
keys[3] => Equal0.IN0
keys[3] => last_keys.DATAB
keys[3] => last_keys[3].ADATA
keys[3] => rd_key[3].DATAIN
intr <= bus_intr.DB_MAX_OUTPUT_PORT_TYPE
rd_key[0] <= keys[0].DB_MAX_OUTPUT_PORT_TYPE
rd_key[1] <= keys[1].DB_MAX_OUTPUT_PORT_TYPE
rd_key[2] <= keys[2].DB_MAX_OUTPUT_PORT_TYPE
rd_key[3] <= keys[3].DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0
boot => last_sw[0].ALOAD
boot => last_sw[1].ALOAD
boot => last_sw[2].ALOAD
boot => last_sw[3].ALOAD
boot => last_sw[4].ALOAD
boot => last_sw[5].ALOAD
boot => last_sw[6].ALOAD
boot => last_sw[7].ALOAD
boot => bus_intr.ACLR
clk => last_sw[0].CLK
clk => last_sw[1].CLK
clk => last_sw[2].CLK
clk => last_sw[3].CLK
clk => last_sw[4].CLK
clk => last_sw[5].CLK
clk => last_sw[6].CLK
clk => last_sw[7].CLK
clk => bus_intr.CLK
inta => bus_intr.OUTPUTSELECT
inta => last_sw[0].ENA
inta => last_sw[7].ENA
inta => last_sw[6].ENA
inta => last_sw[5].ENA
inta => last_sw[4].ENA
inta => last_sw[3].ENA
inta => last_sw[2].ENA
inta => last_sw[1].ENA
switches[0] => Equal0.IN7
switches[0] => last_sw.DATAB
switches[0] => last_sw[0].ADATA
switches[0] => rd_sw[0].DATAIN
switches[1] => Equal0.IN6
switches[1] => last_sw.DATAB
switches[1] => last_sw[1].ADATA
switches[1] => rd_sw[1].DATAIN
switches[2] => Equal0.IN5
switches[2] => last_sw.DATAB
switches[2] => last_sw[2].ADATA
switches[2] => rd_sw[2].DATAIN
switches[3] => Equal0.IN4
switches[3] => last_sw.DATAB
switches[3] => last_sw[3].ADATA
switches[3] => rd_sw[3].DATAIN
switches[4] => Equal0.IN3
switches[4] => last_sw.DATAB
switches[4] => last_sw[4].ADATA
switches[4] => rd_sw[4].DATAIN
switches[5] => Equal0.IN2
switches[5] => last_sw.DATAB
switches[5] => last_sw[5].ADATA
switches[5] => rd_sw[5].DATAIN
switches[6] => Equal0.IN1
switches[6] => last_sw.DATAB
switches[6] => last_sw[6].ADATA
switches[6] => rd_sw[6].DATAIN
switches[7] => Equal0.IN0
switches[7] => last_sw.DATAB
switches[7] => last_sw[7].ADATA
switches[7] => rd_sw[7].DATAIN
intr <= bus_intr.DB_MAX_OUTPUT_PORT_TYPE
rd_sw[0] <= switches[0].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[1] <= switches[1].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[2] <= switches[2].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[3] <= switches[3].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[4] <= switches[4].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[5] <= switches[5].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[6] <= switches[6].DB_MAX_OUTPUT_PORT_TYPE
rd_sw[7] <= switches[7].DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0
boot => bus_intr.ACLR
boot => cnt[0].ACLR
boot => cnt[1].ACLR
boot => cnt[2].ACLR
boot => cnt[3].ACLR
boot => cnt[4].ACLR
boot => cnt[5].ACLR
boot => cnt[6].ACLR
boot => cnt[7].ACLR
boot => cnt[8].ACLR
boot => cnt[9].ACLR
boot => cnt[10].ACLR
boot => cnt[11].ACLR
boot => cnt[12].ACLR
boot => cnt[13].ACLR
boot => cnt[14].ACLR
boot => cnt[15].ACLR
boot => cnt[16].ACLR
boot => cnt[17].ACLR
boot => cnt[18].ACLR
boot => cnt[19].ACLR
boot => cnt[20].ACLR
boot => cnt[21].ACLR
inta => bus_intr.OUTPUTSELECT
CLOCK_50 => bus_intr.CLK
CLOCK_50 => cnt[0].CLK
CLOCK_50 => cnt[1].CLK
CLOCK_50 => cnt[2].CLK
CLOCK_50 => cnt[3].CLK
CLOCK_50 => cnt[4].CLK
CLOCK_50 => cnt[5].CLK
CLOCK_50 => cnt[6].CLK
CLOCK_50 => cnt[7].CLK
CLOCK_50 => cnt[8].CLK
CLOCK_50 => cnt[9].CLK
CLOCK_50 => cnt[10].CLK
CLOCK_50 => cnt[11].CLK
CLOCK_50 => cnt[12].CLK
CLOCK_50 => cnt[13].CLK
CLOCK_50 => cnt[14].CLK
CLOCK_50 => cnt[15].CLK
CLOCK_50 => cnt[16].CLK
CLOCK_50 => cnt[17].CLK
CLOCK_50 => cnt[18].CLK
CLOCK_50 => cnt[19].CLK
CLOCK_50 => cnt[20].CLK
CLOCK_50 => cnt[21].CLK
intr <= bus_intr.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0
CLOCK_50 => counter_cyc[0].CLK
CLOCK_50 => counter_cyc[1].CLK
CLOCK_50 => counter_cyc[2].CLK
CLOCK_50 => counter_cyc[3].CLK
CLOCK_50 => counter_cyc[4].CLK
CLOCK_50 => counter_cyc[5].CLK
CLOCK_50 => counter_cyc[6].CLK
CLOCK_50 => counter_cyc[7].CLK
CLOCK_50 => counter_cyc[8].CLK
CLOCK_50 => counter_cyc[9].CLK
CLOCK_50 => counter_cyc[10].CLK
CLOCK_50 => counter_cyc[11].CLK
CLOCK_50 => counter_cyc[12].CLK
CLOCK_50 => counter_cyc[13].CLK
CLOCK_50 => counter_cyc[14].CLK
CLOCK_50 => counter_cyc[15].CLK
CLOCK_50 => tmp_ms_counter[0].CLK
CLOCK_50 => tmp_ms_counter[1].CLK
CLOCK_50 => tmp_ms_counter[2].CLK
CLOCK_50 => tmp_ms_counter[3].CLK
CLOCK_50 => tmp_ms_counter[4].CLK
CLOCK_50 => tmp_ms_counter[5].CLK
CLOCK_50 => tmp_ms_counter[6].CLK
CLOCK_50 => tmp_ms_counter[7].CLK
CLOCK_50 => tmp_ms_counter[8].CLK
CLOCK_50 => tmp_ms_counter[9].CLK
CLOCK_50 => tmp_ms_counter[10].CLK
CLOCK_50 => tmp_ms_counter[11].CLK
CLOCK_50 => tmp_ms_counter[12].CLK
CLOCK_50 => tmp_ms_counter[13].CLK
CLOCK_50 => tmp_ms_counter[14].CLK
CLOCK_50 => tmp_ms_counter[15].CLK
ms_to_count[0] => tmp_ms_counter.DATAB
ms_to_count[1] => tmp_ms_counter.DATAB
ms_to_count[2] => tmp_ms_counter.DATAB
ms_to_count[3] => tmp_ms_counter.DATAB
ms_to_count[4] => tmp_ms_counter.DATAB
ms_to_count[5] => tmp_ms_counter.DATAB
ms_to_count[6] => tmp_ms_counter.DATAB
ms_to_count[7] => tmp_ms_counter.DATAB
ms_to_count[8] => tmp_ms_counter.DATAB
ms_to_count[9] => tmp_ms_counter.DATAB
ms_to_count[10] => tmp_ms_counter.DATAB
ms_to_count[11] => tmp_ms_counter.DATAB
ms_to_count[12] => tmp_ms_counter.DATAB
ms_to_count[13] => tmp_ms_counter.DATAB
ms_to_count[14] => tmp_ms_counter.DATAB
ms_to_count[15] => tmp_ms_counter.DATAB
ms_value[0] <= tmp_ms_counter[0].DB_MAX_OUTPUT_PORT_TYPE
ms_value[1] <= tmp_ms_counter[1].DB_MAX_OUTPUT_PORT_TYPE
ms_value[2] <= tmp_ms_counter[2].DB_MAX_OUTPUT_PORT_TYPE
ms_value[3] <= tmp_ms_counter[3].DB_MAX_OUTPUT_PORT_TYPE
ms_value[4] <= tmp_ms_counter[4].DB_MAX_OUTPUT_PORT_TYPE
ms_value[5] <= tmp_ms_counter[5].DB_MAX_OUTPUT_PORT_TYPE
ms_value[6] <= tmp_ms_counter[6].DB_MAX_OUTPUT_PORT_TYPE
ms_value[7] <= tmp_ms_counter[7].DB_MAX_OUTPUT_PORT_TYPE
ms_value[8] <= tmp_ms_counter[8].DB_MAX_OUTPUT_PORT_TYPE
ms_value[9] <= tmp_ms_counter[9].DB_MAX_OUTPUT_PORT_TYPE
ms_value[10] <= tmp_ms_counter[10].DB_MAX_OUTPUT_PORT_TYPE
ms_value[11] <= tmp_ms_counter[11].DB_MAX_OUTPUT_PORT_TYPE
ms_value[12] <= tmp_ms_counter[12].DB_MAX_OUTPUT_PORT_TYPE
ms_value[13] <= tmp_ms_counter[13].DB_MAX_OUTPUT_PORT_TYPE
ms_value[14] <= tmp_ms_counter[14].DB_MAX_OUTPUT_PORT_TYPE
ms_value[15] <= tmp_ms_counter[15].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[0] <= counter_cyc[0].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[1] <= counter_cyc[1].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[2] <= counter_cyc[2].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[3] <= counter_cyc[3].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[4] <= counter_cyc[4].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[5] <= counter_cyc[5].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[6] <= counter_cyc[6].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[7] <= counter_cyc[7].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[8] <= counter_cyc[8].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[9] <= counter_cyc[9].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[10] <= counter_cyc[10].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[11] <= counter_cyc[11].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[12] <= counter_cyc[12].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[13] <= counter_cyc[13].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[14] <= counter_cyc[14].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[15] <= counter_cyc[15].DB_MAX_OUTPUT_PORT_TYPE
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => process_0.IN1


|sisa|exception_controller:exception_controller0
clk => cause[0].CLK
clk => cause[1].CLK
clk => cause[2].CLK
clk => cause[3].CLK
clk => cause[4].CLK
clk => cause[5].CLK
clk => cause[6].CLK
calls_instr => exception.IN1
calls_instr => cause[1].DATAIN
spec_ilegal_instr => exception.IN1
spec_ilegal_instr => cause[2].DATAIN
intr_enabled => filter_intr.IN0
ilegal_instr => exception.IN1
ilegal_instr => cause[6].DATAIN
mem_instr => unaligned_access_exception.OUTPUTSELECT
mem_instr => pm_access_e.OUTPUTSELECT
unaligned_access => unaligned_access_exception.DATAB
protected_mem_access => pm_access_e.DATAB
intr => filter_intr.IN1
div_zero => exception.IN1
div_zero => cause[4].DATAIN
exception_cause[0] <= exception_cause.DB_MAX_OUTPUT_PORT_TYPE
exception_cause[1] <= exception_cause.DB_MAX_OUTPUT_PORT_TYPE
exception_cause[2] <= exception_cause.DB_MAX_OUTPUT_PORT_TYPE
exception_cause[3] <= exception_cause.DB_MAX_OUTPUT_PORT_TYPE
exception <= exception.DB_MAX_OUTPUT_PORT_TYPE
mem_exception <= mem_exception.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_controller0
clk_50mhz => clk_25mhz.CLK
reset => vga_sync:u_vga_sync.reset
reset => clk_25mhz.ACLR
blank_out <= <VCC>
csync_out <= <VCC>
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= <GND>
red_out[5] <= <GND>
red_out[6] <= <GND>
red_out[7] <= <GND>
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= <GND>
green_out[5] <= <GND>
green_out[6] <= <GND>
green_out[7] <= <GND>
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= <GND>
blue_out[5] <= <GND>
blue_out[6] <= <GND>
blue_out[7] <= <GND>
horiz_sync_out <= vga_sync:u_vga_sync.horiz_sync_out
vert_sync_out <= vga_sync:u_vga_sync.vert_sync_out
addr_vga[0] => vga_ram_dual:U_MonitorRam.addr1[0]
addr_vga[1] => vga_ram_dual:U_MonitorRam.addr1[1]
addr_vga[2] => vga_ram_dual:U_MonitorRam.addr1[2]
addr_vga[3] => vga_ram_dual:U_MonitorRam.addr1[3]
addr_vga[4] => vga_ram_dual:U_MonitorRam.addr1[4]
addr_vga[5] => vga_ram_dual:U_MonitorRam.addr1[5]
addr_vga[6] => vga_ram_dual:U_MonitorRam.addr1[6]
addr_vga[7] => vga_ram_dual:U_MonitorRam.addr1[7]
addr_vga[8] => vga_ram_dual:U_MonitorRam.addr1[8]
addr_vga[9] => vga_ram_dual:U_MonitorRam.addr1[9]
addr_vga[10] => vga_ram_dual:U_MonitorRam.addr1[10]
addr_vga[11] => vga_ram_dual:U_MonitorRam.addr1[11]
addr_vga[12] => vga_ram_dual:U_MonitorRam.addr1[12]
we => vga_ram_dual:U_MonitorRam.we1
wr_data[0] => vga_ram_dual:U_MonitorRam.d1[0]
wr_data[1] => vga_ram_dual:U_MonitorRam.d1[1]
wr_data[2] => vga_ram_dual:U_MonitorRam.d1[2]
wr_data[3] => vga_ram_dual:U_MonitorRam.d1[3]
wr_data[4] => vga_ram_dual:U_MonitorRam.d1[4]
wr_data[5] => vga_ram_dual:U_MonitorRam.d1[5]
wr_data[6] => vga_ram_dual:U_MonitorRam.d1[6]
wr_data[7] => vga_ram_dual:U_MonitorRam.d1[7]
wr_data[8] => vga_ram_dual:U_MonitorRam.d1[8]
wr_data[9] => vga_ram_dual:U_MonitorRam.d1[9]
wr_data[10] => vga_ram_dual:U_MonitorRam.d1[10]
wr_data[11] => vga_ram_dual:U_MonitorRam.d1[11]
wr_data[12] => vga_ram_dual:U_MonitorRam.d1[12]
wr_data[13] => vga_ram_dual:U_MonitorRam.d1[13]
wr_data[14] => vga_ram_dual:U_MonitorRam.d1[14]
wr_data[15] => vga_ram_dual:U_MonitorRam.d1[15]
rd_data[0] <= vga_ram_dual:U_MonitorRam.o2[0]
rd_data[1] <= vga_ram_dual:U_MonitorRam.o2[1]
rd_data[2] <= vga_ram_dual:U_MonitorRam.o2[2]
rd_data[3] <= vga_ram_dual:U_MonitorRam.o2[3]
rd_data[4] <= vga_ram_dual:U_MonitorRam.o2[4]
rd_data[5] <= vga_ram_dual:U_MonitorRam.o2[5]
rd_data[6] <= vga_ram_dual:U_MonitorRam.o2[6]
rd_data[7] <= vga_ram_dual:U_MonitorRam.o2[7]
rd_data[8] <= vga_ram_dual:U_MonitorRam.o2[8]
rd_data[9] <= vga_ram_dual:U_MonitorRam.o2[9]
rd_data[10] <= vga_ram_dual:U_MonitorRam.o2[10]
rd_data[11] <= vga_ram_dual:U_MonitorRam.o2[11]
rd_data[12] <= vga_ram_dual:U_MonitorRam.o2[12]
rd_data[13] <= vga_ram_dual:U_MonitorRam.o2[13]
rd_data[14] <= vga_ram_dual:U_MonitorRam.o2[14]
rd_data[15] <= vga_ram_dual:U_MonitorRam.o2[15]
byte_m => vga_ram_dual:U_MonitorRam.byte_m
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => ~NO_FANOUT~
vga_cursor[2] => ~NO_FANOUT~
vga_cursor[3] => ~NO_FANOUT~
vga_cursor[4] => ~NO_FANOUT~
vga_cursor[5] => ~NO_FANOUT~
vga_cursor[6] => ~NO_FANOUT~
vga_cursor[7] => ~NO_FANOUT~
vga_cursor[8] => ~NO_FANOUT~
vga_cursor[9] => ~NO_FANOUT~
vga_cursor[10] => ~NO_FANOUT~
vga_cursor[11] => ~NO_FANOUT~
vga_cursor[12] => ~NO_FANOUT~
vga_cursor[13] => ~NO_FANOUT~
vga_cursor[14] => ~NO_FANOUT~
vga_cursor[15] => ~NO_FANOUT~
vga_cursor_enable => ~NO_FANOUT~


|sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync
clk_25mhz => v_count_reg[0].CLK
clk_25mhz => v_count_reg[1].CLK
clk_25mhz => v_count_reg[2].CLK
clk_25mhz => v_count_reg[3].CLK
clk_25mhz => v_count_reg[4].CLK
clk_25mhz => v_count_reg[5].CLK
clk_25mhz => v_count_reg[6].CLK
clk_25mhz => v_count_reg[7].CLK
clk_25mhz => v_count_reg[8].CLK
clk_25mhz => v_count_reg[9].CLK
clk_25mhz => h_count_reg[0].CLK
clk_25mhz => h_count_reg[1].CLK
clk_25mhz => h_count_reg[2].CLK
clk_25mhz => h_count_reg[3].CLK
clk_25mhz => h_count_reg[4].CLK
clk_25mhz => h_count_reg[5].CLK
clk_25mhz => h_count_reg[6].CLK
clk_25mhz => h_count_reg[7].CLK
clk_25mhz => h_count_reg[8].CLK
clk_25mhz => h_count_reg[9].CLK
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_controller0|vga_font_rom:u_font_rom
clk => ~NO_FANOUT~
addr[0] => Mux0.IN4107
addr[0] => Mux1.IN4107
addr[0] => Mux2.IN4107
addr[0] => Mux3.IN4107
addr[0] => Mux4.IN4107
addr[0] => Mux5.IN4107
addr[0] => Mux6.IN4107
addr[0] => Mux7.IN4107
addr[1] => Mux0.IN4106
addr[1] => Mux1.IN4106
addr[1] => Mux2.IN4106
addr[1] => Mux3.IN4106
addr[1] => Mux4.IN4106
addr[1] => Mux5.IN4106
addr[1] => Mux6.IN4106
addr[1] => Mux7.IN4106
addr[2] => Mux0.IN4105
addr[2] => Mux1.IN4105
addr[2] => Mux2.IN4105
addr[2] => Mux3.IN4105
addr[2] => Mux4.IN4105
addr[2] => Mux5.IN4105
addr[2] => Mux6.IN4105
addr[2] => Mux7.IN4105
addr[3] => Mux0.IN4104
addr[3] => Mux1.IN4104
addr[3] => Mux2.IN4104
addr[3] => Mux3.IN4104
addr[3] => Mux4.IN4104
addr[3] => Mux5.IN4104
addr[3] => Mux6.IN4104
addr[3] => Mux7.IN4104
addr[4] => Mux0.IN4103
addr[4] => Mux1.IN4103
addr[4] => Mux2.IN4103
addr[4] => Mux3.IN4103
addr[4] => Mux4.IN4103
addr[4] => Mux5.IN4103
addr[4] => Mux6.IN4103
addr[4] => Mux7.IN4103
addr[5] => Mux0.IN4102
addr[5] => Mux1.IN4102
addr[5] => Mux2.IN4102
addr[5] => Mux3.IN4102
addr[5] => Mux4.IN4102
addr[5] => Mux5.IN4102
addr[5] => Mux6.IN4102
addr[5] => Mux7.IN4102
addr[6] => Mux0.IN4101
addr[6] => Mux1.IN4101
addr[6] => Mux2.IN4101
addr[6] => Mux3.IN4101
addr[6] => Mux4.IN4101
addr[6] => Mux5.IN4101
addr[6] => Mux6.IN4101
addr[6] => Mux7.IN4101
addr[7] => Mux0.IN4100
addr[7] => Mux1.IN4100
addr[7] => Mux2.IN4100
addr[7] => Mux3.IN4100
addr[7] => Mux4.IN4100
addr[7] => Mux5.IN4100
addr[7] => Mux6.IN4100
addr[7] => Mux7.IN4100
addr[8] => Mux0.IN4099
addr[8] => Mux1.IN4099
addr[8] => Mux2.IN4099
addr[8] => Mux3.IN4099
addr[8] => Mux4.IN4099
addr[8] => Mux5.IN4099
addr[8] => Mux6.IN4099
addr[8] => Mux7.IN4099
addr[9] => Mux0.IN4098
addr[9] => Mux1.IN4098
addr[9] => Mux2.IN4098
addr[9] => Mux3.IN4098
addr[9] => Mux4.IN4098
addr[9] => Mux5.IN4098
addr[9] => Mux6.IN4098
addr[9] => Mux7.IN4098
addr[10] => Mux0.IN4097
addr[10] => Mux1.IN4097
addr[10] => Mux2.IN4097
addr[10] => Mux3.IN4097
addr[10] => Mux4.IN4097
addr[10] => Mux5.IN4097
addr[10] => Mux6.IN4097
addr[10] => Mux7.IN4097
addr[11] => Mux0.IN4096
addr[11] => Mux1.IN4096
addr[11] => Mux2.IN4096
addr[11] => Mux3.IN4096
addr[11] => Mux4.IN4096
addr[11] => Mux5.IN4096
addr[11] => Mux6.IN4096
addr[11] => Mux7.IN4096
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam
o2[0] <= o2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= o2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= o2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= o2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[4] <= o2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[5] <= o2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[6] <= o2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[7] <= o2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[8] <= o2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[9] <= o2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[10] <= o2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[11] <= o2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[12] <= o2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[13] <= o2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[14] <= o2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[15] <= o2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem0.OUTPUTSELECT
we1 => mem1.OUTPUTSELECT
clk => mem0~20.CLK
clk => mem0~0.CLK
clk => mem0~1.CLK
clk => mem0~2.CLK
clk => mem0~3.CLK
clk => mem0~4.CLK
clk => mem0~5.CLK
clk => mem0~6.CLK
clk => mem0~7.CLK
clk => mem0~8.CLK
clk => mem0~9.CLK
clk => mem0~10.CLK
clk => mem0~11.CLK
clk => mem0~12.CLK
clk => mem0~13.CLK
clk => mem0~14.CLK
clk => mem0~15.CLK
clk => mem0~16.CLK
clk => mem0~17.CLK
clk => mem0~18.CLK
clk => mem0~19.CLK
clk => mem1~0.CLK
clk => mem1~1.CLK
clk => mem1~2.CLK
clk => mem1~3.CLK
clk => mem1~4.CLK
clk => mem1~5.CLK
clk => mem1~6.CLK
clk => mem1~7.CLK
clk => mem1~8.CLK
clk => mem1~9.CLK
clk => mem1~10.CLK
clk => mem1~11.CLK
clk => mem1~12.CLK
clk => mem1~13.CLK
clk => mem1~14.CLK
clk => mem1~15.CLK
clk => mem1~16.CLK
clk => mem1~17.CLK
clk => mem1~18.CLK
clk => mem1~19.CLK
clk => mem1~20.CLK
clk => o2[0]~reg0.CLK
clk => o2[1]~reg0.CLK
clk => o2[2]~reg0.CLK
clk => o2[3]~reg0.CLK
clk => o2[4]~reg0.CLK
clk => o2[5]~reg0.CLK
clk => o2[6]~reg0.CLK
clk => o2[7]~reg0.CLK
clk => o2[8]~reg0.CLK
clk => o2[9]~reg0.CLK
clk => o2[10]~reg0.CLK
clk => o2[11]~reg0.CLK
clk => o2[12]~reg0.CLK
clk => o2[13]~reg0.CLK
clk => o2[14]~reg0.CLK
clk => o2[15]~reg0.CLK
clk => mem0.CLK0
clk => mem1.CLK0
d1[0] => mem1.DATAB
d1[0] => mem0~19.DATAIN
d1[0] => mem0.DATAIN
d1[1] => mem1.DATAB
d1[1] => mem0~18.DATAIN
d1[1] => mem0.DATAIN1
d1[2] => mem1.DATAB
d1[2] => mem0~17.DATAIN
d1[2] => mem0.DATAIN2
d1[3] => mem1.DATAB
d1[3] => mem0~16.DATAIN
d1[3] => mem0.DATAIN3
d1[4] => mem1.DATAB
d1[4] => mem0~15.DATAIN
d1[4] => mem0.DATAIN4
d1[5] => mem1.DATAB
d1[5] => mem0~14.DATAIN
d1[5] => mem0.DATAIN5
d1[6] => mem1.DATAB
d1[6] => mem0~13.DATAIN
d1[6] => mem0.DATAIN6
d1[7] => mem1.DATAB
d1[7] => mem0~12.DATAIN
d1[7] => mem0.DATAIN7
d1[8] => mem1.DATAA
d1[9] => mem1.DATAA
d1[10] => mem1.DATAA
d1[11] => mem1.DATAA
d1[12] => mem1.DATAA
d1[13] => mem1.DATAA
d1[14] => mem1.DATAA
d1[15] => mem1.DATAA
addr1[0] => mem1.DATAB
addr1[0] => mem0.DATAB
addr1[1] => mem0~11.DATAIN
addr1[1] => mem1~12.DATAIN
addr1[1] => mem0.WADDR
addr1[1] => mem1.WADDR
addr1[2] => mem0~10.DATAIN
addr1[2] => mem1~11.DATAIN
addr1[2] => mem0.WADDR1
addr1[2] => mem1.WADDR1
addr1[3] => mem0~9.DATAIN
addr1[3] => mem1~10.DATAIN
addr1[3] => mem0.WADDR2
addr1[3] => mem1.WADDR2
addr1[4] => mem0~8.DATAIN
addr1[4] => mem1~9.DATAIN
addr1[4] => mem0.WADDR3
addr1[4] => mem1.WADDR3
addr1[5] => mem0~7.DATAIN
addr1[5] => mem1~8.DATAIN
addr1[5] => mem0.WADDR4
addr1[5] => mem1.WADDR4
addr1[6] => mem0~6.DATAIN
addr1[6] => mem1~7.DATAIN
addr1[6] => mem0.WADDR5
addr1[6] => mem1.WADDR5
addr1[7] => mem0~5.DATAIN
addr1[7] => mem1~6.DATAIN
addr1[7] => mem0.WADDR6
addr1[7] => mem1.WADDR6
addr1[8] => mem0~4.DATAIN
addr1[8] => mem1~5.DATAIN
addr1[8] => mem0.WADDR7
addr1[8] => mem1.WADDR7
addr1[9] => mem0~3.DATAIN
addr1[9] => mem1~4.DATAIN
addr1[9] => mem0.WADDR8
addr1[9] => mem1.WADDR8
addr1[10] => mem0~2.DATAIN
addr1[10] => mem1~3.DATAIN
addr1[10] => mem0.WADDR9
addr1[10] => mem1.WADDR9
addr1[11] => mem0~1.DATAIN
addr1[11] => mem1~2.DATAIN
addr1[11] => mem0.WADDR10
addr1[11] => mem1.WADDR10
addr1[12] => mem0~0.DATAIN
addr1[12] => mem1~1.DATAIN
addr1[12] => mem0.WADDR11
addr1[12] => mem1.WADDR11
addr2[0] => mem0.RADDR
addr2[0] => mem1.RADDR
addr2[1] => mem0.RADDR1
addr2[1] => mem1.RADDR1
addr2[2] => mem0.RADDR2
addr2[2] => mem1.RADDR2
addr2[3] => mem0.RADDR3
addr2[3] => mem1.RADDR3
addr2[4] => mem0.RADDR4
addr2[4] => mem1.RADDR4
addr2[5] => mem0.RADDR5
addr2[5] => mem1.RADDR5
addr2[6] => mem0.RADDR6
addr2[6] => mem1.RADDR6
addr2[7] => mem0.RADDR7
addr2[7] => mem1.RADDR7
addr2[8] => mem0.RADDR8
addr2[8] => mem1.RADDR8
addr2[9] => mem0.RADDR9
addr2[9] => mem1.RADDR9
addr2[10] => mem0.RADDR10
addr2[10] => mem1.RADDR10
addr2[11] => mem0.RADDR11
addr2[11] => mem1.RADDR11
byte_m => mem0.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT


|sisa|Display7:display0
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display1
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display2
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display3
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


