============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 03:01:45 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in ../../RTL/fpga_top.v(180)
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.325541s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (38.9%)

RUN-1004 : used memory is 248 MB, reserved memory is 224 MB, peak memory is 251 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (963 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5582 instances
RUN-0007 : 1858 luts, 2607 seqs, 684 mslices, 376 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7194 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5341 nets have 2 pins
RUN-1001 : 1457 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 115 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     487     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1918     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5578 instances, 1858 luts, 2607 seqs, 1060 slices, 142 macros(1060 instances: 684 mslices 376 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1727 pins
PHY-0007 : Cell area utilization is 68%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 898158
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 68%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 603067, overlap = 118.906
PHY-3002 : Step(2): len = 555669, overlap = 146.094
PHY-3002 : Step(3): len = 361908, overlap = 194.844
PHY-3002 : Step(4): len = 323266, overlap = 212.469
PHY-3002 : Step(5): len = 301727, overlap = 255.5
PHY-3002 : Step(6): len = 256886, overlap = 271.188
PHY-3002 : Step(7): len = 229178, overlap = 286.25
PHY-3002 : Step(8): len = 210887, overlap = 299.5
PHY-3002 : Step(9): len = 188521, overlap = 314.281
PHY-3002 : Step(10): len = 183946, overlap = 319.656
PHY-3002 : Step(11): len = 170556, overlap = 325.688
PHY-3002 : Step(12): len = 168549, overlap = 324.75
PHY-3002 : Step(13): len = 162290, overlap = 331.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.8047e-06
PHY-3002 : Step(14): len = 162997, overlap = 325.812
PHY-3002 : Step(15): len = 166437, overlap = 322.438
PHY-3002 : Step(16): len = 174120, overlap = 308.75
PHY-3002 : Step(17): len = 180601, overlap = 277.094
PHY-3002 : Step(18): len = 175105, overlap = 257.031
PHY-3002 : Step(19): len = 174710, overlap = 239.375
PHY-3002 : Step(20): len = 166762, overlap = 218.312
PHY-3002 : Step(21): len = 165198, overlap = 199.688
PHY-3002 : Step(22): len = 163056, overlap = 190.188
PHY-3002 : Step(23): len = 157742, overlap = 188.812
PHY-3002 : Step(24): len = 155232, overlap = 198.438
PHY-3002 : Step(25): len = 150804, overlap = 206.375
PHY-3002 : Step(26): len = 146192, overlap = 194.5
PHY-3002 : Step(27): len = 143526, overlap = 193.656
PHY-3002 : Step(28): len = 142592, overlap = 197.312
PHY-3002 : Step(29): len = 140943, overlap = 192.656
PHY-3002 : Step(30): len = 137703, overlap = 189.812
PHY-3002 : Step(31): len = 134743, overlap = 213.219
PHY-3002 : Step(32): len = 133190, overlap = 216.156
PHY-3002 : Step(33): len = 131815, overlap = 197.938
PHY-3002 : Step(34): len = 132097, overlap = 183.688
PHY-3002 : Step(35): len = 130408, overlap = 188.688
PHY-3002 : Step(36): len = 130510, overlap = 187.844
PHY-3002 : Step(37): len = 129016, overlap = 185.375
PHY-3002 : Step(38): len = 128531, overlap = 183.156
PHY-3002 : Step(39): len = 125690, overlap = 174.625
PHY-3002 : Step(40): len = 124230, overlap = 169.938
PHY-3002 : Step(41): len = 124306, overlap = 167.25
PHY-3002 : Step(42): len = 124510, overlap = 164.781
PHY-3002 : Step(43): len = 123078, overlap = 141.469
PHY-3002 : Step(44): len = 121663, overlap = 140.75
PHY-3002 : Step(45): len = 119901, overlap = 140.5
PHY-3002 : Step(46): len = 119057, overlap = 139.875
PHY-3002 : Step(47): len = 118757, overlap = 142.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76094e-05
PHY-3002 : Step(48): len = 118910, overlap = 140.625
PHY-3002 : Step(49): len = 119042, overlap = 139.812
PHY-3002 : Step(50): len = 119307, overlap = 138.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.06753e-05
PHY-3002 : Step(51): len = 120783, overlap = 132.781
PHY-3002 : Step(52): len = 121221, overlap = 131.281
PHY-3002 : Step(53): len = 123654, overlap = 122.719
PHY-3002 : Step(54): len = 128432, overlap = 125.25
PHY-3002 : Step(55): len = 130266, overlap = 107.531
PHY-3002 : Step(56): len = 128959, overlap = 112.562
PHY-3002 : Step(57): len = 129211, overlap = 112.469
PHY-3002 : Step(58): len = 129395, overlap = 114.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.04215e-05
PHY-3002 : Step(59): len = 131349, overlap = 118.469
PHY-3002 : Step(60): len = 131540, overlap = 117.25
PHY-3002 : Step(61): len = 130888, overlap = 116.469
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012258s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (127.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7194.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 180832, over cnt = 901(8%), over = 5298, worst = 35
PHY-1001 : End global iterations;  0.409192s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 97.22, top5 = 75.04, top10 = 64.98, top15 = 59.21.
PHY-3001 : End congestion estimation;  0.483888s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (32.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28325e-06
PHY-3002 : Step(62): len = 143442, overlap = 132.688
PHY-3002 : Step(63): len = 143440, overlap = 137.438
PHY-3002 : Step(64): len = 138551, overlap = 196.75
PHY-3002 : Step(65): len = 138920, overlap = 200.844
PHY-3002 : Step(66): len = 131320, overlap = 212.938
PHY-3002 : Step(67): len = 124881, overlap = 196.906
PHY-3002 : Step(68): len = 126012, overlap = 198.312
PHY-3002 : Step(69): len = 124785, overlap = 193.469
PHY-3002 : Step(70): len = 121800, overlap = 214.719
PHY-3002 : Step(71): len = 115733, overlap = 241.156
PHY-3002 : Step(72): len = 115187, overlap = 248.312
PHY-3002 : Step(73): len = 113040, overlap = 251.281
PHY-3002 : Step(74): len = 113088, overlap = 254.688
PHY-3002 : Step(75): len = 110605, overlap = 256.25
PHY-3002 : Step(76): len = 110454, overlap = 256.312
PHY-3002 : Step(77): len = 110470, overlap = 257.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.5665e-06
PHY-3002 : Step(78): len = 110656, overlap = 261.219
PHY-3002 : Step(79): len = 111547, overlap = 260.031
PHY-3002 : Step(80): len = 112285, overlap = 243.156
PHY-3002 : Step(81): len = 112285, overlap = 243.156
PHY-3002 : Step(82): len = 111047, overlap = 243.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96686e-06
PHY-3002 : Step(83): len = 118224, overlap = 206.719
PHY-3002 : Step(84): len = 121695, overlap = 184.75
PHY-3002 : Step(85): len = 122979, overlap = 171.281
PHY-3002 : Step(86): len = 125941, overlap = 164.156
PHY-3002 : Step(87): len = 124839, overlap = 137
PHY-3002 : Step(88): len = 125069, overlap = 123.281
PHY-3002 : Step(89): len = 125345, overlap = 124.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.59337e-05
PHY-3002 : Step(90): len = 126793, overlap = 123.062
PHY-3002 : Step(91): len = 127715, overlap = 122.031
PHY-3002 : Step(92): len = 129962, overlap = 121.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.18674e-05
PHY-3002 : Step(93): len = 133221, overlap = 111.406
PHY-3002 : Step(94): len = 137510, overlap = 105.219
PHY-3002 : Step(95): len = 140115, overlap = 115.406
PHY-3002 : Step(96): len = 141417, overlap = 110.094
PHY-3002 : Step(97): len = 140285, overlap = 101.688
PHY-3002 : Step(98): len = 139259, overlap = 98.0938
PHY-3002 : Step(99): len = 137499, overlap = 92.0938
PHY-3002 : Step(100): len = 136410, overlap = 94.0938
PHY-3002 : Step(101): len = 134653, overlap = 93
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.37349e-05
PHY-3002 : Step(102): len = 137573, overlap = 91.9688
PHY-3002 : Step(103): len = 138352, overlap = 90.9688
PHY-3002 : Step(104): len = 139472, overlap = 89.0625
PHY-3002 : Step(105): len = 139714, overlap = 88.0312
PHY-3002 : Step(106): len = 140338, overlap = 86.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000125212
PHY-3002 : Step(107): len = 142800, overlap = 80.4375
PHY-3002 : Step(108): len = 146498, overlap = 72.5312
PHY-3002 : Step(109): len = 152216, overlap = 82.1562
PHY-3002 : Step(110): len = 153368, overlap = 81.2188
PHY-3002 : Step(111): len = 153638, overlap = 82.625
PHY-3002 : Step(112): len = 152977, overlap = 82.625
PHY-3002 : Step(113): len = 151020, overlap = 79.0938
PHY-3002 : Step(114): len = 148894, overlap = 72.1562
PHY-3002 : Step(115): len = 147484, overlap = 70.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000214502
PHY-3002 : Step(116): len = 148973, overlap = 72.875
PHY-3002 : Step(117): len = 149481, overlap = 75.375
PHY-3002 : Step(118): len = 150345, overlap = 81.5938
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/7194.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 179240, over cnt = 865(7%), over = 4459, worst = 40
PHY-1001 : End global iterations;  0.404724s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (34.7%)

PHY-1001 : Congestion index: top1 = 79.86, top5 = 63.27, top10 = 55.77, top15 = 50.93.
PHY-3001 : End congestion estimation;  0.477971s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (29.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.37134e-05
PHY-3002 : Step(119): len = 151948, overlap = 233.156
PHY-3002 : Step(120): len = 153520, overlap = 228.156
PHY-3002 : Step(121): len = 148153, overlap = 212.094
PHY-3002 : Step(122): len = 147076, overlap = 219.344
PHY-3002 : Step(123): len = 142876, overlap = 196.25
PHY-3002 : Step(124): len = 142351, overlap = 207.125
PHY-3002 : Step(125): len = 139811, overlap = 200.469
PHY-3002 : Step(126): len = 138768, overlap = 208.656
PHY-3002 : Step(127): len = 137037, overlap = 221.312
PHY-3002 : Step(128): len = 133980, overlap = 225.125
PHY-3002 : Step(129): len = 132714, overlap = 225.5
PHY-3002 : Step(130): len = 131804, overlap = 214.906
PHY-3002 : Step(131): len = 130747, overlap = 235.531
PHY-3002 : Step(132): len = 130826, overlap = 233.625
PHY-3002 : Step(133): len = 129330, overlap = 232.188
PHY-3002 : Step(134): len = 129151, overlap = 230.219
PHY-3002 : Step(135): len = 129266, overlap = 245.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.74268e-05
PHY-3002 : Step(136): len = 130631, overlap = 236.875
PHY-3002 : Step(137): len = 131059, overlap = 232.781
PHY-3002 : Step(138): len = 132645, overlap = 218.219
PHY-3002 : Step(139): len = 133823, overlap = 200.969
PHY-3002 : Step(140): len = 135474, overlap = 188.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000134854
PHY-3002 : Step(141): len = 136447, overlap = 193.125
PHY-3002 : Step(142): len = 137376, overlap = 188.562
PHY-3002 : Step(143): len = 139102, overlap = 173.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000218193
PHY-3002 : Step(144): len = 139637, overlap = 172.344
PHY-3002 : Step(145): len = 140457, overlap = 175.875
PHY-3002 : Step(146): len = 142357, overlap = 175.188
PHY-3002 : Step(147): len = 145280, overlap = 156.625
PHY-3002 : Step(148): len = 147278, overlap = 146.938
PHY-3002 : Step(149): len = 147225, overlap = 142.562
PHY-3002 : Step(150): len = 146989, overlap = 140.062
PHY-3002 : Step(151): len = 146769, overlap = 141.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000436386
PHY-3002 : Step(152): len = 147763, overlap = 139.188
PHY-3002 : Step(153): len = 148496, overlap = 142.844
PHY-3002 : Step(154): len = 148862, overlap = 145.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000706073
PHY-3002 : Step(155): len = 149175, overlap = 144.781
PHY-3002 : Step(156): len = 149921, overlap = 140.312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 140.31 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 289/7194.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184040, over cnt = 1051(9%), over = 4457, worst = 23
PHY-1001 : End global iterations;  0.419994s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 71.94, top5 = 60.67, top10 = 54.19, top15 = 50.08.
PHY-1001 : End incremental global routing;  0.487520s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28637, tnet num: 7190, tinst num: 5578, tnode num: 38441, tedge num: 48819.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.594085s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.202101s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (40.3%)

OPT-1001 : Current memory(MB): used = 345, reserve = 323, peak = 345.
OPT-1001 : End physical optimization;  1.258510s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (39.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1858 LUT to BLE ...
SYN-4008 : Packed 1858 LUT and 795 SEQ to BLE.
SYN-4003 : Packing 1812 remaining SEQ's ...
SYN-4005 : Packed 1101 SEQ with LUT/SLICE
SYN-4006 : 151 single LUT's are left
SYN-4006 : 711 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2569/3756 primitive instances ...
PHY-3001 : End packing;  0.347423s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.5%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2593 instances
RUN-1001 : 1268 mslices, 1268 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6498 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4685 nets have 2 pins
RUN-1001 : 1417 nets have [3 - 5] pins
RUN-1001 : 182 nets have [6 - 10] pins
RUN-1001 : 93 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 2589 instances, 2536 slices, 142 macros(1060 instances: 684 mslices 376 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1036 pins
PHY-3001 : Cell area utilization is 89%
PHY-3001 : After packing: Len = 154491, Over = 225
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3273/6498.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 192768, over cnt = 951(8%), over = 3026, worst = 22
PHY-1002 : len = 209216, over cnt = 670(6%), over = 1436, worst = 21
PHY-1002 : len = 225072, over cnt = 197(1%), over = 300, worst = 8
PHY-1002 : len = 229840, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 231504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.044322s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 62.99, top5 = 54.02, top10 = 50.16, top15 = 47.72.
PHY-3001 : End congestion estimation;  1.129903s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (29.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55971e-05
PHY-3002 : Step(157): len = 142832, overlap = 230
PHY-3002 : Step(158): len = 141407, overlap = 236.5
PHY-3002 : Step(159): len = 139923, overlap = 248.5
PHY-3002 : Step(160): len = 137287, overlap = 249.75
PHY-3002 : Step(161): len = 137069, overlap = 246.25
PHY-3002 : Step(162): len = 136949, overlap = 240
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11942e-05
PHY-3002 : Step(163): len = 139783, overlap = 230
PHY-3002 : Step(164): len = 140836, overlap = 227.75
PHY-3002 : Step(165): len = 141867, overlap = 224.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.23884e-05
PHY-3002 : Step(166): len = 146250, overlap = 214
PHY-3002 : Step(167): len = 147791, overlap = 210.5
PHY-3002 : Step(168): len = 149868, overlap = 199
PHY-3002 : Step(169): len = 150643, overlap = 189.75
PHY-3002 : Step(170): len = 151020, overlap = 179
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124777
PHY-3002 : Step(171): len = 153725, overlap = 175.5
PHY-3002 : Step(172): len = 155635, overlap = 177.75
PHY-3002 : Step(173): len = 158439, overlap = 173.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000249554
PHY-3002 : Step(174): len = 158248, overlap = 170
PHY-3002 : Step(175): len = 160353, overlap = 171.25
PHY-3002 : Step(176): len = 165671, overlap = 162.25
PHY-3002 : Step(177): len = 167732, overlap = 160.5
PHY-3002 : Step(178): len = 167999, overlap = 164.5
PHY-3002 : Step(179): len = 167655, overlap = 158.5
PHY-3002 : Step(180): len = 167709, overlap = 157.25
PHY-3002 : Step(181): len = 168430, overlap = 155
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.281691s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (11.1%)

PHY-3001 : Trial Legalized: Len = 237364
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 88%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 333/6498.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 283968, over cnt = 995(9%), over = 1709, worst = 9
PHY-1002 : len = 291112, over cnt = 653(5%), over = 906, worst = 7
PHY-1002 : len = 295728, over cnt = 414(3%), over = 587, worst = 5
PHY-1002 : len = 307288, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 308136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.039331s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 58.68, top5 = 54.66, top10 = 51.92, top15 = 50.04.
PHY-3001 : End congestion estimation;  1.138673s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (38.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017844
PHY-3002 : Step(182): len = 205572, overlap = 116.25
PHY-3002 : Step(183): len = 197627, overlap = 122
PHY-3002 : Step(184): len = 194123, overlap = 115.5
PHY-3002 : Step(185): len = 189892, overlap = 110.5
PHY-3002 : Step(186): len = 187361, overlap = 113
PHY-3002 : Step(187): len = 185387, overlap = 114.25
PHY-3002 : Step(188): len = 183931, overlap = 114
PHY-3002 : Step(189): len = 182115, overlap = 112.5
PHY-3002 : Step(190): len = 181136, overlap = 112.25
PHY-3002 : Step(191): len = 180365, overlap = 111.25
PHY-3002 : Step(192): len = 179474, overlap = 109.5
PHY-3002 : Step(193): len = 178767, overlap = 110.5
PHY-3002 : Step(194): len = 177775, overlap = 106.25
PHY-3002 : Step(195): len = 177299, overlap = 103.25
PHY-3002 : Step(196): len = 176753, overlap = 106.75
PHY-3002 : Step(197): len = 176459, overlap = 108.5
PHY-3002 : Step(198): len = 176247, overlap = 108
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329206
PHY-3002 : Step(199): len = 177635, overlap = 100.25
PHY-3002 : Step(200): len = 178511, overlap = 100.5
PHY-3002 : Step(201): len = 179284, overlap = 96.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000571217
PHY-3002 : Step(202): len = 179809, overlap = 94.5
PHY-3002 : Step(203): len = 180483, overlap = 93.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000924228
PHY-3002 : Step(204): len = 180876, overlap = 93.5
PHY-3002 : Step(205): len = 183940, overlap = 94.25
PHY-3002 : Step(206): len = 187678, overlap = 95.5
PHY-3002 : Step(207): len = 187528, overlap = 93.5
PHY-3002 : Step(208): len = 187444, overlap = 93.75
PHY-3002 : Step(209): len = 187823, overlap = 91
PHY-3002 : Step(210): len = 188552, overlap = 90
PHY-3002 : Step(211): len = 189848, overlap = 89.5
PHY-3002 : Step(212): len = 190837, overlap = 87
PHY-3002 : Step(213): len = 191848, overlap = 87.25
PHY-3002 : Step(214): len = 192622, overlap = 86.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0014954
PHY-3002 : Step(215): len = 193069, overlap = 86.25
PHY-3002 : Step(216): len = 194216, overlap = 87
PHY-3002 : Step(217): len = 195119, overlap = 87.25
PHY-3002 : Step(218): len = 196195, overlap = 83
PHY-3002 : Step(219): len = 197495, overlap = 84.75
PHY-3002 : Step(220): len = 198993, overlap = 82.75
PHY-3002 : Step(221): len = 199840, overlap = 81.75
PHY-3002 : Step(222): len = 200535, overlap = 81.25
PHY-3002 : Step(223): len = 201110, overlap = 79.5
PHY-3002 : Step(224): len = 201728, overlap = 78.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 206598, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 930 tiles.
PHY-3001 : End spreading;  0.022350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 67 instances has been re-located, deltaX = 22, deltaY = 59, maxDist = 4.
PHY-3001 : Final: Len = 207833, Over = 0
RUN-1003 : finish command "place" in  13.572468s wall, 5.000000s user + 0.625000s system = 5.625000s CPU (41.4%)

RUN-1004 : used memory is 316 MB, reserved memory is 293 MB, peak memory is 347 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.277726s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (61.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 291 MB, peak memory is 393 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2593 instances
RUN-1001 : 1268 mslices, 1268 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6498 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4685 nets have 2 pins
RUN-1001 : 1417 nets have [3 - 5] pins
RUN-1001 : 182 nets have [6 - 10] pins
RUN-1001 : 93 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24447, tnet num: 6494, tinst num: 2589, tnode num: 31372, tedge num: 43286.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1268 mslices, 1268 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6494 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3160 clock pins, and constraint 6923 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 250416, over cnt = 941(8%), over = 1608, worst = 9
PHY-1002 : len = 257792, over cnt = 594(5%), over = 854, worst = 5
PHY-1002 : len = 264824, over cnt = 254(2%), over = 375, worst = 5
PHY-1002 : len = 271832, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 272952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.049639s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (41.7%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 50.87, top10 = 47.90, top15 = 46.03.
PHY-1001 : End global routing;  1.151667s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (39.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 399, reserve = 377, peak = 399.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 485, reserve = 465, peak = 485.
PHY-1001 : End build detailed router design. 1.896397s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (34.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.429555s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (47.3%)

PHY-1001 : Current memory(MB): used = 496, reserve = 476, peak = 496.
PHY-1001 : End phase 1; 0.431415s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (47.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 685448, over cnt = 1325(0%), over = 1346, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 498, reserve = 478, peak = 498.
PHY-1001 : End initial routed; 5.300824s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (41.3%)

PHY-1001 : Current memory(MB): used = 498, reserve = 478, peak = 498.
PHY-1001 : End phase 2; 5.300884s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (41.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 639200, over cnt = 618(0%), over = 620, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.545334s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (28.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 630720, over cnt = 162(0%), over = 162, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.107230s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (26.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 631480, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.365135s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 631976, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.116673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 632608, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.118886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 632768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.055502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 357 feed throughs used by 198 nets
PHY-1001 : End commit to database; 0.869772s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.1%)

PHY-1001 : Current memory(MB): used = 532, reserve = 513, peak = 532.
PHY-1001 : End phase 3; 5.252212s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (28.3%)

PHY-1003 : Routed, final wirelength = 632768
PHY-1001 : Current memory(MB): used = 534, reserve = 514, peak = 534.
PHY-1001 : End export database. 0.016914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  13.042587s wall, 4.468750s user + 0.093750s system = 4.562500s CPU (35.0%)

RUN-1003 : finish command "route" in  15.166910s wall, 5.171875s user + 0.140625s system = 5.312500s CPU (35.0%)

RUN-1004 : used memory is 455 MB, reserved memory is 437 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     4023   out of   5824   69.08%
#reg                     2620   out of   5824   44.99%
#le                      4734
  #lut only              2114   out of   4734   44.66%
  #reg only               711   out of   4734   15.02%
  #lut&reg               1909   out of   4734   40.33%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                     Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                       949
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                       621
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/init_done_reg_syn_33.q0    14
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                         1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4734   |2963    |1060    |2630    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4580   |2886    |983     |2586    |11      |10      |
|    u_foc_controller      |foc_controller     |3630   |2172    |983     |1650    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |144    |91      |28      |79      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |322    |207     |110     |103     |0       |0       |
|        u_as5600_read     |i2c_register_read  |226    |141     |82      |78      |0       |0       |
|      u_foc_top           |foc_top            |2437   |1508    |705     |994     |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |16     |12      |4       |8       |0       |0       |
|        u_cartesian2polar |cartesian2polar    |371    |304     |59      |187     |8       |1       |
|        u_clark_tr        |clark_tr           |149    |75      |42      |84      |0       |0       |
|        u_id_pi           |pi_controller      |644    |400     |236     |168     |0       |2       |
|        u_iq_pi           |pi_controller      |642    |361     |236     |174     |0       |2       |
|        u_park_tr         |park_tr            |182    |134     |44      |95      |2       |4       |
|          u_sincos        |sincos             |120    |94      |26      |66      |2       |0       |
|        u_svpwm           |svpwm              |300    |159     |59      |192     |1       |1       |
|      u_hall_encoder      |hall_encoder       |727    |366     |140     |474     |0       |0       |
|        u_divider         |Divider            |101    |72      |18      |63      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4662  
    #2          2       763   
    #3          3       558   
    #4          4        95   
    #5        5-10      196   
    #6        11-50     174   
    #7       51-100      10   
    #8       101-500     7    
    #9        >500       1    
  Average     2.53            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.382959s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (61.0%)

RUN-1004 : used memory is 474 MB, reserved memory is 459 MB, peak memory is 534 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2589
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6498, pip num: 55630
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 357
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1115 valid insts, and 160467 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.990029s wall, 26.828125s user + 0.078125s system = 26.906250s CPU (674.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 458 MB, peak memory is 640 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_030145.log"
