library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ffd is
    port(
          D: in std_logic;
          clk: in std_logic;			-- se침al de reloj
          rst: in std_logic;			-- se침al de reset
          ena: in std_logic;		-- se침al de habilitaci칩n
          Q: out std_logic
	);
end;

architecture ffd_arq of ffd is
begin
     process(clk, rst, ena, D)
     begin
          if rst = '1' then
               Q <= '0';
          elsif rising_edge(clk) then--clk = '1' and clk'event then
               if ena = '1' then
                    Q <= D;
               end if;
          end if;
     end process;
end;