INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity checker/Even parity checker.srcs/sources_1/new/even_parity_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity checker/Even parity checker.srcs/sim_1/new/tb_epc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_epc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity checker/Even parity checker.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
