// Seed: 157426134
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wire id_9
);
  logic [-1 : -1] id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    input  tri1  _id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4
);
  wire id_6;
  logic id_7;
  logic [-1 : id_0] id_8;
  ;
  wire id_9;
  wire id_10;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
