// Seed: 728935476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(1) 1)
  else id_5 = 1;
  module_2 modCall_1 (
      id_1,
      id_5
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  final begin : LABEL_0
    id_23 <= 1;
  end
  assign id_23 = 1;
endmodule
