{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "29898ea5",
   "metadata": {},
   "source": [
    "# SystemVerilog Tutorial - Complete Guide"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d75ed36f",
   "metadata": {},
   "source": [
    "## Part I: Fundamentals"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af8f1d5b",
   "metadata": {},
   "source": [
    "### Chapter 1: Introduction to SystemVerilog\n",
    "\n",
    "#### What is SystemVerilog?\n",
    "\n",
    "SystemVerilog is a unified hardware description and verification language that extends Verilog HDL with powerful features for both design and verification. Standardized as IEEE 1800, SystemVerilog combines the capabilities of traditional Verilog with advanced object-oriented programming concepts, constrained random verification, and assertion-based verification.\n",
    "\n",
    "SystemVerilog serves dual purposes in the semiconductor industry. It functions as a hardware description language (HDL) for designing digital circuits and systems, while simultaneously providing a comprehensive verification environment for testing these designs. This dual nature makes it an essential tool for modern chip development workflows.\n",
    "\n",
    "The language incorporates features from multiple programming paradigms including procedural programming, object-oriented programming, and functional programming. This versatility allows engineers to write more compact, readable, and maintainable code compared to traditional Verilog, while maintaining full backward compatibility with existing Verilog codebases.\n",
    "\n",
    "#### Evolution from Verilog HDL\n",
    "\n",
    "Verilog HDL was first introduced in the 1980s by Gateway Design Automation and became an IEEE standard (IEEE 1364) in 1995. While Verilog was revolutionary for its time, the increasing complexity of modern semiconductor designs exposed several limitations in the original language.\n",
    "\n",
    "The primary limitations of traditional Verilog included limited data types, lack of object-oriented features, minimal support for verification constructs, and insufficient abstraction mechanisms for complex designs. As chip designs grew from thousands to billions of transistors, these limitations became significant bottlenecks in the design and verification process.\n",
    "\n",
    "SystemVerilog emerged in the early 2000s as a response to these challenges. Accellera, a standards organization, began developing SystemVerilog by incorporating extensions from multiple sources including Superlog (from Co-Design Automation), OpenVera (from Synopsys), and ForSpec (from Intel). The first SystemVerilog standard was released in 2005, with subsequent updates in 2009, 2012, and 2017.\n",
    "\n",
    "The evolution brought significant enhancements in several areas including new data types and structures, object-oriented programming capabilities, enhanced procedural constructs, powerful verification features, and assertion-based verification. These improvements transformed how engineers approach both design and verification tasks.\n",
    "\n",
    "#### Key Features and Advantages\n",
    "\n",
    "SystemVerilog introduces numerous features that significantly enhance productivity and design quality. The language provides rich data types including packed and unpacked arrays, associative arrays, dynamic arrays, queues, and user-defined types. These data types enable more natural modeling of complex data structures and improve code readability.\n",
    "\n",
    "Object-oriented programming support is another cornerstone feature. SystemVerilog includes classes, inheritance, polymorphism, and encapsulation, allowing for more modular and reusable verification code. This is particularly valuable in creating sophisticated testbenches and verification environments.\n",
    "\n",
    "Interface constructs revolutionize how designers handle module connectivity. Interfaces encapsulate related signals and their associated behavior, reducing connection errors and improving design maintainability. They also support modports, which define directional views of interface signals for different modules.\n",
    "\n",
    "Constrained random verification capabilities enable automatic generation of test vectors within specified constraints. This approach dramatically improves verification coverage compared to directed testing alone. The constraint solver can generate millions of legal test cases automatically, uncovering corner cases that might be missed in manual testing.\n",
    "\n",
    "Assertion-based verification provides a declarative way to specify and check design properties. SystemVerilog Assertions (SVA) allow engineers to embed temporal properties directly in the design or testbench, enabling continuous monitoring of design behavior throughout simulation.\n",
    "\n",
    "The language also includes enhanced procedural constructs such as always_comb, always_ff, and always_latch, which provide clearer intent and better synthesis results. These constructs help prevent common coding mistakes and improve code reliability.\n",
    "\n",
    "#### Design vs. Verification Aspects\n",
    "\n",
    "SystemVerilog serves two distinct but complementary roles in the hardware development process. Understanding the distinction between design and verification aspects is crucial for effective use of the language.\n",
    "\n",
    "On the design side, SystemVerilog extends traditional Verilog with features that improve design productivity and reliability. Enhanced data types allow for more natural representation of complex data structures. Interfaces simplify module connectivity and improve design hierarchy management. Packed arrays and structures enable efficient modeling of buses and protocol-specific data formats.\n",
    "\n",
    "The design subset of SystemVerilog maintains synthesizability, meaning the code can be translated into actual hardware. This includes enhanced procedural blocks, improved enumeration support, and better parameterization mechanisms. These features help create more maintainable and robust hardware descriptions.\n",
    "\n",
    "The verification aspect of SystemVerilog introduces powerful constructs specifically designed for testing and validation. This includes object-oriented programming for creating reusable testbench components, constrained random stimulus generation for comprehensive testing, and functional coverage collection for measuring verification progress.\n",
    "\n",
    "Verification-specific features also include inter-process communication mechanisms, dynamic process management, and advanced debugging capabilities. These features enable the creation of sophisticated verification environments that can handle complex testing scenarios and provide detailed analysis of design behavior.\n",
    "\n",
    "The Universal Verification Methodology (UVM), built on SystemVerilog, represents the culmination of verification capabilities. UVM provides a standardized framework for creating scalable and reusable verification environments, making it easier to develop comprehensive testbenches for complex designs.\n",
    "\n",
    "#### Tool Requirements and Setup\n",
    "\n",
    "Working with SystemVerilog requires appropriate tools and setup procedures. The choice of tools depends on your specific needs, whether you're focusing on design, verification, or both aspects of the language.\n",
    "\n",
    "For design work, you'll need a SystemVerilog-capable synthesis tool. Major EDA vendors like Synopsys, Cadence, and Mentor Graphics offer comprehensive SystemVerilog synthesis solutions. These tools can translate SystemVerilog code into gate-level netlists for implementation. Popular synthesis tools include Synopsys Design Compiler, Cadence Genus, and Mentor Precision.\n",
    "\n",
    "Simulation is essential for both design and verification activities. SystemVerilog simulators must support the full language specification, including verification features. Leading simulators include Synopsys VCS, Cadence Incisive/Xcelium, Mentor QuestaSim/ModelSim, and Aldec Riviera-PRO. These commercial simulators provide comprehensive SystemVerilog support, debugging capabilities, and performance optimization.\n",
    "\n",
    "For learning and smaller projects, several free and open-source options are available. Icarus Verilog provides basic SystemVerilog support, though it doesn't implement all features. Verilator offers excellent performance for simulation but focuses primarily on the synthesizable subset. Open-source tools like Yosys provide synthesis capabilities for certain SystemVerilog constructs.\n",
    "\n",
    "Setting up a SystemVerilog development environment typically involves installing the chosen simulator, configuring library paths, and setting up project directory structures. Most commercial tools provide comprehensive installation guides and licensing setup procedures. Academic users often have access to free licenses through university programs.\n",
    "\n",
    "A typical development setup includes a text editor or IDE with SystemVerilog syntax highlighting, a terminal or command-line interface for running simulations, and visualization tools for viewing waveforms and coverage reports. Many engineers prefer editors like VS Code, Vim, or Emacs with SystemVerilog plugins, while others use integrated development environments provided by EDA vendors.\n",
    "\n",
    "Version control is crucial for any SystemVerilog project. Git is the most popular choice, with platforms like GitHub, GitLab, or Bitbucket providing remote repository hosting. Proper version control practices become essential when working on complex designs or verification environments with multiple contributors.\n",
    "\n",
    "For verification work, additional tools may be needed including coverage analysis tools, constraint solvers, and formal verification engines. These specialized tools integrate with the main simulator to provide comprehensive verification capabilities.\n",
    "\n",
    "The learning curve for SystemVerilog tools can be steep, but most vendors provide extensive documentation, tutorials, and training materials. Starting with simple examples and gradually building complexity is the recommended approach for mastering both the language and its associated tools."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8af57ff3",
   "metadata": {},
   "source": [
    "### Chapter 2: Basic Syntax and Data Types\n",
    "\n",
    "#### 2.1 Lexical Conventions\n",
    "\n",
    "SystemVerilog follows specific lexical rules that define how the language is structured and interpreted.\n",
    "\n",
    "##### Keywords and Reserved Words\n",
    "SystemVerilog has reserved keywords that cannot be used as identifiers. These include:\n",
    "- `module`, `endmodule`, `class`, `endclass`\n",
    "- `function`, `task`, `if`, `else`, `case`, `default`\n",
    "- `for`, `while`, `repeat`, `forever`\n",
    "- `logic`, `bit`, `reg`, `wire`, `int`, `real`\n",
    "\n",
    "##### Case Sensitivity\n",
    "SystemVerilog is case-sensitive. `Signal` and `signal` are different identifiers.\n",
    "\n",
    "##### Whitespace\n",
    "Spaces, tabs, and newlines are considered whitespace and are generally ignored except when they separate tokens.\n",
    "\n",
    "##### Numbers and Literals\n",
    "```systemverilog\n",
    "// Decimal numbers\n",
    "123\n",
    "4'b1010     // 4-bit binary\n",
    "8'h2F       // 8-bit hexadecimal\n",
    "12'o377     // 12-bit octal\n",
    "\n",
    "// Real numbers\n",
    "3.14\n",
    "2.5e-3      // Scientific notation\n",
    "```\n",
    "\n",
    "#### 2.2 Comments and Identifiers\n",
    "\n",
    "##### Single-line Comments\n",
    "```systemverilog\n",
    "// This is a single-line comment\n",
    "logic [7:0] data; // Comment at end of line\n",
    "```\n",
    "\n",
    "##### Multi-line Comments\n",
    "```systemverilog\n",
    "/*\n",
    "  This is a multi-line comment\n",
    "  that spans multiple lines\n",
    "*/\n",
    "logic clock;\n",
    "```\n",
    "\n",
    "##### Identifiers\n",
    "Identifiers are names used for variables, modules, functions, etc.\n",
    "\n",
    "**Rules for Identifiers:**\n",
    "- Must start with a letter (a-z, A-Z) or underscore (_)\n",
    "- Can contain letters, digits (0-9), underscores, and dollar signs ($)\n",
    "- Cannot be a reserved keyword\n",
    "\n",
    "```systemverilog\n",
    "// Valid identifiers\n",
    "logic data_bus;\n",
    "logic Clock_Signal;\n",
    "logic $display_enable;\n",
    "logic counter_8bit;\n",
    "\n",
    "// Invalid identifiers\n",
    "// logic 8bit_counter;  // Cannot start with digit\n",
    "// logic class;         // Reserved keyword\n",
    "```\n",
    "\n",
    "#### 2.3 Four-State vs. Two-State Data Types\n",
    "\n",
    "SystemVerilog distinguishes between four-state and two-state data types based on the values they can represent.\n",
    "\n",
    "##### Four-State Data Types\n",
    "Can represent four logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "- `X` - Unknown/don't care\n",
    "- `Z` - High impedance/tri-state\n",
    "\n",
    "```systemverilog\n",
    "logic [3:0] four_state_signal;\n",
    "reg [7:0] legacy_register;\n",
    "wire enable_signal;\n",
    "```\n",
    "\n",
    "##### Two-State Data Types\n",
    "Can only represent two logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "\n",
    "```systemverilog\n",
    "bit [3:0] two_state_signal;\n",
    "byte counter;\n",
    "int address;\n",
    "```\n",
    "\n",
    "**When to Use Each:**\n",
    "- Use four-state types for hardware modeling where X and Z states are meaningful\n",
    "- Use two-state types for testbenches and high-level modeling for better performance\n",
    "\n",
    "#### 2.4 Integer Types\n",
    "\n",
    "SystemVerilog provides several integer data types with different sizes and characteristics.\n",
    "\n",
    "##### bit\n",
    "- Two-state data type\n",
    "- Can be single bit or vector\n",
    "- Default value: 0\n",
    "\n",
    "```systemverilog\n",
    "bit single_bit;           // 1-bit\n",
    "bit [7:0] byte_vector;    // 8-bit vector\n",
    "bit [31:0] word_data;     // 32-bit vector\n",
    "```\n",
    "\n",
    "##### byte\n",
    "- Two-state, 8-bit signed integer\n",
    "- Range: -128 to +127\n",
    "\n",
    "```systemverilog\n",
    "byte signed_byte = -50;\n",
    "byte unsigned_byte = 200;  // Will wrap around due to signed nature\n",
    "```\n",
    "\n",
    "##### shortint\n",
    "- Two-state, 16-bit signed integer\n",
    "- Range: -32,768 to +32,767\n",
    "\n",
    "```systemverilog\n",
    "shortint temperature = -25;\n",
    "shortint pressure = 1013;\n",
    "```\n",
    "\n",
    "##### int\n",
    "- Two-state, 32-bit signed integer\n",
    "- Range: -2,147,483,648 to +2,147,483,647\n",
    "\n",
    "```systemverilog\n",
    "int address = 32'h1000_0000;\n",
    "int counter = 0;\n",
    "```\n",
    "\n",
    "##### longint\n",
    "- Two-state, 64-bit signed integer\n",
    "- Range: -9,223,372,036,854,775,808 to +9,223,372,036,854,775,807\n",
    "\n",
    "```systemverilog\n",
    "longint timestamp = 64'h123456789ABCDEF0;\n",
    "longint large_number = 1000000000000;\n",
    "```\n",
    "\n",
    "##### Comparison Table\n",
    "\n",
    "| Type     | Size | States | Signed | Range |\n",
    "|----------|------|--------|--------|-------|\n",
    "| bit      | 1+   | 2      | No     | 0 to 2^n-1 |\n",
    "| byte     | 8    | 2      | Yes    | -128 to +127 |\n",
    "| shortint | 16   | 2      | Yes    | -32,768 to +32,767 |\n",
    "| int      | 32   | 2      | Yes    | -2^31 to +2^31-1 |\n",
    "| longint  | 64   | 2      | Yes    | -2^63 to +2^63-1 |\n",
    "\n",
    "#### 2.5 Real and String Types\n",
    "\n",
    "##### Real Types\n",
    "SystemVerilog supports floating-point numbers with different precisions.\n",
    "\n",
    "```systemverilog\n",
    "// Single-precision real (32-bit)\n",
    "real temperature = 25.5;\n",
    "real voltage = 3.3e-3;\n",
    "\n",
    "// Double-precision real (64-bit)\n",
    "shortreal frequency = 100.0e6;  // 100 MHz\n",
    "\n",
    "// Real number operations\n",
    "real result = 3.14159 * 2.5;\n",
    "```\n",
    "\n",
    "##### String Type\n",
    "Dynamic string type that can hold variable-length strings.\n",
    "\n",
    "```systemverilog\n",
    "string message = \"Hello, SystemVerilog!\";\n",
    "string empty_string = \"\";\n",
    "string formatted;\n",
    "\n",
    "// String operations\n",
    "formatted = $sformatf(\"Value: %d\", 42);\n",
    "message = {message, \" Welcome!\"};  // Concatenation\n",
    "\n",
    "// String methods\n",
    "int len = message.len();           // Get length\n",
    "string upper = message.toupper();  // Convert to uppercase\n",
    "string sub = message.substr(0, 5); // Extract substring\n",
    "```\n",
    "\n",
    "#### 2.6 Arrays: Packed vs. Unpacked\n",
    "\n",
    "Arrays in SystemVerilog can be either packed or unpacked, each serving different purposes.\n",
    "\n",
    "##### Packed Arrays\n",
    "Elements are stored contiguously in memory as a single vector.\n",
    "\n",
    "```systemverilog\n",
    "// Packed array declaration\n",
    "logic [7:0] packed_array;     // 8-bit packed array\n",
    "bit [3:0][7:0] packed_2d;     // 2D packed array: 4 elements of 8 bits each\n",
    "\n",
    "// Accessing packed arrays\n",
    "packed_array[7] = 1'b1;       // Set MSB\n",
    "packed_array[3:0] = 4'b1010;  // Set lower 4 bits\n",
    "\n",
    "// Packed arrays can be treated as vectors\n",
    "logic [31:0] word = packed_2d; // Entire array as 32-bit vector\n",
    "```\n",
    "\n",
    "##### Unpacked Arrays\n",
    "Elements are stored as separate entities in memory.\n",
    "\n",
    "```systemverilog\n",
    "// Unpacked array declaration\n",
    "logic [7:0] unpacked_array [0:15];    // 16 elements of 8 bits each\n",
    "int memory [0:1023];                  // 1024 integer elements\n",
    "bit [3:0] lookup_table [0:255];       // 256 elements of 4 bits each\n",
    "\n",
    "// Accessing unpacked arrays\n",
    "unpacked_array[0] = 8'hAA;           // Set first element\n",
    "memory[100] = 32'h12345678;          // Set element at index 100\n",
    "\n",
    "// Multi-dimensional unpacked arrays\n",
    "int matrix [0:7][0:7];               // 8x8 matrix\n",
    "matrix[2][3] = 42;                   // Set element at row 2, column 3\n",
    "```\n",
    "\n",
    "##### Dynamic Arrays\n",
    "Arrays whose size can be changed during runtime.\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array [];\n",
    "\n",
    "// Allocate memory\n",
    "dynamic_array = new[10];  // Create array with 10 elements\n",
    "\n",
    "// Access elements\n",
    "dynamic_array[0] = 100;\n",
    "dynamic_array[9] = 200;\n",
    "\n",
    "// Resize array\n",
    "dynamic_array = new[20](dynamic_array);  // Resize to 20, preserve data\n",
    "```\n",
    "\n",
    "##### Comparison: Packed vs. Unpacked\n",
    "\n",
    "| Aspect | Packed | Unpacked |\n",
    "|--------|--------|----------|\n",
    "| Storage | Contiguous bits | Separate elements |\n",
    "| Vector operations | Supported | Not supported |\n",
    "| Bit selection | Supported | Element-wise only |\n",
    "| Memory efficiency | Higher | Lower |\n",
    "| Flexibility | Limited | Higher |\n",
    "\n",
    "#### 2.7 Structures and Unions\n",
    "\n",
    "SystemVerilog supports user-defined composite data types through structures and unions.\n",
    "\n",
    "##### Structures (struct)\n",
    "Group related data items together.\n",
    "\n",
    "```systemverilog\n",
    "// Basic structure definition\n",
    "typedef struct {\n",
    "    logic [7:0] opcode;\n",
    "    logic [15:0] operand1;\n",
    "    logic [15:0] operand2;\n",
    "    logic valid;\n",
    "} instruction_t;\n",
    "\n",
    "// Using the structure\n",
    "instruction_t cpu_instruction;\n",
    "cpu_instruction.opcode = 8'h01;\n",
    "cpu_instruction.operand1 = 16'h1234;\n",
    "cpu_instruction.operand2 = 16'h5678;\n",
    "cpu_instruction.valid = 1'b1;\n",
    "\n",
    "// Packed structures\n",
    "typedef struct packed {\n",
    "    logic [3:0] command;\n",
    "    logic [7:0] address;\n",
    "    logic [7:0] data;\n",
    "    logic parity;\n",
    "} packet_t;\n",
    "\n",
    "packet_t network_packet;\n",
    "// Can be treated as a 20-bit vector\n",
    "logic [19:0] raw_data = network_packet;\n",
    "```\n",
    "\n",
    "##### Unions\n",
    "Allow different data types to share the same memory space.\n",
    "\n",
    "```systemverilog\n",
    "// Union definition\n",
    "typedef union {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word [0:1];\n",
    "    logic [7:0] byte_data [0:3];\n",
    "} data_union_t;\n",
    "\n",
    "// Using the union\n",
    "data_union_t data_reg;\n",
    "data_reg.word = 32'h12345678;\n",
    "\n",
    "// Access the same data in different formats\n",
    "$display(\"Word: %h\", data_reg.word);           // 12345678\n",
    "$display(\"Half[0]: %h\", data_reg.half_word[0]); // 5678\n",
    "$display(\"Half[1]: %h\", data_reg.half_word[1]); // 1234\n",
    "$display(\"Byte[0]: %h\", data_reg.byte_data[0]); // 78\n",
    "```\n",
    "\n",
    "##### Tagged Unions\n",
    "Unions with type information to ensure safe access.\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    logic [7:0] byte_val;\n",
    "    logic [15:0] word_val;\n",
    "    string str_val;\n",
    "} tagged_union_t;\n",
    "\n",
    "tagged_union_t data;\n",
    "\n",
    "// Setting values with tags\n",
    "data = tagged byte_val 8'hAA;\n",
    "data = tagged word_val 16'h1234;\n",
    "data = tagged str_val \"Hello\";\n",
    "\n",
    "// Safe access using case statement\n",
    "case (data) matches\n",
    "    tagged byte_val .b: $display(\"Byte: %h\", b);\n",
    "    tagged word_val .w: $display(\"Word: %h\", w);\n",
    "    tagged str_val .s: $display(\"String: %s\", s);\n",
    "endcase\n",
    "```\n",
    "\n",
    "#### 2.8 Best Practices and Common Pitfalls\n",
    "\n",
    "##### Best Practices\n",
    "\n",
    "1. **Choose appropriate data types:**\n",
    "   ```systemverilog\n",
    "   // Good: Use two-state types for testbenches\n",
    "   int test_counter = 0;\n",
    "   \n",
    "   // Good: Use four-state types for hardware modeling\n",
    "   logic [7:0] data_bus;\n",
    "   ```\n",
    "\n",
    "2. **Use meaningful identifiers:**\n",
    "   ```systemverilog\n",
    "   // Good\n",
    "   logic clock_enable;\n",
    "   logic [7:0] instruction_opcode;\n",
    "   \n",
    "   // Avoid\n",
    "   logic ce;\n",
    "   logic [7:0] data;\n",
    "   ```\n",
    "\n",
    "3. **Initialize variables:**\n",
    "   ```systemverilog\n",
    "   int counter = 0;\n",
    "   logic [3:0] state = 4'b0000;\n",
    "   ```\n",
    "\n",
    "##### Common Pitfalls\n",
    "\n",
    "1. **Mixing four-state and two-state types:**\n",
    "   ```systemverilog\n",
    "   // Problematic: X/Z values will be converted to 0\n",
    "   logic [7:0] four_state = 8'bxxxx_xxxx;\n",
    "   int two_state = four_state;  // X becomes 0\n",
    "   ```\n",
    "\n",
    "2. **Array indexing confusion:**\n",
    "   ```systemverilog\n",
    "   // Packed array - bit selection\n",
    "   logic [7:0] packed_data;\n",
    "   packed_data[0] = 1'b1;  // Sets LSB\n",
    "   \n",
    "   // Unpacked array - element selection\n",
    "   logic [7:0] unpacked_data [0:3];\n",
    "   unpacked_data[0] = 8'hFF;  // Sets first element\n",
    "   ```\n",
    "\n",
    "3. **Signed vs. unsigned operations:**\n",
    "   ```systemverilog\n",
    "   byte signed_val = -1;           // 8'hFF\n",
    "   bit [7:0] unsigned_val = 8'hFF; // 255\n",
    "   \n",
    "   // Comparison might not work as expected\n",
    "   if (signed_val > unsigned_val)  // May not behave as intended\n",
    "   ```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter covered the fundamental building blocks of SystemVerilog:\n",
    "\n",
    "- **Lexical conventions** provide the basic rules for writing SystemVerilog code\n",
    "- **Comments and identifiers** help in code documentation and naming\n",
    "- **Four-state vs. two-state** data types serve different modeling needs\n",
    "- **Integer types** offer various sizes and characteristics for different applications\n",
    "- **Real and string types** handle floating-point numbers and text data\n",
    "- **Arrays** provide both packed and unpacked storage options\n",
    "- **Structures and unions** enable creation of complex data types\n",
    "\n",
    "Understanding these concepts is crucial for writing effective SystemVerilog code, whether for synthesis, simulation, or verification purposes. The next chapter will explore operators and expressions, building upon these fundamental data types."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efdccbe3",
   "metadata": {},
   "source": [
    "### Chapter 3: Operators and Expressions\n",
    "\n",
    "#### Overview\n",
    "\n",
    "SystemVerilog provides a rich set of operators for performing various operations on data. Understanding these operators and their precedence is crucial for writing efficient and correct SystemVerilog code. This chapter covers all major operator categories with practical examples.\n",
    "\n",
    "#### 3.1 Arithmetic Operators\n",
    "\n",
    "Arithmetic operators perform mathematical operations on numeric values.\n",
    "\n",
    "##### Basic Arithmetic Operators\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `+` | Addition | `a + b` |\n",
    "| `-` | Subtraction | `a - b` |\n",
    "| `*` | Multiplication | `a * b` |\n",
    "| `/` | Division | `a / b` |\n",
    "| `%` | Modulus | `a % b` |\n",
    "| `**` | Exponentiation | `a ** b` |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module arithmetic_example;\n",
    "    logic [7:0] a = 8'd25;\n",
    "    logic [7:0] b = 8'd5;\n",
    "    logic [15:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        result = a + b;     // result = 30\n",
    "        result = a - b;     // result = 20\n",
    "        result = a * b;     // result = 125\n",
    "        result = a / b;     // result = 5\n",
    "        result = a % b;     // result = 0 (25 % 5)\n",
    "        result = a ** 2;    // result = 625 (25^2)\n",
    "        \n",
    "        // Signed arithmetic\n",
    "        logic signed [7:0] x = -8'd10;\n",
    "        logic signed [7:0] y = 8'd3;\n",
    "        logic signed [15:0] signed_result;\n",
    "        \n",
    "        signed_result = x + y;  // -7\n",
    "        signed_result = x / y;  // -3 (truncated toward zero)\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Important Notes\n",
    "- Division by zero results in 'x' (unknown)\n",
    "- Integer division truncates toward zero\n",
    "- Modulus result has the same sign as the first operand\n",
    "\n",
    "#### 3.2 Logical and Bitwise Operators\n",
    "\n",
    "##### Logical Operators\n",
    "\n",
    "Logical operators work on entire expressions and return 1-bit results.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&&` | Logical AND | `(a > 0) && (b < 10)` |\n",
    "| `\\|\\|` | Logical OR | `(a == 0) \\|\\| (b == 0)` |\n",
    "| `!` | Logical NOT | `!(a == b)` |\n",
    "\n",
    "##### Bitwise Operators\n",
    "\n",
    "Bitwise operators work on individual bits of operands.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&` | Bitwise AND | `a & b` |\n",
    "| `\\|` | Bitwise OR | `a \\| b` |\n",
    "| `^` | Bitwise XOR | `a ^ b` |\n",
    "| `~` | Bitwise NOT | `~a` |\n",
    "| `~&` | Bitwise NAND | `~&a` or `~(a & b)` |\n",
    "| `~\\|` | Bitwise NOR | `~\\|a` or `~(a \\| b)` |\n",
    "| `~^` or `^~` | Bitwise XNOR | `~^a` or `a ~^ b` |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module logical_bitwise_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1100;\n",
    "    logic [3:0] result;\n",
    "    logic logical_result;\n",
    "    \n",
    "    initial begin\n",
    "        // Bitwise operations\n",
    "        result = a & b;     // 4'b1000\n",
    "        result = a | b;     // 4'b1110\n",
    "        result = a ^ b;     // 4'b0110\n",
    "        result = ~a;        // 4'b0101\n",
    "        result = ~&a;       // 1'b1 (NAND of all bits)\n",
    "        \n",
    "        // Logical operations\n",
    "        logical_result = (a > 0) && (b > 0);  // 1'b1\n",
    "        logical_result = (a == 0) || (b == 0); // 1'b0\n",
    "        logical_result = !(a == b);            // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b\", a, b);\n",
    "        $display(\"a & b = %b\", a & b);\n",
    "        $display(\"a | b = %b\", a | b);\n",
    "        $display(\"a ^ b = %b\", a ^ b);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 3.3 Reduction Operators\n",
    "\n",
    "Reduction operators perform operations across all bits of a single operand, returning a 1-bit result.\n",
    "\n",
    "| Operator | Description | Equivalent |\n",
    "|----------|-------------|------------|\n",
    "| `&` | Reduction AND | `&a` = `a[0] & a[1] & ... & a[n]` |\n",
    "| `\\|` | Reduction OR | `\\|a` = `a[0] \\| a[1] \\| ... \\| a[n]` |\n",
    "| `^` | Reduction XOR | `^a` = `a[0] ^ a[1] ^ ... ^ a[n]` |\n",
    "| `~&` | Reduction NAND | `~(&a)` |\n",
    "| `~\\|` | Reduction NOR | `~(\\|a)` |\n",
    "| `~^` or `^~` | Reduction XNOR | `~(^a)` |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module reduction_example;\n",
    "    logic [7:0] data = 8'b11010010;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        result = &data;   // 1'b0 (not all bits are 1)\n",
    "        result = |data;   // 1'b1 (at least one bit is 1)\n",
    "        result = ^data;   // 1'b1 (odd number of 1s - parity)\n",
    "        result = ~&data;  // 1'b1 (NAND - not all bits are 1)\n",
    "        result = ~|data;  // 1'b0 (NOR - not all bits are 0)\n",
    "        result = ~^data;  // 1'b0 (XNOR - even parity)\n",
    "        \n",
    "        $display(\"data = %b\", data);\n",
    "        $display(\"&data = %b (AND reduction)\", &data);\n",
    "        $display(\"|data = %b (OR reduction)\", |data);\n",
    "        $display(\"^data = %b (XOR reduction - parity)\", ^data);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 3.4 Shift Operators\n",
    "\n",
    "Shift operators move bits left or right within a vector.\n",
    "\n",
    "##### Logical Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<` | Logical left shift | Zeros from right |\n",
    "| `>>` | Logical right shift | Zeros from left |\n",
    "\n",
    "##### Arithmetic Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<<` | Arithmetic left shift | Zeros from right |\n",
    "| `>>>` | Arithmetic right shift | Sign bit from left |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module shift_example;\n",
    "    logic [7:0] data = 8'b10110100;\n",
    "    logic signed [7:0] signed_data = 8'sb10110100; // -76 in decimal\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Logical shifts\n",
    "        result = data << 2;     // 8'b10110100 -> 8'b11010000\n",
    "        result = data >> 2;     // 8'b10110100 -> 8'b00101101\n",
    "        \n",
    "        // Arithmetic shifts\n",
    "        result = data <<< 2;    // Same as logical left shift\n",
    "        result = signed_data >>> 2; // Sign extension: 8'b11101101\n",
    "        \n",
    "        $display(\"Original: %b (%d)\", data, data);\n",
    "        $display(\"Left shift 2: %b\", data << 2);\n",
    "        $display(\"Right shift 2: %b\", data >> 2);\n",
    "        $display(\"Signed data: %b (%d)\", signed_data, signed_data);\n",
    "        $display(\"Arithmetic right shift 2: %b (%d)\", signed_data >>> 2, signed_data >>> 2);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 3.5 Comparison and Equality Operators\n",
    "\n",
    "##### Equality Operators\n",
    "\n",
    "| Operator | Description | X/Z handling |\n",
    "|----------|-------------|--------------|\n",
    "| `==` | Logical equality | X/Z → unknown result |\n",
    "| `!=` | Logical inequality | X/Z → unknown result |\n",
    "| `===` | Case equality | X/Z compared exactly |\n",
    "| `!==` | Case inequality | X/Z compared exactly |\n",
    "\n",
    "##### Relational Operators\n",
    "\n",
    "| Operator | Description |\n",
    "|----------|-------------|\n",
    "| `<` | Less than |\n",
    "| `<=` | Less than or equal |\n",
    "| `>` | Greater than |\n",
    "| `>=` | Greater than or equal |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module comparison_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1010;\n",
    "    logic [3:0] c = 4'b1x1z;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        // Equality comparisons\n",
    "        result = (a == b);      // 1'b1\n",
    "        result = (a != b);      // 1'b0\n",
    "        result = (a == c);      // 1'bx (unknown due to x/z)\n",
    "        result = (a === c);     // 1'b0 (exact comparison)\n",
    "        \n",
    "        // Relational comparisons\n",
    "        result = (a < 4'd15);   // 1'b1\n",
    "        result = (a <= b);      // 1'b1\n",
    "        result = (a > 4'd5);    // 1'b1\n",
    "        result = (a >= b);      // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b, c = %b\", a, b, c);\n",
    "        $display(\"a == b: %b\", a == b);\n",
    "        $display(\"a == c: %b\", a == c);\n",
    "        $display(\"a === c: %b\", a === c);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 3.6 Conditional Operator\n",
    "\n",
    "The conditional operator provides a compact way to select between two values based on a condition.\n",
    "\n",
    "##### Syntax\n",
    "```systemverilog\n",
    "condition ? true_expression : false_expression\n",
    "```\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module conditional_example;\n",
    "    logic [7:0] a = 8'd10;\n",
    "    logic [7:0] b = 8'd20;\n",
    "    logic [7:0] max_val;\n",
    "    logic [7:0] abs_diff;\n",
    "    \n",
    "    initial begin\n",
    "        // Find maximum\n",
    "        max_val = (a > b) ? a : b;  // max_val = 20\n",
    "        \n",
    "        // Absolute difference\n",
    "        abs_diff = (a > b) ? (a - b) : (b - a);  // abs_diff = 10\n",
    "        \n",
    "        // Nested conditional\n",
    "        logic [1:0] sel = 2'b10;\n",
    "        logic [7:0] mux_out;\n",
    "        mux_out = (sel == 2'b00) ? 8'd1 :\n",
    "                  (sel == 2'b01) ? 8'd2 :\n",
    "                  (sel == 2'b10) ? 8'd4 : 8'd8;  // mux_out = 4\n",
    "        \n",
    "        $display(\"max(%d, %d) = %d\", a, b, max_val);\n",
    "        $display(\"abs_diff = %d\", abs_diff);\n",
    "        $display(\"mux_out = %d\", mux_out);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 3.7 Operator Precedence\n",
    "\n",
    "Understanding operator precedence is crucial for writing correct expressions. Operators are listed from highest to lowest precedence:\n",
    "\n",
    "| Precedence | Operators | Description |\n",
    "|------------|-----------|-------------|\n",
    "| 1 (Highest) | `()` `[]` `::` `.` | Parentheses, brackets, scope, member selection |\n",
    "| 2 | `+` `-` `!` `~` `&` `~&` `\\|` `~\\|` `^` `~^` `^~` | Unary operators |\n",
    "| 3 | `**` | Exponentiation |\n",
    "| 4 | `*` `/` `%` | Multiplication, division, modulus |\n",
    "| 5 | `+` `-` | Addition, subtraction |\n",
    "| 6 | `<<` `>>` `<<<` `>>>` | Shift operators |\n",
    "| 7 | `<` `<=` `>` `>=` | Relational operators |\n",
    "| 8 | `==` `!=` `===` `!==` | Equality operators |\n",
    "| 9 | `&` | Bitwise AND |\n",
    "| 10 | `^` `~^` `^~` | Bitwise XOR, XNOR |\n",
    "| 11 | `\\|` | Bitwise OR |\n",
    "| 12 | `&&` | Logical AND |\n",
    "| 13 | `\\|\\|` | Logical OR |\n",
    "| 14 (Lowest) | `?:` | Conditional operator |\n",
    "\n",
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module precedence_example;\n",
    "    logic [7:0] a = 8'd2;\n",
    "    logic [7:0] b = 8'd3;\n",
    "    logic [7:0] c = 8'd4;\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Without parentheses - follows precedence\n",
    "        result = a + b * c;     // 2 + (3 * 4) = 14\n",
    "        \n",
    "        // With parentheses - overrides precedence\n",
    "        result = (a + b) * c;   // (2 + 3) * 4 = 20\n",
    "        \n",
    "        // Complex expression\n",
    "        result = a < b && b < c ? a + b : b * c;\n",
    "        // Evaluated as: ((a < b) && (b < c)) ? (a + b) : (b * c)\n",
    "        // Result: 5 (since 2 < 3 && 3 < 4 is true)\n",
    "        \n",
    "        $display(\"a + b * c = %d\", a + b * c);\n",
    "        $display(\"(a + b) * c = %d\", (a + b) * c);\n",
    "        $display(\"Complex expression = %d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Best Practices\n",
    "\n",
    "1. **Use parentheses for clarity**: Even when not required by precedence, parentheses make expressions more readable.\n",
    "\n",
    "2. **Be careful with signed/unsigned mixing**: SystemVerilog has specific rules for mixed arithmetic.\n",
    "\n",
    "3. **Use case equality for X/Z values**: Use `===` and `!==` when you need to compare X and Z values exactly.\n",
    "\n",
    "4. **Consider bit widths**: Ensure your result variables are wide enough to hold the operation results.\n",
    "\n",
    "5. **Use reduction operators efficiently**: They're powerful for checking conditions across all bits.\n",
    "\n",
    "#### Summary\n",
    "\n",
    "SystemVerilog operators provide powerful tools for data manipulation and decision making. Key points to remember:\n",
    "\n",
    "- Arithmetic operators follow standard mathematical rules with special handling for division and modulus\n",
    "- Logical operators work on expressions, bitwise operators work on individual bits\n",
    "- Reduction operators collapse multi-bit values to single bits\n",
    "- Shift operators provide both logical and arithmetic variants\n",
    "- Comparison operators include both standard and case-sensitive versions\n",
    "- The conditional operator enables compact selection logic\n",
    "- Operator precedence follows intuitive mathematical conventions but should be clarified with parentheses when in doubt\n",
    "\n",
    "Understanding these operators and their interactions is fundamental to writing effective SystemVerilog code for both design and verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42901edd",
   "metadata": {},
   "source": [
    "### Chapter 4: Control Flow Statements\n",
    "\n",
    "Control flow statements in SystemVerilog allow you to control the execution path of your code based on conditions and loops. This chapter covers all essential control structures used in both synthesizable RTL design and testbench development.\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.1 if-else Statements\n",
    "\n",
    "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog.\n",
    "\n",
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "if (condition1) begin\n",
    "    // statements\n",
    "end else if (condition2) begin\n",
    "    // statements\n",
    "end else begin\n",
    "    // statements\n",
    "end\n",
    "```\n",
    "\n",
    "##### Single Statement (without begin-end)\n",
    "\n",
    "```systemverilog\n",
    "if (condition)\n",
    "    statement;\n",
    "else\n",
    "    statement;\n",
    "```\n",
    "\n",
    "##### Practical Examples\n",
    "\n",
    "##### Example 1: Simple Comparator\n",
    "```systemverilog\n",
    "module comparator(\n",
    "    input logic [7:0] a, b,\n",
    "    output logic gt, eq, lt\n",
    ");\n",
    "    always_comb begin\n",
    "        if (a > b) begin\n",
    "            gt = 1'b1;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b0;\n",
    "        end else if (a == b) begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b1;\n",
    "            lt = 1'b0;\n",
    "        end else begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b1;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Example 2: Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder(\n",
    "    input logic [7:0] data_in,\n",
    "    output logic [2:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "    always_comb begin\n",
    "        if (data_in[7])\n",
    "            encoded_out = 3'd7;\n",
    "        else if (data_in[6])\n",
    "            encoded_out = 3'd6;\n",
    "        else if (data_in[5])\n",
    "            encoded_out = 3'd5;\n",
    "        else if (data_in[4])\n",
    "            encoded_out = 3'd4;\n",
    "        else if (data_in[3])\n",
    "            encoded_out = 3'd3;\n",
    "        else if (data_in[2])\n",
    "            encoded_out = 3'd2;\n",
    "        else if (data_in[1])\n",
    "            encoded_out = 3'd1;\n",
    "        else if (data_in[0])\n",
    "            encoded_out = 3'd0;\n",
    "        else\n",
    "            encoded_out = 3'd0;\n",
    "            \n",
    "        valid = |data_in; // OR reduction\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Best Practices for if-else\n",
    "- Always use `begin-end` blocks for multiple statements\n",
    "- Use `always_comb` for combinational logic\n",
    "- Use `always_ff` for sequential logic\n",
    "- Avoid complex nested conditions when possible\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.2 Case Statements\n",
    "\n",
    "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values.\n",
    "\n",
    "##### case Statement\n",
    "\n",
    "The standard `case` statement performs exact matching including X and Z values.\n",
    "\n",
    "```systemverilog\n",
    "case (expression)\n",
    "    value1: statement1;\n",
    "    value2: statement2;\n",
    "    value3, value4: statement3; // Multiple values\n",
    "    default: default_statement;\n",
    "endcase\n",
    "```\n",
    "\n",
    "##### Example: ALU Design\n",
    "```systemverilog\n",
    "module alu(\n",
    "    input logic [3:0] opcode,\n",
    "    input logic [7:0] a, b,\n",
    "    output logic [7:0] result,\n",
    "    output logic zero\n",
    ");\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            4'b0000: result = a + b;        // ADD\n",
    "            4'b0001: result = a - b;        // SUB\n",
    "            4'b0010: result = a & b;        // AND\n",
    "            4'b0011: result = a | b;        // OR\n",
    "            4'b0100: result = a ^ b;        // XOR\n",
    "            4'b0101: result = ~a;           // NOT\n",
    "            4'b0110: result = a << 1;       // Shift left\n",
    "            4'b0111: result = a >> 1;       // Shift right\n",
    "            default: result = 8'h00;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 8'h00);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### casex Statement\n",
    "\n",
    "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
    "\n",
    "```systemverilog\n",
    "casex (data)\n",
    "    4'b1???: // Matches any 4-bit value starting with 1\n",
    "        result = \"starts_with_1\";\n",
    "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
    "        result = \"second_bit_1\";\n",
    "    default:\n",
    "        result = \"other\";\n",
    "endcase\n",
    "```\n",
    "\n",
    "##### Example: Instruction Decoder\n",
    "```systemverilog\n",
    "module instruction_decoder(\n",
    "    input logic [7:0] instruction,\n",
    "    output logic [2:0] op_type\n",
    ");\n",
    "    always_comb begin\n",
    "        casex (instruction)\n",
    "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
    "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
    "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
    "            8'b011?????: op_type = 3'b100;  // Logic\n",
    "            8'b1???????: op_type = 3'b101;  // Branch\n",
    "            default:     op_type = 3'b000;  // NOP\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### casez Statement\n",
    "\n",
    "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
    "\n",
    "```systemverilog\n",
    "casez (selector)\n",
    "    4'b1zzz: output = input1;\n",
    "    4'bz1zz: output = input2;\n",
    "    default: output = default_val;\n",
    "endcase\n",
    "```\n",
    "\n",
    "##### Case Statement Guidelines\n",
    "- Always include a `default` case\n",
    "- Use `casex` for don't-care matching\n",
    "- Use `casez` when only Z should be treated as don't-care\n",
    "- Avoid overlapping case items\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.3 unique and priority Modifiers\n",
    "\n",
    "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results.\n",
    "\n",
    "##### unique Modifier\n",
    "\n",
    "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
    "\n",
    "```systemverilog\n",
    "unique case (state)\n",
    "    IDLE:  next_state = START;\n",
    "    START: next_state = ACTIVE;\n",
    "    ACTIVE: next_state = DONE;\n",
    "    DONE:  next_state = IDLE;\n",
    "endcase\n",
    "```\n",
    "\n",
    "##### priority Modifier\n",
    "\n",
    "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
    "\n",
    "```systemverilog\n",
    "priority case (1'b1)\n",
    "    error_flag:     status = ERROR;\n",
    "    warning_flag:   status = WARNING;\n",
    "    ready_flag:     status = READY;\n",
    "    default:        status = IDLE;\n",
    "endcase\n",
    "```\n",
    "\n",
    "##### Example: State Machine with unique\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    READ = 2'b01,\n",
    "    WRITE = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm(\n",
    "    input logic clk, rst_n, start, rw,\n",
    "    output logic busy, done\n",
    ");\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            current_state <= IDLE;\n",
    "        else\n",
    "            current_state <= next_state;\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        unique case (current_state)\n",
    "            IDLE: begin\n",
    "                if (start)\n",
    "                    next_state = rw ? WRITE : READ;\n",
    "                else\n",
    "                    next_state = IDLE;\n",
    "            end\n",
    "            READ: next_state = DONE;\n",
    "            WRITE: next_state = DONE;\n",
    "            DONE: next_state = IDLE;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign busy = (current_state != IDLE);\n",
    "    assign done = (current_state == DONE);\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.4 Loop Statements\n",
    "\n",
    "SystemVerilog provides several loop constructs for different use cases.\n",
    "\n",
    "##### for Loop\n",
    "\n",
    "The `for` loop is used when the number of iterations is known.\n",
    "\n",
    "```systemverilog\n",
    "for (initialization; condition; increment) begin\n",
    "    // statements\n",
    "end\n",
    "```\n",
    "\n",
    "###### Example: Parallel-to-Serial Converter\n",
    "```systemverilog\n",
    "module parallel_to_serial(\n",
    "    input logic clk, rst_n, load,\n",
    "    input logic [7:0] parallel_in,\n",
    "    output logic serial_out, done\n",
    ");\n",
    "    logic [7:0] shift_reg;\n",
    "    logic [2:0] count;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= 8'h00;\n",
    "            count <= 3'd0;\n",
    "        end else if (load) begin\n",
    "            shift_reg <= parallel_in;\n",
    "            count <= 3'd0;\n",
    "        end else if (count < 3'd7) begin\n",
    "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
    "            count <= count + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign serial_out = shift_reg[7];\n",
    "    assign done = (count == 3'd7);\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### Example: Generate Loop for Parameterized Design\n",
    "```systemverilog\n",
    "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic cout\n",
    ");\n",
    "    logic [WIDTH:0] carry;\n",
    "    \n",
    "    assign carry[0] = cin;\n",
    "    \n",
    "    generate\n",
    "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
    "            full_adder fa (\n",
    "                .a(a[i]),\n",
    "                .b(b[i]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(sum[i]),\n",
    "                .cout(carry[i+1])\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign cout = carry[WIDTH];\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### while Loop\n",
    "\n",
    "The `while` loop continues as long as the condition is true.\n",
    "\n",
    "```systemverilog\n",
    "while (condition) begin\n",
    "    // statements\n",
    "end\n",
    "```\n",
    "\n",
    "###### Example: Testbench with while Loop\n",
    "```systemverilog\n",
    "module tb_counter;\n",
    "    logic clk, rst_n, enable;\n",
    "    logic [3:0] count;\n",
    "    integer test_cycles;\n",
    "    \n",
    "    counter dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        enable = 0;\n",
    "        test_cycles = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        #10 enable = 1;\n",
    "        \n",
    "        while (test_cycles < 20) begin\n",
    "            @(posedge clk);\n",
    "            $display(\"Cycle %0d: count = %0d\", test_cycles, count);\n",
    "            test_cycles++;\n",
    "        end\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### do-while Loop\n",
    "\n",
    "The `do-while` loop executes at least once before checking the condition.\n",
    "\n",
    "```systemverilog\n",
    "do begin\n",
    "    // statements\n",
    "end while (condition);\n",
    "```\n",
    "\n",
    "###### Example: Random Test Generation\n",
    "```systemverilog\n",
    "class random_test;\n",
    "    rand bit [7:0] data;\n",
    "    \n",
    "    function void generate_unique_values();\n",
    "        bit [7:0] prev_value;\n",
    "        \n",
    "        do begin\n",
    "            randomize();\n",
    "        end while (data == prev_value);\n",
    "        \n",
    "        prev_value = data;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.5 foreach Loops\n",
    "\n",
    "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
    "\n",
    "```systemverilog\n",
    "foreach (array_name[i]) begin\n",
    "    // statements using array_name[i]\n",
    "end\n",
    "```\n",
    "\n",
    "##### Example: Array Processing\n",
    "```systemverilog\n",
    "module array_processor;\n",
    "    logic [7:0] data_array[16];\n",
    "    logic [7:0] sum;\n",
    "    integer i;\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize array\n",
    "        foreach (data_array[i]) begin\n",
    "            data_array[i] = i * 2;\n",
    "        end\n",
    "        \n",
    "        // Calculate sum\n",
    "        sum = 0;\n",
    "        foreach (data_array[i]) begin\n",
    "            sum += data_array[i];\n",
    "        end\n",
    "        \n",
    "        $display(\"Array sum = %0d\", sum);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Example: Multi-dimensional Array\n",
    "```systemverilog\n",
    "module matrix_operations;\n",
    "    logic [7:0] matrix[4][4];\n",
    "    logic [7:0] row_sum[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize matrix\n",
    "        foreach (matrix[i]) begin\n",
    "            foreach (matrix[i][j]) begin\n",
    "                matrix[i][j] = i + j;\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Calculate row sums\n",
    "        foreach (row_sum[i]) begin\n",
    "            row_sum[i] = 0;\n",
    "            foreach (matrix[i][j]) begin\n",
    "                row_sum[i] += matrix[i][j];\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Display results\n",
    "        foreach (row_sum[i]) begin\n",
    "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.6 repeat Statements\n",
    "\n",
    "The `repeat` statement executes a block a specified number of times.\n",
    "\n",
    "```systemverilog\n",
    "repeat (expression) begin\n",
    "    // statements\n",
    "end\n",
    "```\n",
    "\n",
    "##### Example: Clock Generation\n",
    "```systemverilog\n",
    "module clock_generator;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        \n",
    "        repeat (100) begin\n",
    "            #5 clk = ~clk;\n",
    "            #5 clk = ~clk;\n",
    "        end\n",
    "        \n",
    "        $display(\"Generated 100 clock cycles\");\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Example: Shift Register Test\n",
    "```systemverilog\n",
    "module shift_register_test;\n",
    "    logic clk, rst_n, serial_in;\n",
    "    logic [7:0] parallel_out;\n",
    "    \n",
    "    shift_register dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        serial_in = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        \n",
    "        // Shift in pattern 10110011\n",
    "        repeat (8) begin\n",
    "            @(posedge clk);\n",
    "            serial_in = $random;\n",
    "        end\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $display(\"Final parallel output: %b\", parallel_out);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.7 break and continue Statements\n",
    "\n",
    "SystemVerilog supports `break` and `continue` statements for loop control.\n",
    "\n",
    "##### break Statement\n",
    "\n",
    "The `break` statement exits the innermost loop immediately.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (error_condition)\n",
    "        break;\n",
    "    // normal processing\n",
    "end\n",
    "```\n",
    "\n",
    "##### continue Statement\n",
    "\n",
    "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (skip_condition)\n",
    "        continue;\n",
    "    // processing for valid iterations\n",
    "end\n",
    "```\n",
    "\n",
    "###### Example: Data Validation Loop\n",
    "```systemverilog\n",
    "module data_validator;\n",
    "    logic [7:0] data_stream[100];\n",
    "    logic [7:0] valid_data[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize test data\n",
    "        foreach (data_stream[i]) begin\n",
    "            data_stream[i] = $random;\n",
    "        end\n",
    "        \n",
    "        // Process data with validation\n",
    "        foreach (data_stream[i]) begin\n",
    "            // Skip invalid data (value 0 or 255)\n",
    "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
    "                $display(\"Skipping invalid data at index %0d: %0d\", \n",
    "                        i, data_stream[i]);\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            // Break on error pattern\n",
    "            if (data_stream[i] == 8'hFF) begin\n",
    "                $display(\"Error pattern detected at index %0d\", i);\n",
    "                break;\n",
    "            end\n",
    "            \n",
    "            // Store valid data\n",
    "            valid_data.push_back(data_stream[i]);\n",
    "        end\n",
    "        \n",
    "        $display(\"Processed %0d valid data items\", valid_data.size());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### Example: Search Algorithm\n",
    "```systemverilog\n",
    "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
    "    foreach (array[i]) begin\n",
    "        if (array[i] == target) begin\n",
    "            return i;  // Found match, return index\n",
    "        end\n",
    "        \n",
    "        // Skip processing for special values\n",
    "        if (array[i] == 8'hXX) begin\n",
    "            continue;\n",
    "        end\n",
    "        \n",
    "        // Additional processing could go here\n",
    "    end\n",
    "    \n",
    "    return -1; // Not found\n",
    "endfunction\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 4.8 Best Practices and Guidelines\n",
    "\n",
    "##### Control Flow Best Practices\n",
    "\n",
    "1. **Use appropriate control structures**:\n",
    "   - `if-else` for simple conditions\n",
    "   - `case` for multi-way branching\n",
    "   - `unique case` for mutually exclusive conditions\n",
    "   - `priority case` for prioritized conditions\n",
    "\n",
    "2. **Always include default cases**:\n",
    "   ```systemverilog\n",
    "   case (opcode)\n",
    "       4'b0000: result = a + b;\n",
    "       4'b0001: result = a - b;\n",
    "       default: result = 8'h00;  // Always include\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "3. **Use proper blocking assignments**:\n",
    "   - Use `=` in `always_comb` blocks\n",
    "   - Use `<=` in `always_ff` blocks\n",
    "\n",
    "4. **Avoid complex nested conditions**:\n",
    "   ```systemverilog\n",
    "   // Instead of deeply nested if-else\n",
    "   if (condition1) begin\n",
    "       if (condition2) begin\n",
    "           if (condition3) begin\n",
    "               // deeply nested\n",
    "           end\n",
    "       end\n",
    "   end\n",
    "   \n",
    "   // Use early returns or case statements\n",
    "   case ({condition1, condition2, condition3})\n",
    "       3'b111: // handle case\n",
    "       3'b110: // handle case\n",
    "       default: // handle default\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "### Synthesis Considerations\n",
    "\n",
    "1. **Combinational vs Sequential Logic**:\n",
    "   - Use `always_comb` for combinational logic\n",
    "   - Use `always_ff` for sequential logic\n",
    "\n",
    "2. **Avoid latches**:\n",
    "   - Always assign values to all outputs in all branches\n",
    "   - Use default assignments\n",
    "\n",
    "3. **Resource implications**:\n",
    "   - Complex case statements may require large multiplexers\n",
    "   - Consider priority encoders for one-hot cases\n",
    "\n",
    "### Testbench Specific Guidelines\n",
    "\n",
    "1. **Use unlimited loops carefully**:\n",
    "   ```systemverilog\n",
    "   // Good: bounded loop\n",
    "   repeat (1000) @(posedge clk);\n",
    "   \n",
    "   // Risky: unlimited loop\n",
    "   while (1) begin\n",
    "       // ensure there's an exit condition\n",
    "   end\n",
    "   ```\n",
    "\n",
    "2. **Use foreach for array iteration**:\n",
    "   ```systemverilog\n",
    "   // Preferred\n",
    "   foreach (array[i]) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   \n",
    "   // Less preferred\n",
    "   for (int i = 0; i < array.size(); i++) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   ```\n",
    "\n",
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "Control flow statements are fundamental to SystemVerilog design and verification. Key takeaways:\n",
    "\n",
    "- **if-else statements** provide basic conditional execution\n",
    "- **case statements** offer clean multi-way branching with variants (casex, casez)\n",
    "- **unique and priority modifiers** specify design intent and improve synthesis\n",
    "- **Loop statements** (for, while, do-while, foreach, repeat) handle iterative operations\n",
    "- **break and continue** provide fine-grained loop control\n",
    "- Proper use of control flow statements is crucial for both synthesizable RTL and testbench code\n",
    "\n",
    "Understanding these control structures and their appropriate usage will enable you to write efficient, readable, and synthesizable SystemVerilog code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5608e22",
   "metadata": {},
   "source": [
    "## Part II: Design Constructs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0fab52e",
   "metadata": {},
   "source": [
    "### Chapter 5: Modules and Interfaces\n",
    "\n",
    "#### Table of Contents\n",
    "1. [Module Basics](#module-basics)\n",
    "2. [Port Declarations and Directions](#port-declarations-and-directions)\n",
    "3. [Parameters and Localparams](#parameters-and-localparams)\n",
    "4. [Generate Blocks](#generate-blocks)\n",
    "5. [Introduction to Interfaces](#introduction-to-interfaces)\n",
    "6. [Modports and Clocking Blocks](#modports-and-clocking-blocks)\n",
    "\n",
    "---\n",
    "\n",
    "#### Module Basics\n",
    "\n",
    "Modules are the fundamental building blocks of SystemVerilog designs. They encapsulate functionality and provide a way to create hierarchical designs through instantiation.\n",
    "\n",
    "##### Basic Module Structure\n",
    "\n",
    "```systemverilog\n",
    "module module_name #(\n",
    "    // Parameters (optional)\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    // Port declarations\n",
    "    input  logic clk,\n",
    "    input  logic reset_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Module body - internal logic\n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n)\n",
    "            data_out <= '0;\n",
    "        else\n",
    "            data_out <= data_in;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Module Instantiation\n",
    "\n",
    "```systemverilog\n",
    "// Named port connections (recommended)\n",
    "module_name #(.WIDTH(16)) inst_name (\n",
    "    .clk(system_clk),\n",
    "    .reset_n(sys_reset),\n",
    "    .data_in(input_data),\n",
    "    .data_out(output_data)\n",
    ");\n",
    "\n",
    "// Positional port connections (not recommended for complex modules)\n",
    "module_name #(16) inst_name (system_clk, sys_reset, input_data, output_data);\n",
    "```\n",
    "\n",
    "##### Key Module Concepts\n",
    "\n",
    "**Scope and Hierarchy**: Each module creates its own scope. Internal signals and variables are not accessible from outside the module unless explicitly connected through ports.\n",
    "\n",
    "**Instance vs Module**: A module is the template/definition, while an instance is a specific instantiation of that module in your design.\n",
    "\n",
    "---\n",
    "\n",
    "#### Port Declarations and Directions\n",
    "\n",
    "SystemVerilog provides several ways to declare module ports, offering more flexibility than traditional Verilog.\n",
    "\n",
    "##### Port Directions\n",
    "\n",
    "```systemverilog\n",
    "module port_example (\n",
    "    input  logic        clk,           // Input port\n",
    "    output logic        valid,         // Output port\n",
    "    inout  wire         bidir_signal,  // Bidirectional port\n",
    "    ref    int          shared_var     // Reference port (SystemVerilog)\n",
    ");\n",
    "```\n",
    "\n",
    "##### ANSI-Style Port Declarations (Recommended)\n",
    "\n",
    "```systemverilog\n",
    "module counter #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic             clk,\n",
    "    input  logic             reset_n,\n",
    "    input  logic             enable,\n",
    "    input  logic             load,\n",
    "    input  logic [WIDTH-1:0] load_value,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic             overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH-1:0] count_reg;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            count_reg <= '0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (load) begin\n",
    "            count_reg <= load_value;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            {overflow, count_reg} <= count_reg + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign count = count_reg;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Non-ANSI Style (Legacy)\n",
    "\n",
    "```systemverilog\n",
    "module counter (clk, reset_n, enable, count);\n",
    "    parameter WIDTH = 8;\n",
    "    \n",
    "    input             clk;\n",
    "    input             reset_n;\n",
    "    input             enable;\n",
    "    output [WIDTH-1:0] count;\n",
    "    \n",
    "    // Port declarations separate from module header\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Advanced Port Features\n",
    "\n",
    "**Interface Ports**:\n",
    "```systemverilog\n",
    "module processor (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    memory_if.master mem_bus,  // Interface port\n",
    "    axi4_if.slave    axi_port\n",
    ");\n",
    "```\n",
    "\n",
    "**Unpacked Array Ports**:\n",
    "```systemverilog\n",
    "module multi_port (\n",
    "    input  logic [7:0] data_in [0:3],   // Array of inputs\n",
    "    output logic [7:0] data_out [0:3]   // Array of outputs\n",
    ");\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Parameters and Localparams\n",
    "\n",
    "Parameters provide a way to create configurable, reusable modules. They allow customization at instantiation time.\n",
    "\n",
    "##### Parameter Types\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_module #(\n",
    "    // Type parameters\n",
    "    parameter type DATA_TYPE = logic [31:0],\n",
    "    parameter type ADDR_TYPE = logic [15:0],\n",
    "    \n",
    "    // Value parameters\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16,\n",
    "    parameter int DEPTH = 1024,\n",
    "    \n",
    "    // String parameters\n",
    "    parameter string MODE = \"NORMAL\",\n",
    "    \n",
    "    // Real parameters\n",
    "    parameter real FREQUENCY = 100.0\n",
    ") (\n",
    "    input  logic      clk,\n",
    "    input  DATA_TYPE  data_in,\n",
    "    input  ADDR_TYPE  address,\n",
    "    output DATA_TYPE  data_out\n",
    ");\n",
    "```\n",
    "\n",
    "##### Localparam Usage\n",
    "\n",
    "Localparams are parameters that cannot be overridden during instantiation. They're typically used for derived values.\n",
    "\n",
    "```systemverilog\n",
    "module memory #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 10\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    // Localparams derived from parameters\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    localparam int BYTES_PER_WORD = DATA_WIDTH / 8;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        if (we)\n",
    "            mem_array[addr] <= wdata;\n",
    "        rdata <= mem_array[addr];\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Parameter Override Examples\n",
    "\n",
    "```systemverilog\n",
    "// Override during instantiation\n",
    "memory #(\n",
    "    .DATA_WIDTH(64),\n",
    "    .ADDR_WIDTH(12)\n",
    ") ram_inst (\n",
    "    .clk(clk),\n",
    "    .we(write_enable),\n",
    "    .addr(address),\n",
    "    .wdata(write_data),\n",
    "    .rdata(read_data)\n",
    ");\n",
    "\n",
    "// Using defparam (not recommended)\n",
    "defparam ram_inst.DATA_WIDTH = 64;\n",
    "defparam ram_inst.ADDR_WIDTH = 12;\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Generate Blocks\n",
    "\n",
    "Generate blocks allow you to create repetitive hardware structures and conditional compilation based on parameters.\n",
    "\n",
    "##### Generate For Loops\n",
    "\n",
    "```systemverilog\n",
    "module parallel_adder #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int STAGES = 4\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic             cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic             cout\n",
    ");\n",
    "\n",
    "    localparam int BITS_PER_STAGE = WIDTH / STAGES;\n",
    "    \n",
    "    logic [STAGES:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[STAGES];\n",
    "    \n",
    "    // Generate multiple adder stages\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : adder_stage\n",
    "            logic [BITS_PER_STAGE-1:0] stage_sum;\n",
    "            logic                      stage_cout;\n",
    "            \n",
    "            full_adder #(.WIDTH(BITS_PER_STAGE)) fa_inst (\n",
    "                .a(a[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .b(b[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(stage_sum),\n",
    "                .cout(stage_cout)\n",
    "            );\n",
    "            \n",
    "            assign sum[i*BITS_PER_STAGE +: BITS_PER_STAGE] = stage_sum;\n",
    "            assign carry[i+1] = stage_cout;\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Generate If-Else\n",
    "\n",
    "```systemverilog\n",
    "module configurable_memory #(\n",
    "    parameter int    DATA_WIDTH = 32,\n",
    "    parameter int    ADDR_WIDTH = 10,\n",
    "    parameter string MEMORY_TYPE = \"BLOCK\"  // \"BLOCK\" or \"DISTRIBUTED\"\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    generate\n",
    "        if (MEMORY_TYPE == \"BLOCK\") begin : block_memory\n",
    "            // Use block RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "                rdata <= mem[addr];\n",
    "            end\n",
    "            \n",
    "        end else if (MEMORY_TYPE == \"DISTRIBUTED\") begin : dist_memory\n",
    "            // Use distributed RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "            end\n",
    "            \n",
    "            assign rdata = mem[addr];  // Combinational read\n",
    "            \n",
    "        end else begin : error_memory\n",
    "            // Generate compile-time error for invalid parameter\n",
    "            initial begin\n",
    "                $error(\"Invalid MEMORY_TYPE parameter: %s\", MEMORY_TYPE);\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Generate Case\n",
    "\n",
    "```systemverilog\n",
    "module priority_encoder #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [$clog2(WIDTH)-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    generate\n",
    "        case (WIDTH)\n",
    "            4: begin : enc_4bit\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        4'b???1: {valid, encoded_out} = {1'b1, 2'd0};\n",
    "                        4'b??10: {valid, encoded_out} = {1'b1, 2'd1};\n",
    "                        4'b?100: {valid, encoded_out} = {1'b1, 2'd2};\n",
    "                        4'b1000: {valid, encoded_out} = {1'b1, 2'd3};\n",
    "                        default: {valid, encoded_out} = {1'b0, 2'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            8: begin : enc_8bit\n",
    "                // Implementation for 8-bit encoder\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        8'b???????1: {valid, encoded_out} = {1'b1, 3'd0};\n",
    "                        8'b??????10: {valid, encoded_out} = {1'b1, 3'd1};\n",
    "                        8'b?????100: {valid, encoded_out} = {1'b1, 3'd2};\n",
    "                        8'b????1000: {valid, encoded_out} = {1'b1, 3'd3};\n",
    "                        8'b???10000: {valid, encoded_out} = {1'b1, 3'd4};\n",
    "                        8'b??100000: {valid, encoded_out} = {1'b1, 3'd5};\n",
    "                        8'b?1000000: {valid, encoded_out} = {1'b1, 3'd6};\n",
    "                        8'b10000000: {valid, encoded_out} = {1'b1, 3'd7};\n",
    "                        default:     {valid, encoded_out} = {1'b0, 3'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            default: begin : enc_generic\n",
    "                // Generic implementation for other widths\n",
    "                always_comb begin\n",
    "                    encoded_out = '0;\n",
    "                    valid = 1'b0;\n",
    "                    for (int i = 0; i < WIDTH; i++) begin\n",
    "                        if (data_in[i]) begin\n",
    "                            encoded_out = i[$clog2(WIDTH)-1:0];\n",
    "                            valid = 1'b1;\n",
    "                            break;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Introduction to Interfaces\n",
    "\n",
    "Interfaces provide a powerful way to group related signals and simplify connections between modules. They help reduce port lists and improve code maintainability.\n",
    "\n",
    "##### Basic Interface Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16\n",
    ") (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    // Interface signals\n",
    "    logic                    valid;\n",
    "    logic                    ready;\n",
    "    logic                    we;\n",
    "    logic [ADDR_WIDTH-1:0]   addr;\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic                    error;\n",
    "    \n",
    "    // Tasks and functions can be defined in interfaces\n",
    "    task write_transaction(\n",
    "        input logic [ADDR_WIDTH-1:0] address,\n",
    "        input logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b1;\n",
    "        addr <= address;\n",
    "        wdata <= data;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        valid <= 1'b0;\n",
    "        we <= 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    task read_transaction(\n",
    "        input  logic [ADDR_WIDTH-1:0] address,\n",
    "        output logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b0;\n",
    "        addr <= address;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        data = rdata;\n",
    "        valid <= 1'b0;\n",
    "    endtask\n",
    "\n",
    "endinterface\n",
    "```\n",
    "\n",
    "##### Using Interfaces in Modules\n",
    "\n",
    "```systemverilog\n",
    "// Memory controller module\n",
    "module memory_controller (\n",
    "    memory_if.slave  cpu_if,    // CPU interface (slave perspective)\n",
    "    memory_if.master mem_if     // Memory interface (master perspective)\n",
    ");\n",
    "\n",
    "    // Interface connection logic\n",
    "    always_comb begin\n",
    "        // Forward CPU requests to memory\n",
    "        mem_if.valid = cpu_if.valid;\n",
    "        mem_if.we    = cpu_if.we;\n",
    "        mem_if.addr  = cpu_if.addr;\n",
    "        mem_if.wdata = cpu_if.wdata;\n",
    "        \n",
    "        // Forward memory responses to CPU\n",
    "        cpu_if.ready = mem_if.ready;\n",
    "        cpu_if.rdata = mem_if.rdata;\n",
    "        cpu_if.error = mem_if.error;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Memory module\n",
    "module memory (\n",
    "    memory_if.slave mem_if\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**mem_if.ADDR_WIDTH;\n",
    "    logic [mem_if.DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge mem_if.clk or negedge mem_if.reset_n) begin\n",
    "        if (!mem_if.reset_n) begin\n",
    "            mem_if.ready <= 1'b0;\n",
    "            mem_if.rdata <= '0;\n",
    "            mem_if.error <= 1'b0;\n",
    "        end else begin\n",
    "            mem_if.ready <= mem_if.valid;\n",
    "            mem_if.error <= 1'b0;\n",
    "            \n",
    "            if (mem_if.valid) begin\n",
    "                if (mem_if.we) begin\n",
    "                    mem_array[mem_if.addr] <= mem_if.wdata;\n",
    "                end else begin\n",
    "                    mem_if.rdata <= mem_array[mem_if.addr];\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Interface Instantiation and Connection\n",
    "\n",
    "```systemverilog\n",
    "module top_level;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Interface instances\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) cpu_mem_if(clk, reset_n);\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) ctrl_mem_if(clk, reset_n);\n",
    "    \n",
    "    // Module instances\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .reset_n(reset_n),\n",
    "        .mem_if(cpu_mem_if.master)  // CPU is master\n",
    "    );\n",
    "    \n",
    "    memory_controller ctrl_inst (\n",
    "        .cpu_if(cpu_mem_if.slave),   // Controller is slave to CPU\n",
    "        .mem_if(ctrl_mem_if.master)  // Controller is master to memory\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .mem_if(ctrl_mem_if.slave)   // Memory is slave\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Modports and Clocking Blocks\n",
    "\n",
    "Modports define different views of an interface for different modules, while clocking blocks provide synchronous timing control.\n",
    "\n",
    "##### Modports\n",
    "\n",
    "Modports specify which signals are inputs, outputs, or inouts from a particular module's perspective.\n",
    "\n",
    "```systemverilog\n",
    "interface axi4_lite_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 32\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "\n",
    "    // Write Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  awaddr;\n",
    "    logic [2:0]             awprot;\n",
    "    logic                   awvalid;\n",
    "    logic                   awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  wdata;\n",
    "    logic [(DATA_WIDTH/8)-1:0] wstrb;\n",
    "    logic                   wvalid;\n",
    "    logic                   wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [1:0]             bresp;\n",
    "    logic                   bvalid;\n",
    "    logic                   bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  araddr;\n",
    "    logic [2:0]             arprot;\n",
    "    logic                   arvalid;\n",
    "    logic                   arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  rdata;\n",
    "    logic [1:0]             rresp;\n",
    "    logic                   rvalid;\n",
    "    logic                   rready;\n",
    "    \n",
    "    // Master modport (drives address/data, receives responses)\n",
    "    modport master (\n",
    "        input  aclk, aresetn,\n",
    "        output awaddr, awprot, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wvalid,\n",
    "        input  wready,\n",
    "        input  bresp, bvalid,\n",
    "        output bready,\n",
    "        output araddr, arprot, arvalid,\n",
    "        input  arready,\n",
    "        input  rdata, rresp, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (receives address/data, drives responses)\n",
    "    modport slave (\n",
    "        input  aclk, aresetn,\n",
    "        input  awaddr, awprot, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wvalid,\n",
    "        output wready,\n",
    "        output bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  araddr, arprot, arvalid,\n",
    "        output arready,\n",
    "        output rdata, rresp, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (all inputs for verification)\n",
    "    modport monitor (\n",
    "        input aclk, aresetn,\n",
    "        input awaddr, awprot, awvalid, awready,\n",
    "        input wdata, wstrb, wvalid, wready,\n",
    "        input bresp, bvalid, bready,\n",
    "        input araddr, arprot, arvalid, arready,\n",
    "        input rdata, rresp, rvalid, rready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```\n",
    "\n",
    "##### Clocking Blocks\n",
    "\n",
    "Clocking blocks define synchronous timing relationships and provide a clean way to handle clocked signals in testbenches.\n",
    "\n",
    "```systemverilog\n",
    "interface processor_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [31:0] instruction;\n",
    "    logic [31:0] pc;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    logic        stall;\n",
    "    logic        flush;\n",
    "    \n",
    "    // Clocking block for testbench use\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #2ns;  // Input skew and output delay\n",
    "        \n",
    "        input  pc, valid, ready;\n",
    "        output instruction, stall, flush;\n",
    "    endclocking\n",
    "    \n",
    "    // Separate clocking block for different timing requirements\n",
    "    clocking slow_cb @(posedge clk);\n",
    "        default input #5ns output #10ns;\n",
    "        \n",
    "        input  pc, valid;\n",
    "        output instruction;\n",
    "    endclocking\n",
    "    \n",
    "    // Modports with clocking blocks\n",
    "    modport tb (\n",
    "        clocking cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        output pc, valid, ready,\n",
    "        input  instruction, stall, flush\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```\n",
    "\n",
    "##### Advanced Clocking Block Example\n",
    "\n",
    "```systemverilog\n",
    "interface memory_test_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [15:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking block with different timing for different signals\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        default input #2ns output #1ns;\n",
    "        \n",
    "        output addr, wdata, we, re, valid;\n",
    "        input  rdata, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Monitor clocking block samples everything\n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        default input #1step;\n",
    "        \n",
    "        input addr, wdata, rdata, we, re, valid, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Synchronous reset clocking block\n",
    "    clocking reset_cb @(posedge clk);\n",
    "        input reset_n;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (\n",
    "        clocking driver_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport monitor (\n",
    "        clocking monitor_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        input  addr, wdata, we, re, valid,\n",
    "        output rdata, ready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```\n",
    "\n",
    "##### Using Clocking Blocks in Testbenches\n",
    "\n",
    "```systemverilog\n",
    "module memory_testbench;\n",
    "    logic clk = 0;\n",
    "    logic reset_n;\n",
    "    \n",
    "    always #5ns clk = ~clk;  // 100MHz clock\n",
    "    \n",
    "    memory_test_if mem_if(clk, reset_n);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    memory dut (\n",
    "        .mem_if(mem_if.dut)\n",
    "    );\n",
    "    \n",
    "    // Test program using clocking blocks\n",
    "    initial begin\n",
    "        reset_n = 0;\n",
    "        ##2 reset_n = 1;  // Wait 2 clock cycles\n",
    "        \n",
    "        // Write operation using clocking block\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.wdata <= 32'hDEADBEEF;\n",
    "        mem_if.driver_cb.we    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;  // Wait 1 clock cycle\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);  // Wait for ready\n",
    "        \n",
    "        mem_if.driver_cb.we    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##2;  // Wait before read\n",
    "        \n",
    "        // Read operation\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.re    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);\n",
    "        \n",
    "        $display(\"Read data: %h\", mem_if.driver_cb.rdata);\n",
    "        \n",
    "        mem_if.driver_cb.re    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##5;\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter covered the essential concepts of SystemVerilog modules and interfaces:\n",
    "\n",
    "**Modules** form the basic building blocks with proper port declarations and hierarchical instantiation capabilities.\n",
    "\n",
    "**Parameters and localparams** enable configurable and reusable designs with type safety and parameter validation.\n",
    "\n",
    "**Generate blocks** provide powerful compile-time code generation for creating repetitive structures and conditional compilation.\n",
    "\n",
    "**Interfaces** simplify complex designs by grouping related signals and providing reusable communication protocols.\n",
    "\n",
    "**Modports** define different perspectives of interfaces for various modules, ensuring proper signal direction and access control.\n",
    "\n",
    "**Clocking blocks** provide precise timing control for synchronous designs, particularly useful in verification environments.\n",
    "\n",
    "These features work together to create scalable, maintainable, and reusable SystemVerilog designs that can handle complex digital systems efficiently.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c3242ed",
   "metadata": {},
   "source": [
    "### Chapter 6: Always Blocks and Processes\n",
    "\n",
    "#### Introduction\n",
    "\n",
    "Always blocks are fundamental constructs in SystemVerilog that describe how hardware behaves over time. They define processes that execute continuously during simulation and represent different types of hardware structures. SystemVerilog provides three specialized always blocks that make design intent clearer and help avoid common modeling mistakes.\n",
    "\n",
    "#### 6.1 Types of Always Blocks\n",
    "\n",
    "SystemVerilog introduces three specialized always blocks:\n",
    "\n",
    "- `always_comb` - For combinational logic\n",
    "- `always_ff` - For sequential logic (flip-flops)\n",
    "- `always_latch` - For latches\n",
    "\n",
    "These replace the generic `always` block from Verilog and provide better checking and clearer intent.\n",
    "\n",
    "#### 6.2 always_comb for Combinational Logic\n",
    "\n",
    "The `always_comb` block is used to model combinational logic where outputs change immediately when inputs change.\n",
    "\n",
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_comb begin\n",
    "    // Combinational logic statements\n",
    "end\n",
    "```\n",
    "\n",
    "##### Key Features\n",
    "\n",
    "- Automatically sensitive to all inputs (no sensitivity list needed)\n",
    "- Executes immediately when any input changes\n",
    "- Should not contain clocked logic or memory elements\n",
    "- Helps catch incomplete sensitivity lists\n",
    "\n",
    "##### Examples\n",
    "\n",
    "###### Simple Multiplexer\n",
    "```systemverilog\n",
    "module mux2to1 (\n",
    "    input  logic sel,\n",
    "    input  logic a, b,\n",
    "    output logic y\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        y = b;\n",
    "    else\n",
    "        y = a;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### ALU Example\n",
    "```systemverilog\n",
    "module simple_alu (\n",
    "    input  logic [3:0] a, b,\n",
    "    input  logic [1:0] op,\n",
    "    output logic [3:0] result,\n",
    "    output logic       zero\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    case (op)\n",
    "        2'b00: result = a + b;    // Add\n",
    "        2'b01: result = a - b;    // Subtract\n",
    "        2'b10: result = a & b;    // AND\n",
    "        2'b11: result = a | b;    // OR\n",
    "        default: result = 4'b0;\n",
    "    endcase\n",
    "    \n",
    "    zero = (result == 4'b0);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder (\n",
    "    input  logic [7:0] req,\n",
    "    output logic [2:0] grant,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    valid = |req;  // OR reduction - true if any bit set\n",
    "    \n",
    "    if (req[7])      grant = 3'd7;\n",
    "    else if (req[6]) grant = 3'd6;\n",
    "    else if (req[5]) grant = 3'd5;\n",
    "    else if (req[4]) grant = 3'd4;\n",
    "    else if (req[3]) grant = 3'd3;\n",
    "    else if (req[2]) grant = 3'd2;\n",
    "    else if (req[1]) grant = 3'd1;\n",
    "    else if (req[0]) grant = 3'd0;\n",
    "    else             grant = 3'd0;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 6.3 always_ff for Sequential Logic\n",
    "\n",
    "The `always_ff` block is used to model sequential logic elements like flip-flops and registers.\n",
    "\n",
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    // Sequential logic statements\n",
    "end\n",
    "\n",
    "// With reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset logic\n",
    "    end else begin\n",
    "        // Normal clocked logic\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### Key Features\n",
    "\n",
    "- Must have a clocking event in sensitivity list\n",
    "- Models memory elements (flip-flops, registers)\n",
    "- Can include asynchronous reset/set\n",
    "- Should use non-blocking assignments (<=) for clocked logic\n",
    "\n",
    "##### Examples\n",
    "\n",
    "###### Simple D Flip-Flop\n",
    "```systemverilog\n",
    "module dff (\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        q <= 1'b0;\n",
    "    else\n",
    "        q <= d;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### Counter with Enable\n",
    "```systemverilog\n",
    "module counter (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       enable,\n",
    "    input  logic       load,\n",
    "    input  logic [7:0] load_value,\n",
    "    output logic [7:0] count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        count <= 8'b0;\n",
    "    end else if (load) begin\n",
    "        count <= load_value;\n",
    "    end else if (enable) begin\n",
    "        count <= count + 1;\n",
    "    end\n",
    "    // If neither load nor enable, count maintains its value\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### Shift Register\n",
    "```systemverilog\n",
    "module shift_register #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic             shift_en,\n",
    "    input  logic             serial_in,\n",
    "    output logic             serial_out,\n",
    "    output logic [WIDTH-1:0] parallel_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] shift_reg;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        shift_reg <= '0;\n",
    "    end else if (shift_en) begin\n",
    "        shift_reg <= {shift_reg[WIDTH-2:0], serial_in};\n",
    "    end\n",
    "end\n",
    "\n",
    "assign serial_out = shift_reg[WIDTH-1];\n",
    "assign parallel_out = shift_reg;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###### State Machine Example\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    ACTIVE = 2'b01,\n",
    "    WAIT = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm (\n",
    "    input  logic   clk,\n",
    "    input  logic   rst_n,\n",
    "    input  logic   start,\n",
    "    input  logic   ready,\n",
    "    output logic   busy,\n",
    "    output logic   complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic (combinational)\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (start)\n",
    "                next_state = ACTIVE;\n",
    "            else\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (ready)\n",
    "                next_state = WAIT;\n",
    "            else\n",
    "                next_state = ACTIVE;\n",
    "        end\n",
    "        \n",
    "        WAIT: begin\n",
    "            next_state = DONE;\n",
    "        end\n",
    "        \n",
    "        DONE: begin\n",
    "            next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic (combinational)\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 6.4 always_latch for Latches\n",
    "\n",
    "The `always_latch` block is used to model transparent latches, though latches are generally discouraged in synchronous design.\n",
    "\n",
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_latch begin\n",
    "    // Latch logic statements\n",
    "end\n",
    "```\n",
    "\n",
    "##### Key Features\n",
    "\n",
    "- Models level-sensitive storage elements\n",
    "- Should be avoided in most synchronous designs\n",
    "- Can cause timing issues and make verification difficult\n",
    "- Sometimes used for specific analog or mixed-signal applications\n",
    "\n",
    "##### Example\n",
    "\n",
    "```systemverilog\n",
    "module d_latch (\n",
    "    input  logic enable,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_latch begin\n",
    "    if (enable)\n",
    "        q = d;\n",
    "    // When enable is low, q retains its value (latch behavior)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 6.5 Blocking vs. Non-Blocking Assignments\n",
    "\n",
    "Understanding the difference between blocking (=) and non-blocking (<=) assignments is crucial for proper hardware modeling.\n",
    "\n",
    "##### Blocking Assignments (=)\n",
    "\n",
    "- Execute immediately in sequence\n",
    "- Used in combinational logic (`always_comb`)\n",
    "- Model wire-like behavior\n",
    "- Can create race conditions if misused\n",
    "\n",
    "##### Non-Blocking Assignments (<=)\n",
    "\n",
    "- Scheduled to execute at end of time step\n",
    "- Used in sequential logic (`always_ff`)\n",
    "- Model register-like behavior\n",
    "- Prevent race conditions in clocked logic\n",
    "\n",
    "##### Examples Comparing Both\n",
    "\n",
    "###### Combinational Logic - Use Blocking (=)\n",
    "```systemverilog\n",
    "// Correct - using blocking assignments\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    y = temp | c;\n",
    "end\n",
    "\n",
    "// Incorrect - non-blocking in combinational logic\n",
    "always_comb begin\n",
    "    temp <= a & b;  // Wrong!\n",
    "    y <= temp | c;  // Wrong! - temp not updated yet\n",
    "end\n",
    "```\n",
    "\n",
    "###### Sequential Logic - Use Non-Blocking (<=)\n",
    "```systemverilog\n",
    "// Correct - using non-blocking assignments\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Creates shift register\n",
    "end\n",
    "\n",
    "// Incorrect - blocking in sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 = d;\n",
    "    q2 = q1;   // Both update to 'd' simultaneously - not a shift register!\n",
    "end\n",
    "```\n",
    "\n",
    "##### Best Practices Summary\n",
    "\n",
    "1. **Combinational logic (`always_comb`)**: Use blocking assignments (=)\n",
    "2. **Sequential logic (`always_ff`)**: Use non-blocking assignments (<=)\n",
    "3. **Mixed assignments**: Never mix blocking and non-blocking in the same always block\n",
    "\n",
    "#### 6.6 Race Conditions and Common Pitfalls\n",
    "\n",
    "##### Race Condition Example\n",
    "\n",
    "```systemverilog\n",
    "// Problematic code - race condition\n",
    "module race_example (\n",
    "    input  logic clk,\n",
    "    input  logic d,\n",
    "    output logic q1, q2\n",
    ");\n",
    "\n",
    "// Two separate always blocks updating at same time\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    q2 <= q1;  // Race condition! Order of execution matters\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```systemverilog\n",
    "// Better approach - combine into one always block\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Now guaranteed to work correctly\n",
    "end\n",
    "```\n",
    "\n",
    "##### Incomplete Sensitivity Lists (Verilog issue fixed by always_comb)\n",
    "\n",
    "```systemverilog\n",
    "// Old Verilog style - error prone\n",
    "always @(a, b) begin  // Forgot 'c' in sensitivity list!\n",
    "    y = a & b;\n",
    "    z = y | c;        // 'z' won't update when 'c' changes\n",
    "end\n",
    "\n",
    "// SystemVerilog solution - automatic sensitivity\n",
    "always_comb begin\n",
    "    y = a & b;\n",
    "    z = y | c;        // Automatically sensitive to a, b, and c\n",
    "end\n",
    "```\n",
    "\n",
    "#### 6.7 Process Control and Advanced Topics\n",
    "\n",
    "##### Multiple Clock Domains\n",
    "\n",
    "```systemverilog\n",
    "module dual_clock_design (\n",
    "    input  logic clk1, clk2,\n",
    "    input  logic rst_n,\n",
    "    input  logic data_in,\n",
    "    output logic data_out\n",
    ");\n",
    "\n",
    "logic ff1, ff2;\n",
    "\n",
    "// Clock domain 1\n",
    "always_ff @(posedge clk1 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff1 <= 1'b0;\n",
    "    else\n",
    "        ff1 <= data_in;\n",
    "end\n",
    "\n",
    "// Clock domain 2\n",
    "always_ff @(posedge clk2 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff2 <= 1'b0;\n",
    "    else\n",
    "        ff2 <= ff1;  // Potential metastability issue!\n",
    "end\n",
    "\n",
    "assign data_out = ff2;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Generate Blocks with Always Blocks\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_register #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter STAGES = 4\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] pipe_reg [STAGES-1:0];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < STAGES; i++) begin : pipe_stage\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n) begin\n",
    "                pipe_reg[i] <= '0;\n",
    "            end else begin\n",
    "                if (i == 0)\n",
    "                    pipe_reg[i] <= data_in;\n",
    "                else\n",
    "                    pipe_reg[i] <= pipe_reg[i-1];\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = pipe_reg[STAGES-1];\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 6.8 Best Practices and Guidelines\n",
    "\n",
    "##### Design Guidelines\n",
    "\n",
    "1. **Use appropriate always block types**:\n",
    "   - `always_comb` for combinational logic\n",
    "   - `always_ff` for sequential logic\n",
    "   - Avoid `always_latch` unless specifically needed\n",
    "\n",
    "2. **Assignment types**:\n",
    "   - Blocking (=) in `always_comb`\n",
    "   - Non-blocking (<=) in `always_ff`\n",
    "   - Never mix both types in the same block\n",
    "\n",
    "3. **Reset strategy**:\n",
    "   - Use asynchronous reset for critical paths\n",
    "   - Consider synchronous reset for better timing\n",
    "   - Initialize all registers consistently\n",
    "\n",
    "4. **Avoid common mistakes**:\n",
    "   - Incomplete case statements\n",
    "   - Inferred latches from incomplete if-else chains\n",
    "   - Multiple drivers to same signal\n",
    "\n",
    "##### Code Style Example\n",
    "\n",
    "```systemverilog\n",
    "module good_style_example (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic [7:0] data_in,\n",
    "    input  logic       enable,\n",
    "    output logic [7:0] data_out,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "// Sequential logic - use always_ff with non-blocking\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        data_out <= 8'b0;\n",
    "        valid    <= 1'b0;\n",
    "    end else if (enable) begin\n",
    "        data_out <= data_in;\n",
    "        valid    <= 1'b1;\n",
    "    end else begin\n",
    "        valid    <= 1'b0;\n",
    "        // data_out retains its value\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Always blocks are the cornerstone of behavioral modeling in SystemVerilog. The three specialized types (`always_comb`, `always_ff`, `always_latch`) provide clear intent and help prevent common coding errors. Understanding when to use blocking vs. non-blocking assignments is crucial for creating hardware that behaves as intended. Following the best practices outlined in this chapter will lead to more reliable, synthesizable, and maintainable code.\n",
    "\n",
    "#### Key Takeaways\n",
    "\n",
    "- Use `always_comb` for combinational logic with blocking assignments (=)\n",
    "- Use `always_ff` for sequential logic with non-blocking assignments (<=)\n",
    "- Avoid `always_latch` unless specifically required\n",
    "- Be consistent with reset strategies\n",
    "- Understand race conditions and how to avoid them\n",
    "- Always consider the hardware implications of your code"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "899c327a",
   "metadata": {},
   "source": [
    "### Chapter 7: Functions and Tasks\n",
    "\n",
    "Functions and tasks are essential constructs in SystemVerilog that allow you to create reusable blocks of code, improving modularity and maintainability. While they serve similar purposes, they have distinct characteristics and use cases.\n",
    "\n",
    "#### 7.1 Function Declarations and Calls\n",
    "\n",
    "Functions in SystemVerilog are subroutines that return a value and execute in zero simulation time. They are ideal for computational operations and combinational logic.\n",
    "\n",
    "##### Basic Function Syntax\n",
    "\n",
    "```systemverilog\n",
    "function [return_type] function_name ([arguments]);\n",
    "    // Function body\n",
    "    return return_value;\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Simple Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module function_examples;\n",
    "    \n",
    "    // Function to add two integers\n",
    "    function int add(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function to find maximum of two values\n",
    "    function int max(int x, int y);\n",
    "        if (x > y)\n",
    "            return x;\n",
    "        else\n",
    "            return y;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with bit vector operations\n",
    "    function logic [7:0] reverse_bits(logic [7:0] data);\n",
    "        logic [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            result[i] = data[7-i];\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int result1, result2, result3;\n",
    "        logic [7:0] original = 8'b10110100;\n",
    "        logic [7:0] reversed;\n",
    "        \n",
    "        result1 = add(15, 25);           // Returns 40\n",
    "        result2 = max(100, 50);          // Returns 100\n",
    "        reversed = reverse_bits(original); // Returns 8'b00101101\n",
    "        \n",
    "        $display(\"Add result: %d\", result1);\n",
    "        $display(\"Max result: %d\", result2);\n",
    "        $display(\"Original: %b, Reversed: %b\", original, reversed);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Functions with Different Return Types\n",
    "\n",
    "```systemverilog\n",
    "module function_types;\n",
    "    \n",
    "    // Function returning a structure\n",
    "    typedef struct {\n",
    "        int quotient;\n",
    "        int remainder;\n",
    "    } div_result_t;\n",
    "    \n",
    "    function div_result_t divide(int dividend, int divisor);\n",
    "        div_result_t result;\n",
    "        result.quotient = dividend / divisor;\n",
    "        result.remainder = dividend % divisor;\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Function returning an array\n",
    "    function logic [3:0] [7:0] create_pattern(logic [7:0] base);\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            pattern[i] = base << i;\n",
    "        end\n",
    "        return pattern;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        div_result_t div_res;\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        \n",
    "        div_res = divide(17, 5);\n",
    "        pattern = create_pattern(8'b00001111);\n",
    "        \n",
    "        $display(\"17/5 = %d remainder %d\", div_res.quotient, div_res.remainder);\n",
    "        \n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            $display(\"Pattern[%d]: %b\", i, pattern[i]);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 7.2 Task Declarations and Calls\n",
    "\n",
    "Tasks are subroutines that can consume simulation time and don't return values directly. They can have input, output, and inout arguments, making them suitable for complex operations and time-consuming activities.\n",
    "\n",
    "##### Basic Task Syntax\n",
    "\n",
    "```systemverilog\n",
    "task task_name ([arguments]);\n",
    "    // Task body\n",
    "endtask\n",
    "```\n",
    "\n",
    "##### Task Examples\n",
    "\n",
    "```systemverilog\n",
    "module task_examples;\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] data;\n",
    "    logic valid;\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Task to wait for a number of clock cycles\n",
    "    task wait_cycles(int num_cycles);\n",
    "        repeat(num_cycles) @(posedge clk);\n",
    "    endtask\n",
    "    \n",
    "    // Task to send data with handshaking\n",
    "    task send_data(input logic [7:0] send_data, output logic done);\n",
    "        data = send_data;\n",
    "        valid = 1'b1;\n",
    "        @(posedge clk);\n",
    "        valid = 1'b0;\n",
    "        done = 1'b1;\n",
    "        @(posedge clk);\n",
    "        done = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    // Task with multiple outputs\n",
    "    task analyze_data(input logic [7:0] input_data, \n",
    "                      output int ones_count, \n",
    "                      output int zeros_count,\n",
    "                      output logic parity);\n",
    "        ones_count = 0;\n",
    "        zeros_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            if (input_data[i])\n",
    "                ones_count++;\n",
    "            else\n",
    "                zeros_count++;\n",
    "        end\n",
    "        \n",
    "        parity = ^input_data; // XOR reduction for parity\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        logic done;\n",
    "        int ones, zeros;\n",
    "        logic par;\n",
    "        \n",
    "        // Wait for some cycles\n",
    "        wait_cycles(3);\n",
    "        \n",
    "        // Send some data\n",
    "        send_data(8'hA5, done);\n",
    "        $display(\"Data sent, done = %b\", done);\n",
    "        \n",
    "        // Analyze data\n",
    "        analyze_data(8'b11010110, ones, zeros, par);\n",
    "        $display(\"Ones: %d, Zeros: %d, Parity: %b\", ones, zeros, par);\n",
    "        \n",
    "        #100 $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 7.3 Automatic vs. Static Lifetime\n",
    "\n",
    "The lifetime of variables in functions and tasks can be either static (default) or automatic. This affects how variables are allocated and whether they retain values between calls.\n",
    "\n",
    "##### Static Lifetime (Default)\n",
    "\n",
    "```systemverilog\n",
    "module static_lifetime;\n",
    "    \n",
    "    // Static function - variables retain values between calls\n",
    "    function int counter();\n",
    "        int count = 0;  // Initialized only once\n",
    "        count++;\n",
    "        return count;\n",
    "    endfunction\n",
    "    \n",
    "    // Static task\n",
    "    task static_task();\n",
    "        static int call_count = 0;\n",
    "        call_count++;\n",
    "        $display(\"Static task called %d times\", call_count);\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Counter: %d\", counter()); // Prints 1\n",
    "        $display(\"Counter: %d\", counter()); // Prints 2\n",
    "        $display(\"Counter: %d\", counter()); // Prints 3\n",
    "        \n",
    "        static_task(); // Prints: Static task called 1 times\n",
    "        static_task(); // Prints: Static task called 2 times\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Automatic Lifetime\n",
    "\n",
    "```systemverilog\n",
    "module automatic_lifetime;\n",
    "    \n",
    "    // Automatic function - fresh variables for each call\n",
    "    function automatic int factorial(int n);\n",
    "        if (n <= 1)\n",
    "            return 1;\n",
    "        else\n",
    "            return n * factorial(n-1); // Recursive call possible\n",
    "    endfunction\n",
    "    \n",
    "    // Automatic task\n",
    "    task automatic print_sequence(int start, int count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            $display(\"Value: %d\", start + i);\n",
    "            #10; // Can consume time\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"5! = %d\", factorial(5)); // Prints 120\n",
    "        \n",
    "        // Multiple concurrent task calls\n",
    "        fork\n",
    "            print_sequence(10, 3);\n",
    "            print_sequence(20, 3);\n",
    "        join\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 7.4 Pass by Reference\n",
    "\n",
    "SystemVerilog supports passing arguments by reference using the `ref` keyword, allowing functions and tasks to modify the original variables.\n",
    "\n",
    "##### Pass by Reference Examples\n",
    "\n",
    "```systemverilog\n",
    "module pass_by_reference;\n",
    "    \n",
    "    // Function with reference arguments\n",
    "    function automatic void swap(ref int a, ref int b);\n",
    "        int temp = a;\n",
    "        a = b;\n",
    "        b = temp;\n",
    "    endfunction\n",
    "    \n",
    "    // Task to initialize an array by reference\n",
    "    task automatic init_array(ref int arr[10], input int init_value);\n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            arr[i] = init_value + i;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Function to modify a structure by reference\n",
    "    typedef struct {\n",
    "        int x, y;\n",
    "        string name;\n",
    "    } point_t;\n",
    "    \n",
    "    function automatic void move_point(ref point_t p, int dx, int dy);\n",
    "        p.x += dx;\n",
    "        p.y += dy;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int x = 10, y = 20;\n",
    "        int my_array[10];\n",
    "        point_t my_point = '{100, 200, \"PointA\"};\n",
    "        \n",
    "        $display(\"Before swap: x=%d, y=%d\", x, y);\n",
    "        swap(x, y);\n",
    "        $display(\"After swap: x=%d, y=%d\", x, y);\n",
    "        \n",
    "        init_array(my_array, 50);\n",
    "        $display(\"Array elements: %p\", my_array);\n",
    "        \n",
    "        $display(\"Before move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "        move_point(my_point, 15, -25);\n",
    "        $display(\"After move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 7.5 Return Statements in Functions\n",
    "\n",
    "Functions must return a value, and the return statement determines what value is returned. You can have multiple return statements in a function.\n",
    "\n",
    "##### Multiple Return Statements\n",
    "\n",
    "```systemverilog\n",
    "module return_statements;\n",
    "    \n",
    "    // Function with multiple return points\n",
    "    function automatic string grade_letter(int score);\n",
    "        if (score >= 90)\n",
    "            return \"A\";\n",
    "        else if (score >= 80)\n",
    "            return \"B\"; \n",
    "        else if (score >= 70)\n",
    "            return \"C\";\n",
    "        else if (score >= 60)\n",
    "            return \"D\";\n",
    "        else\n",
    "            return \"F\";\n",
    "    endfunction\n",
    "    \n",
    "    // Function with early return for error checking\n",
    "    function automatic real safe_divide(real dividend, real divisor);\n",
    "        if (divisor == 0.0) begin\n",
    "            $error(\"Division by zero attempted\");\n",
    "            return 0.0; // Early return for error case\n",
    "        end\n",
    "        return dividend / divisor;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with complex logic and multiple returns\n",
    "    function automatic int find_first_one(logic [31:0] data);\n",
    "        for (int i = 0; i < 32; i++) begin\n",
    "            if (data[i] == 1'b1)\n",
    "                return i; // Return position of first '1'\n",
    "        end\n",
    "        return -1; // Return -1 if no '1' found\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        string letter;\n",
    "        real result;\n",
    "        int position;\n",
    "        \n",
    "        letter = grade_letter(85);\n",
    "        $display(\"Score 85 gets grade: %s\", letter);\n",
    "        \n",
    "        result = safe_divide(10.0, 3.0);\n",
    "        $display(\"10.0 / 3.0 = %f\", result);\n",
    "        \n",
    "        result = safe_divide(5.0, 0.0); // Will show error\n",
    "        \n",
    "        position = find_first_one(32'h00008000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "        \n",
    "        position = find_first_one(32'h00000000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 7.6 Void Functions\n",
    "\n",
    "Void functions don't return a value and are similar to tasks, but they execute in zero simulation time and cannot contain timing control statements.\n",
    "\n",
    "##### Void Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module void_functions;\n",
    "    \n",
    "    int global_counter = 0;\n",
    "    logic [7:0] memory [256];\n",
    "    \n",
    "    // Void function to increment global counter\n",
    "    function automatic void increment_counter(int step);\n",
    "        global_counter += step;\n",
    "    endfunction\n",
    "    \n",
    "    // Void function to initialize memory\n",
    "    function automatic void init_memory(logic [7:0] pattern);\n",
    "        for (int i = 0; i < 256; i++) begin\n",
    "            memory[i] = pattern ^ i[7:0];\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Void function for debug printing\n",
    "    function automatic void debug_print(string msg, int value);\n",
    "        $display(\"[DEBUG %0t] %s: %d\", $time, msg, value);\n",
    "    endfunction\n",
    "    \n",
    "    // Void function with reference parameter\n",
    "    function automatic void reset_array(ref int arr[]);\n",
    "        foreach(arr[i]) begin\n",
    "            arr[i] = 0;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int test_array[5] = '{1, 2, 3, 4, 5};\n",
    "        \n",
    "        debug_print(\"Initial counter\", global_counter);\n",
    "        \n",
    "        increment_counter(5);\n",
    "        debug_print(\"After increment\", global_counter);\n",
    "        \n",
    "        init_memory(8'hAA);\n",
    "        debug_print(\"Memory[0]\", memory[0]);\n",
    "        debug_print(\"Memory[1]\", memory[1]);\n",
    "        debug_print(\"Memory[255]\", memory[255]);\n",
    "        \n",
    "        $display(\"Before reset: %p\", test_array);\n",
    "        reset_array(test_array);\n",
    "        $display(\"After reset: %p\", test_array);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Best Practices and Guidelines\n",
    "\n",
    "##### When to Use Functions vs. Tasks\n",
    "\n",
    "**Use Functions when:**\n",
    "- You need to return a single value\n",
    "- The operation is purely combinational\n",
    "- No timing control is needed\n",
    "- The operation should complete in zero simulation time\n",
    "\n",
    "**Use Tasks when:**\n",
    "- You need multiple outputs\n",
    "- Timing control is required\n",
    "- The operation may consume simulation time\n",
    "- You need to model sequential behavior\n",
    "\n",
    "##### Function and Task Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "module design_guidelines;\n",
    "    \n",
    "    // Good: Pure function with clear purpose\n",
    "    function automatic int absolute_value(int value);\n",
    "        return (value < 0) ? -value : value;\n",
    "    endfunction\n",
    "    \n",
    "    // Good: Task with clear interface and timing\n",
    "    task automatic wait_for_ready(ref logic ready_signal, input int timeout_cycles);\n",
    "        int cycle_count = 0;\n",
    "        while (!ready_signal && cycle_count < timeout_cycles) begin\n",
    "            @(posedge clk);\n",
    "            cycle_count++;\n",
    "        end\n",
    "        if (cycle_count >= timeout_cycles) begin\n",
    "            $error(\"Timeout waiting for ready signal\");\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Good: Function with appropriate use of reference\n",
    "    function automatic void normalize_vector(ref real vector[3]);\n",
    "        real magnitude = $sqrt(vector[0]**2 + vector[1]**2 + vector[2]**2);\n",
    "        if (magnitude != 0.0) begin\n",
    "            vector[0] /= magnitude;\n",
    "            vector[1] /= magnitude;\n",
    "            vector[2] /= magnitude;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Functions and tasks are powerful constructs in SystemVerilog that enable code reuse and modular design:\n",
    "\n",
    "- **Functions** return values, execute in zero time, and are ideal for combinational logic\n",
    "- **Tasks** can have multiple outputs, consume time, and are suited for sequential operations\n",
    "- **Automatic lifetime** creates fresh variables for each call and enables recursion\n",
    "- **Static lifetime** (default) preserves variable values between calls\n",
    "- **Pass by reference** allows modification of original variables\n",
    "- **Void functions** provide task-like behavior without return values but in zero time\n",
    "\n",
    "Understanding when and how to use functions and tasks effectively will greatly improve your SystemVerilog code organization and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "750c75a5",
   "metadata": {},
   "source": [
    "### Chapter 8: Advanced Data Types\n",
    "\n",
    "SystemVerilog provides powerful data types that go far beyond the basic wire and reg types found in traditional Verilog. These advanced data types enable more efficient modeling, better code organization, and improved verification capabilities.\n",
    "\n",
    "#### 8.1 Dynamic Arrays\n",
    "\n",
    "Dynamic arrays allow you to create arrays whose size can be determined and modified at runtime, providing flexibility for handling variable amounts of data.\n",
    "\n",
    "##### Declaration and Basic Usage\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array[];\n",
    "\n",
    "// Allocating memory\n",
    "initial begin\n",
    "    dynamic_array = new[10]; // Create array with 10 elements\n",
    "    \n",
    "    // Initialize values\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        dynamic_array[i] = i * 2;\n",
    "    end\n",
    "    \n",
    "    // Display values\n",
    "    $display(\"Array size: %0d\", dynamic_array.size());\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        $display(\"dynamic_array[%0d] = %0d\", i, dynamic_array[i]);\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### Dynamic Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module dynamic_array_methods;\n",
    "    int data[];\n",
    "    \n",
    "    initial begin\n",
    "        // Allocate initial array\n",
    "        data = new[5];\n",
    "        \n",
    "        // Initialize with values\n",
    "        data = '{10, 20, 30, 40, 50};\n",
    "        \n",
    "        $display(\"Original array size: %0d\", data.size());\n",
    "        \n",
    "        // Delete array (deallocate memory)\n",
    "        data.delete();\n",
    "        $display(\"After delete, size: %0d\", data.size());\n",
    "        \n",
    "        // Reallocate with different size\n",
    "        data = new[8];\n",
    "        $display(\"New array size: %0d\", data.size());\n",
    "        \n",
    "        // Copy from another array\n",
    "        int source[] = '{1, 2, 3, 4};\n",
    "        data = new[source.size()](source);\n",
    "        \n",
    "        $display(\"Copied array:\");\n",
    "        foreach(data[i]) $display(\"data[%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Multidimensional Dynamic Arrays\n",
    "\n",
    "```systemverilog\n",
    "// 2D dynamic array\n",
    "int matrix[][];\n",
    "\n",
    "initial begin\n",
    "    // Allocate 3x4 matrix\n",
    "    matrix = new[3];\n",
    "    foreach(matrix[i]) begin\n",
    "        matrix[i] = new[4];\n",
    "    end\n",
    "    \n",
    "    // Initialize matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            matrix[i][j] = i * 4 + j;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Display matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            $write(\"%3d \", matrix[i][j]);\n",
    "        end\n",
    "        $display(\"\");\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### 8.2 Associative Arrays\n",
    "\n",
    "Associative arrays store elements in a sparse manner, indexed by any data type rather than consecutive integers. They're ideal for lookup tables and sparse data structures.\n",
    "\n",
    "##### Basic Associative Arrays\n",
    "\n",
    "```systemverilog\n",
    "module associative_arrays;\n",
    "    // String-indexed associative array\n",
    "    int lookup_table[string];\n",
    "    \n",
    "    // Bit-indexed associative array\n",
    "    string name_table[bit[31:0]];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate string-indexed array\n",
    "        lookup_table[\"apple\"] = 100;\n",
    "        lookup_table[\"banana\"] = 200;\n",
    "        lookup_table[\"cherry\"] = 300;\n",
    "        \n",
    "        // Access elements\n",
    "        $display(\"apple value: %0d\", lookup_table[\"apple\"]);\n",
    "        \n",
    "        // Check if key exists\n",
    "        if (lookup_table.exists(\"grape\")) begin\n",
    "            $display(\"Grape found: %0d\", lookup_table[\"grape\"]);\n",
    "        end else begin\n",
    "            $display(\"Grape not found\");\n",
    "        end\n",
    "        \n",
    "        // Populate bit-indexed array\n",
    "        name_table[32'h1001] = \"Alice\";\n",
    "        name_table[32'h2002] = \"Bob\";\n",
    "        name_table[32'h3003] = \"Charlie\";\n",
    "        \n",
    "        $display(\"ID 0x1001: %s\", name_table[32'h1001]);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Associative Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module assoc_array_methods;\n",
    "    int grades[string];\n",
    "    string student_names[$];\n",
    "    int grade_values[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate array\n",
    "        grades[\"Alice\"] = 85;\n",
    "        grades[\"Bob\"] = 92;\n",
    "        grades[\"Charlie\"] = 78;\n",
    "        grades[\"Diana\"] = 96;\n",
    "        \n",
    "        $display(\"Number of students: %0d\", grades.num());\n",
    "        \n",
    "        // Get all keys and values\n",
    "        grades.first(student_names);\n",
    "        grades.second(grade_values);\n",
    "        \n",
    "        $display(\"\\nAll students and grades:\");\n",
    "        for (int i = 0; i < student_names.size(); i++) begin\n",
    "            $display(\"%s: %0d\", student_names[i], grade_values[i]);\n",
    "        end\n",
    "        \n",
    "        // Iterate through array\n",
    "        string name;\n",
    "        $display(\"\\nUsing next() method:\");\n",
    "        if (grades.first(name)) begin\n",
    "            do begin\n",
    "                $display(\"%s: %0d\", name, grades[name]);\n",
    "            end while (grades.next(name));\n",
    "        end\n",
    "        \n",
    "        // Delete specific entry\n",
    "        grades.delete(\"Bob\");\n",
    "        $display(\"\\nAfter deleting Bob, size: %0d\", grades.num());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 8.3 Queues\n",
    "\n",
    "Queues are ordered collections that allow insertion and deletion at both ends, making them perfect for FIFO and LIFO operations.\n",
    "\n",
    "##### Basic Queue Operations\n",
    "\n",
    "```systemverilog\n",
    "module queue_operations;\n",
    "    int data_queue[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Push elements to back\n",
    "        data_queue.push_back(10);\n",
    "        data_queue.push_back(20);\n",
    "        data_queue.push_back(30);\n",
    "        \n",
    "        // Push elements to front\n",
    "        data_queue.push_front(5);\n",
    "        \n",
    "        $display(\"Queue after pushes: %p\", data_queue);\n",
    "        $display(\"Queue size: %0d\", data_queue.size());\n",
    "        \n",
    "        // Pop elements\n",
    "        int front_val = data_queue.pop_front();\n",
    "        int back_val = data_queue.pop_back();\n",
    "        \n",
    "        $display(\"Popped front: %0d, back: %0d\", front_val, back_val);\n",
    "        $display(\"Queue after pops: %p\", data_queue);\n",
    "        \n",
    "        // Insert at specific position\n",
    "        data_queue.insert(1, 15);\n",
    "        $display(\"After insert at index 1: %p\", data_queue);\n",
    "        \n",
    "        // Delete from specific position\n",
    "        data_queue.delete(0);\n",
    "        $display(\"After delete index 0: %p\", data_queue);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Advanced Queue Methods\n",
    "\n",
    "```systemverilog\n",
    "module advanced_queue_methods;\n",
    "    string cmd_queue[$];\n",
    "    int numbers[$] = {1, 2, 3, 4, 5, 2, 6, 2, 7};\n",
    "    \n",
    "    initial begin\n",
    "        // Queue manipulation\n",
    "        cmd_queue = {\"read\", \"write\", \"execute\", \"read\", \"delete\"};\n",
    "        \n",
    "        $display(\"Original queue: %p\", cmd_queue);\n",
    "        \n",
    "        // Find operations\n",
    "        int index[$] = cmd_queue.find_index with (item == \"read\");\n",
    "        $display(\"Indices with 'read': %p\", index);\n",
    "        \n",
    "        string first_read[$] = cmd_queue.find_first with (item == \"read\");\n",
    "        $display(\"First 'read' command: %p\", first_read);\n",
    "        \n",
    "        // Working with numbers\n",
    "        $display(\"Numbers: %p\", numbers);\n",
    "        \n",
    "        // Find all occurrences of 2\n",
    "        int twos[$] = numbers.find with (item == 2);\n",
    "        $display(\"All 2's: %p\", twos);\n",
    "        \n",
    "        // Find numbers greater than 4\n",
    "        int big_nums[$] = numbers.find with (item > 4);\n",
    "        $display(\"Numbers > 4: %p\", big_nums);\n",
    "        \n",
    "        // Reverse the queue\n",
    "        numbers.reverse();\n",
    "        $display(\"Reversed: %p\", numbers);\n",
    "        \n",
    "        // Sort the queue\n",
    "        numbers.sort();\n",
    "        $display(\"Sorted: %p\", numbers);\n",
    "        \n",
    "        // Shuffle the queue\n",
    "        numbers.shuffle();\n",
    "        $display(\"Shuffled: %p\", numbers);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 8.4 Packed Arrays and Structures\n",
    "\n",
    "Packed arrays and structures allow you to group related data while maintaining bit-level access and efficient storage.\n",
    "\n",
    "##### Packed Arrays\n",
    "\n",
    "```systemverilog\n",
    "module packed_arrays;\n",
    "    // Packed array declarations\n",
    "    bit [7:0][3:0] nibble_array;  // 8 nibbles (4-bit each)\n",
    "    logic [3:0][7:0] byte_array;  // 4 bytes\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packed array\n",
    "        nibble_array = 32'hABCD_EF01;\n",
    "        \n",
    "        $display(\"Full array: 0x%08h\", nibble_array);\n",
    "        \n",
    "        // Access individual elements\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            $display(\"nibble_array[%0d] = 0x%h\", i, nibble_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Bit slicing\n",
    "        $display(\"Upper 16 bits: 0x%04h\", nibble_array[7:4]);\n",
    "        $display(\"Lower 16 bits: 0x%04h\", nibble_array[3:0]);\n",
    "        \n",
    "        // Byte-level access\n",
    "        byte_array = 32'h12345678;\n",
    "        $display(\"byte_array = 0x%08h\", byte_array);\n",
    "        \n",
    "        foreach(byte_array[i]) begin\n",
    "            $display(\"byte_array[%0d] = 0x%02h\", i, byte_array[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Packed Structures\n",
    "\n",
    "```systemverilog\n",
    "// Packed structure for CPU instruction\n",
    "typedef struct packed {\n",
    "    logic [5:0]  opcode;\n",
    "    logic [4:0]  rs;\n",
    "    logic [4:0]  rt;\n",
    "    logic [15:0] immediate;\n",
    "} cpu_instruction_t;\n",
    "\n",
    "// Packed union for different data interpretations\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] halfword [1:0];\n",
    "    logic [7:0]  byte [3:0];\n",
    "    cpu_instruction_t instruction;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_structures;\n",
    "    cpu_instruction_t instr;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Create instruction\n",
    "        instr.opcode = 6'b100011;    // Load word\n",
    "        instr.rs = 5'd1;             // Base register\n",
    "        instr.rt = 5'd2;             // Target register\n",
    "        instr.immediate = 16'h0100;  // Offset\n",
    "        \n",
    "        $display(\"Instruction fields:\");\n",
    "        $display(\"  Opcode: 0b%06b\", instr.opcode);\n",
    "        $display(\"  RS: %0d\", instr.rs);\n",
    "        $display(\"  RT: %0d\", instr.rt);\n",
    "        $display(\"  Immediate: 0x%04h\", instr.immediate);\n",
    "        $display(\"  Full instruction: 0x%08h\", instr);\n",
    "        \n",
    "        // Use union for different interpretations\n",
    "        data.word = 32'hDEADBEEF;\n",
    "        \n",
    "        $display(\"\\nUnion interpretations:\");\n",
    "        $display(\"  Word: 0x%08h\", data.word);\n",
    "        $display(\"  Halfwords: 0x%04h 0x%04h\", \n",
    "                 data.halfword[1], data.halfword[0]);\n",
    "        $display(\"  Bytes: 0x%02h 0x%02h 0x%02h 0x%02h\",\n",
    "                 data.byte[3], data.byte[2], data.byte[1], data.byte[0]);\n",
    "        \n",
    "        // Interpret as instruction\n",
    "        $display(\"  As instruction - Opcode: 0b%06b\", data.instruction.opcode);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 8.5 Typedef Declarations\n",
    "\n",
    "The `typedef` keyword allows you to create aliases for existing types, making code more readable and maintainable.\n",
    "\n",
    "##### Basic Typedef Usage\n",
    "\n",
    "```systemverilog\n",
    "// Basic type aliases\n",
    "typedef logic [31:0] word_t;\n",
    "typedef logic [15:0] halfword_t;\n",
    "typedef logic [7:0]  byte_t;\n",
    "\n",
    "// Array type aliases\n",
    "typedef int int_array_t[10];\n",
    "typedef real real_queue_t[$];\n",
    "typedef string str_assoc_t[int];\n",
    "\n",
    "module typedef_examples;\n",
    "    word_t address, data;\n",
    "    halfword_t port_id;\n",
    "    byte_t status_reg;\n",
    "    \n",
    "    int_array_t fixed_buffer;\n",
    "    real_queue_t floating_values;\n",
    "    str_assoc_t error_messages;\n",
    "    \n",
    "    initial begin\n",
    "        // Use typedef'd types\n",
    "        address = 32'hDEADBEEF;\n",
    "        data = 32'h12345678;\n",
    "        port_id = 16'hABCD;\n",
    "        status_reg = 8'h55;\n",
    "        \n",
    "        $display(\"Address: 0x%h\", address);\n",
    "        $display(\"Data: 0x%h\", data);\n",
    "        $display(\"Port ID: 0x%h\", port_id);\n",
    "        $display(\"Status: 0x%h\", status_reg);\n",
    "        \n",
    "        // Initialize arrays\n",
    "        foreach(fixed_buffer[i]) fixed_buffer[i] = i * i;\n",
    "        \n",
    "        floating_values.push_back(3.14159);\n",
    "        floating_values.push_back(2.71828);\n",
    "        \n",
    "        error_messages[404] = \"Not Found\";\n",
    "        error_messages[500] = \"Internal Server Error\";\n",
    "        \n",
    "        $display(\"Fixed buffer[5] = %0d\", fixed_buffer[5]);\n",
    "        $display(\"Floating values: %p\", floating_values);\n",
    "        $display(\"Error 404: %s\", error_messages[404]);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Complex Typedef Examples\n",
    "\n",
    "```systemverilog\n",
    "// Function pointer typedef\n",
    "typedef function int math_func_t(int a, int b);\n",
    "\n",
    "// Class handle typedef\n",
    "typedef class transaction_c;\n",
    "typedef transaction_c transaction_handle_t;\n",
    "\n",
    "// Structure typedef with parameters\n",
    "typedef struct {\n",
    "    logic [DATA_WIDTH-1:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "} handshake_if_t;\n",
    "\n",
    "// Parameterized typedef\n",
    "parameter int DATA_WIDTH = 32;\n",
    "typedef handshake_if_t #(.DATA_WIDTH(DATA_WIDTH)) bus_if_t;\n",
    "\n",
    "module complex_typedef;\n",
    "    // Function implementations\n",
    "    function int add_func(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    function int mul_func(int a, int b);\n",
    "        return a * b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function pointer usage\n",
    "    math_func_t operation;\n",
    "    \n",
    "    initial begin\n",
    "        int result;\n",
    "        \n",
    "        // Assign function to pointer\n",
    "        operation = add_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Addition result: %0d\", result);\n",
    "        \n",
    "        operation = mul_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Multiplication result: %0d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 8.6 Enumerated Types\n",
    "\n",
    "Enumerated types provide a way to define a set of named constants, improving code readability and reducing errors.\n",
    "\n",
    "##### Basic Enumerations\n",
    "\n",
    "```systemverilog\n",
    "// Basic enumeration\n",
    "typedef enum {RED, GREEN, BLUE} color_e;\n",
    "\n",
    "// Enumeration with explicit values\n",
    "typedef enum int {\n",
    "    IDLE   = 0,\n",
    "    ACTIVE = 1,\n",
    "    WAIT   = 2,\n",
    "    ERROR  = 9\n",
    "} state_e;\n",
    "\n",
    "// Enumeration with specific bit width\n",
    "typedef enum logic [1:0] {\n",
    "    READ  = 2'b00,\n",
    "    WRITE = 2'b01,\n",
    "    EXEC  = 2'b10,\n",
    "    DEBUG = 2'b11\n",
    "} operation_e;\n",
    "\n",
    "module enum_examples;\n",
    "    color_e pixel_color;\n",
    "    state_e current_state, next_state;\n",
    "    operation_e cpu_op;\n",
    "    \n",
    "    initial begin\n",
    "        // Basic enumeration usage\n",
    "        pixel_color = RED;\n",
    "        $display(\"Pixel color: %s (value: %0d)\", pixel_color.name(), pixel_color);\n",
    "        \n",
    "        // State machine example\n",
    "        current_state = IDLE;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                $display(\"Currently idle\");\n",
    "                next_state = ACTIVE;\n",
    "            end\n",
    "            ACTIVE: begin\n",
    "                $display(\"Currently active\");\n",
    "                next_state = WAIT;\n",
    "            end\n",
    "            WAIT: begin\n",
    "                $display(\"Currently waiting\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "            ERROR: begin\n",
    "                $display(\"Error state\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "        endcase\n",
    "        \n",
    "        $display(\"Next state: %s\", next_state.name());\n",
    "        \n",
    "        // Operation enumeration\n",
    "        cpu_op = WRITE;\n",
    "        $display(\"CPU operation: %s (encoding: %b)\", cpu_op.name(), cpu_op);\n",
    "        \n",
    "        // Enumeration methods\n",
    "        $display(\"First color: %s\", color_e.first());\n",
    "        $display(\"Last color: %s\", color_e.last());\n",
    "        $display(\"Number of colors: %0d\", color_e.num());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Advanced Enumeration Features\n",
    "\n",
    "```systemverilog\n",
    "// Enumeration with type specification\n",
    "typedef enum bit [3:0] {\n",
    "    CMD_NOP    = 4'h0,\n",
    "    CMD_READ   = 4'h1,\n",
    "    CMD_WRITE  = 4'h2,\n",
    "    CMD_BURST  = 4'h4,\n",
    "    CMD_RESET  = 4'hF\n",
    "} command_e;\n",
    "\n",
    "// Enumeration for one-hot encoding\n",
    "typedef enum logic [7:0] {\n",
    "    STAGE_0 = 8'b00000001,\n",
    "    STAGE_1 = 8'b00000010,\n",
    "    STAGE_2 = 8'b00000100,\n",
    "    STAGE_3 = 8'b00001000,\n",
    "    STAGE_4 = 8'b00010000,\n",
    "    STAGE_5 = 8'b00100000,\n",
    "    STAGE_6 = 8'b01000000,\n",
    "    STAGE_7 = 8'b10000000\n",
    "} pipeline_stage_e;\n",
    "\n",
    "module advanced_enums;\n",
    "    command_e cmd;\n",
    "    pipeline_stage_e stage;\n",
    "    \n",
    "    initial begin\n",
    "        // Command enumeration\n",
    "        cmd = CMD_READ;\n",
    "        $display(\"Command: %s (0x%h)\", cmd.name(), cmd);\n",
    "        \n",
    "        // Check valid enumeration values\n",
    "        cmd = command_e'(4'h3); // Invalid value\n",
    "        if (cmd.name() == \"\") begin\n",
    "            $display(\"Invalid command value: 0x%h\", cmd);\n",
    "        end\n",
    "        \n",
    "        // Pipeline stage (one-hot)\n",
    "        stage = STAGE_3;\n",
    "        $display(\"Pipeline stage: %s (0b%08b)\", stage.name(), stage);\n",
    "        \n",
    "        // Iterate through enumeration values\n",
    "        command_e cmd_iter = cmd.first();\n",
    "        $display(\"\\nAll valid commands:\");\n",
    "        do begin\n",
    "            $display(\"  %s = 0x%h\", cmd_iter.name(), cmd_iter);\n",
    "            cmd_iter = cmd_iter.next();\n",
    "        end while (cmd_iter != cmd.first());\n",
    "        \n",
    "        // Enumeration in arrays\n",
    "        command_e cmd_history[$];\n",
    "        cmd_history = {CMD_NOP, CMD_READ, CMD_WRITE, CMD_BURST};\n",
    "        \n",
    "        $display(\"\\nCommand history:\");\n",
    "        foreach(cmd_history[i]) begin\n",
    "            $display(\"  [%0d]: %s\", i, cmd_history[i].name());\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 8.7 User-Defined Types\n",
    "\n",
    "SystemVerilog allows you to create sophisticated user-defined types combining structures, unions, and other advanced features.\n",
    "\n",
    "##### Complex Structure Types\n",
    "\n",
    "```systemverilog\n",
    "// Memory transaction structure\n",
    "typedef struct {\n",
    "    logic [31:0] address;\n",
    "    logic [31:0] data;\n",
    "    logic [3:0]  byte_enable;\n",
    "    logic        read_write;  // 0=read, 1=write\n",
    "    logic        valid;\n",
    "    int          timestamp;\n",
    "} memory_transaction_t;\n",
    "\n",
    "// Network packet structure\n",
    "typedef struct {\n",
    "    logic [47:0] dest_mac;\n",
    "    logic [47:0] src_mac;\n",
    "    logic [15:0] ether_type;\n",
    "    logic [7:0]  payload[$];  // Variable size payload\n",
    "    logic [31:0] crc;\n",
    "} ethernet_packet_t;\n",
    "\n",
    "// Configuration register structure\n",
    "typedef struct packed {\n",
    "    logic        enable;\n",
    "    logic [2:0]  mode;\n",
    "    logic        interrupt_enable;\n",
    "    logic        auto_increment;\n",
    "    logic [1:0]  priority;\n",
    "    logic [24:0] reserved;\n",
    "} config_register_t;\n",
    "\n",
    "module user_defined_types;\n",
    "    memory_transaction_t mem_trans;\n",
    "    ethernet_packet_t eth_packet;\n",
    "    config_register_t config_reg;\n",
    "    \n",
    "    initial begin\n",
    "        // Memory transaction example\n",
    "        mem_trans.address = 32'h1000_0000;\n",
    "        mem_trans.data = 32'hDEAD_BEEF;\n",
    "        mem_trans.byte_enable = 4'b1111;\n",
    "        mem_trans.read_write = 1'b1;  // Write\n",
    "        mem_trans.valid = 1'b1;\n",
    "        mem_trans.timestamp = $time;\n",
    "        \n",
    "        $display(\"Memory Transaction:\");\n",
    "        $display(\"  Address: 0x%h\", mem_trans.address);\n",
    "        $display(\"  Data: 0x%h\", mem_trans.data);\n",
    "        $display(\"  Operation: %s\", mem_trans.read_write ? \"WRITE\" : \"READ\");\n",
    "        $display(\"  Timestamp: %0t\", mem_trans.timestamp);\n",
    "        \n",
    "        // Ethernet packet example\n",
    "        eth_packet.dest_mac = 48'hFF_FF_FF_FF_FF_FF;  // Broadcast\n",
    "        eth_packet.src_mac = 48'h00_11_22_33_44_55;\n",
    "        eth_packet.ether_type = 16'h0800;  // IPv4\n",
    "        \n",
    "        // Add payload data\n",
    "        for (int i = 0; i < 64; i++) begin\n",
    "            eth_packet.payload.push_back(8'(i));\n",
    "        end\n",
    "        \n",
    "        eth_packet.crc = 32'h12345678;\n",
    "        \n",
    "        $display(\"\\nEthernet Packet:\");\n",
    "        $display(\"  Destination MAC: %012h\", eth_packet.dest_mac);\n",
    "        $display(\"  Source MAC: %012h\", eth_packet.src_mac);\n",
    "        $display(\"  EtherType: 0x%04h\", eth_packet.ether_type);\n",
    "        $display(\"  Payload size: %0d bytes\", eth_packet.payload.size());\n",
    "        \n",
    "        // Configuration register example\n",
    "        config_reg = '{\n",
    "            enable: 1'b1,\n",
    "            mode: 3'b101,\n",
    "            interrupt_enable: 1'b1,\n",
    "            auto_increment: 1'b0,\n",
    "            priority: 2'b10,\n",
    "            reserved: 25'b0\n",
    "        };\n",
    "        \n",
    "        $display(\"\\nConfiguration Register (0x%08h):\", config_reg);\n",
    "        $display(\"  Enable: %b\", config_reg.enable);\n",
    "        $display(\"  Mode: %b\", config_reg.mode);\n",
    "        $display(\"  Interrupt Enable: %b\", config_reg.interrupt_enable);\n",
    "        $display(\"  Priority: %b\", config_reg.priority);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Tagged Unions and Advanced Types\n",
    "\n",
    "```systemverilog\n",
    "// Tagged union for different data types\n",
    "typedef union tagged {\n",
    "    void        Invalid;\n",
    "    bit [7:0]   Byte;\n",
    "    bit [15:0]  Word;\n",
    "    bit [31:0]  DWord;\n",
    "    real        Float;\n",
    "    string      Text;\n",
    "} variant_data_t;\n",
    "\n",
    "// Generic container structure\n",
    "typedef struct {\n",
    "    string name;\n",
    "    variant_data_t data;\n",
    "    int timestamp;\n",
    "} data_container_t;\n",
    "\n",
    "module tagged_unions;\n",
    "    variant_data_t var_data;\n",
    "    data_container_t containers[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Create different data containers\n",
    "        data_container_t container;\n",
    "        \n",
    "        // Byte data\n",
    "        container.name = \"Status\";\n",
    "        container.data = tagged Byte (8'hAA);\n",
    "        container.timestamp = $time;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Word data\n",
    "        container.name = \"Port\";\n",
    "        container.data = tagged Word (16'h1234);\n",
    "        container.timestamp = $time + 10;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // DWord data\n",
    "        container.name = \"Address\";\n",
    "        container.data = tagged DWord (32'hDEADBEEF);\n",
    "        container.timestamp = $time + 20;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Float data\n",
    "        container.name = \"Temperature\";\n",
    "        container.data = tagged Float (23.5);\n",
    "        container.timestamp = $time + 30;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // String data\n",
    "        container.name = \"Message\";\n",
    "        container.data = tagged Text (\"Hello World\");\n",
    "        container.timestamp = $time + 40;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Process all containers\n",
    "        foreach(containers[i]) begin\n",
    "            $display(\"\\nContainer %0d: %s\", i, containers[i].name);\n",
    "            $display(\"  Timestamp: %0t\", containers[i].timestamp);\n",
    "            \n",
    "            case (containers[i].data) matches\n",
    "                tagged Invalid:           $display(\"  Data: Invalid\");\n",
    "                tagged Byte .b:          $display(\"  Data: Byte = 0x%02h\", b);\n",
    "                tagged Word .w:          $display(\"  Data: Word = 0x%04h\", w);\n",
    "                tagged DWord .dw:        $display(\"  Data: DWord = 0x%08h\", dw);\n",
    "                tagged Float .f:         $display(\"  Data: Float = %f\", f);\n",
    "                tagged Text .s:          $display(\"  Data: Text = '%s'\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Best Practices and Summary\n",
    "\n",
    "When working with advanced data types in SystemVerilog:\n",
    "\n",
    "1. **Choose the Right Type**: Use dynamic arrays for variable-size data, associative arrays for sparse data, and queues for ordered collections.\n",
    "\n",
    "2. **Memory Management**: Always consider memory allocation and deallocation, especially with dynamic arrays.\n",
    "\n",
    "3. **Type Safety**: Use typedef and enumerations to create self-documenting, type-safe code.\n",
    "\n",
    "4. **Packed vs Unpacked**: Use packed structures/arrays when you need bit-level access or specific memory layout.\n",
    "\n",
    "5. **Performance Considerations**: Associative arrays have lookup overhead; use regular arrays when performance is critical and size is known.\n",
    "\n",
    "6. **Code Organization**: Group related data using structures and use unions when you need different interpretations of the same data.\n",
    "\n",
    "These advanced data types provide the foundation for building complex, maintainable SystemVerilog designs and verification environments. They enable more abstract thinking about data organization while maintaining the low-level control that hardware description requires."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd59c03f",
   "metadata": {},
   "source": [
    "## Part III: Object-Oriented Programming"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df6cce0b",
   "metadata": {},
   "source": [
    "### Chapter 9: Classes and Objects\n",
    "\n",
    "#### Introduction\n",
    "\n",
    "SystemVerilog introduces object-oriented programming (OOP) concepts to hardware description and verification. Classes provide a powerful way to create reusable, modular code structures that can model complex data types and behaviors. This chapter covers the fundamental concepts of classes and objects in SystemVerilog.\n",
    "\n",
    "#### 9.1 Class Declarations\n",
    "\n",
    "A class in SystemVerilog is a user-defined data type that encapsulates data (properties) and functions (methods) that operate on that data. Classes serve as templates for creating objects.\n",
    "\n",
    "##### Basic Class Syntax\n",
    "\n",
    "```systemverilog\n",
    "class ClassName;\n",
    "    // Properties (data members)\n",
    "    // Methods (functions and tasks)\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Simple Class Example\n",
    "\n",
    "```systemverilog\n",
    "class Packet;\n",
    "    // Properties\n",
    "    bit [7:0] header;\n",
    "    bit [31:0] payload;\n",
    "    bit [7:0] checksum;\n",
    "    \n",
    "    // Method to display packet contents\n",
    "    function void display();\n",
    "        $display(\"Header: %h, Payload: %h, Checksum: %h\", \n",
    "                 header, payload, checksum);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Class with Constructor\n",
    "\n",
    "```systemverilog\n",
    "class Transaction;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [31:0] data;\n",
    "    bit [1:0] cmd;\n",
    "    \n",
    "    // Constructor\n",
    "    function new(bit [1:0] command = 0);\n",
    "        cmd = command;\n",
    "        // Randomize other fields\n",
    "        assert(randomize());\n",
    "    endfunction\n",
    "    \n",
    "    // Method to check transaction validity\n",
    "    function bit is_valid();\n",
    "        return (addr != 0 && cmd != 2'b11);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 9.2 Properties and Methods\n",
    "\n",
    "Properties are the data members of a class, while methods are the functions and tasks that operate on the class data.\n",
    "\n",
    "##### Property Types\n",
    "\n",
    "```systemverilog\n",
    "class DataPacket;\n",
    "    // Basic properties\n",
    "    bit [7:0] id;\n",
    "    int length;\n",
    "    real timestamp;\n",
    "    string source;\n",
    "    \n",
    "    // Array properties\n",
    "    bit [7:0] data[];\n",
    "    int status_flags[4];\n",
    "    \n",
    "    // Random properties\n",
    "    rand bit [15:0] sequence_num;\n",
    "    randc bit [3:0] priority;\n",
    "    \n",
    "    // Constraints on random properties\n",
    "    constraint valid_priority {\n",
    "        priority inside {[1:8]};\n",
    "    }\n",
    "    \n",
    "    constraint data_size {\n",
    "        length > 0;\n",
    "        length < 1024;\n",
    "        data.size() == length;\n",
    "    }\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Method Types\n",
    "\n",
    "```systemverilog\n",
    "class NetworkPacket;\n",
    "    bit [47:0] src_mac;\n",
    "    bit [47:0] dst_mac;\n",
    "    bit [15:0] ethertype;\n",
    "    bit [7:0] payload[];\n",
    "    \n",
    "    // Constructor\n",
    "    function new(bit [47:0] src = 0, bit [47:0] dst = 0);\n",
    "        src_mac = src;\n",
    "        dst_mac = dst;\n",
    "        ethertype = 16'h0800; // IP\n",
    "    endfunction\n",
    "    \n",
    "    // Function method (returns a value)\n",
    "    function int get_payload_size();\n",
    "        return payload.size();\n",
    "    endfunction\n",
    "    \n",
    "    // Task method (can consume time)\n",
    "    task send_packet();\n",
    "        #10ns; // Simulate transmission delay\n",
    "        $display(\"Packet sent from %h to %h\", src_mac, dst_mac);\n",
    "    endtask\n",
    "    \n",
    "    // Virtual method (can be overridden)\n",
    "    virtual function void print_header();\n",
    "        $display(\"SRC: %h, DST: %h, Type: %h\", \n",
    "                 src_mac, dst_mac, ethertype);\n",
    "    endfunction\n",
    "    \n",
    "    // Static method (belongs to class, not instance)\n",
    "    static function bit [15:0] calculate_checksum(bit [7:0] data[]);\n",
    "        bit [15:0] sum = 0;\n",
    "        foreach(data[i]) sum += data[i];\n",
    "        return ~sum;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 9.3 Object Creation and Destruction\n",
    "\n",
    "Objects are instances of classes created using the `new()` constructor. SystemVerilog handles memory management automatically.\n",
    "\n",
    "##### Object Creation\n",
    "\n",
    "```systemverilog\n",
    "class ConfigBlock;\n",
    "    bit [31:0] base_addr;\n",
    "    bit [7:0] version;\n",
    "    bit enable;\n",
    "    \n",
    "    function new(bit [31:0] addr = 32'h1000);\n",
    "        base_addr = addr;\n",
    "        version = 8'h01;\n",
    "        enable = 1'b1;\n",
    "    endfunction\n",
    "    \n",
    "    function void configure(bit [31:0] addr, bit en);\n",
    "        base_addr = addr;\n",
    "        enable = en;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage example\n",
    "module test_objects;\n",
    "    ConfigBlock cfg1, cfg2, cfg3;\n",
    "    \n",
    "    initial begin\n",
    "        // Create objects\n",
    "        cfg1 = new();                    // Use default constructor\n",
    "        cfg2 = new(32'h2000);           // Pass parameter to constructor\n",
    "        cfg3 = new(32'h3000);\n",
    "        \n",
    "        // Use objects\n",
    "        cfg1.configure(32'h1500, 1'b0);\n",
    "        cfg2.version = 8'h02;\n",
    "        \n",
    "        // Display object contents\n",
    "        $display(\"Config 1: Addr=%h, Ver=%h, En=%b\", \n",
    "                 cfg1.base_addr, cfg1.version, cfg1.enable);\n",
    "        $display(\"Config 2: Addr=%h, Ver=%h, En=%b\", \n",
    "                 cfg2.base_addr, cfg2.version, cfg2.enable);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Object Assignment and Copying\n",
    "\n",
    "```systemverilog\n",
    "class DataBuffer;\n",
    "    bit [7:0] buffer[];\n",
    "    int size;\n",
    "    \n",
    "    function new(int sz = 16);\n",
    "        size = sz;\n",
    "        buffer = new[sz];\n",
    "    endfunction\n",
    "    \n",
    "    // Deep copy method\n",
    "    function DataBuffer copy();\n",
    "        DataBuffer new_buf = new(size);\n",
    "        new_buf.buffer = new[size];\n",
    "        foreach(buffer[i]) new_buf.buffer[i] = buffer[i];\n",
    "        return new_buf;\n",
    "    endfunction\n",
    "    \n",
    "    function void fill_random();\n",
    "        foreach(buffer[i]) buffer[i] = $random;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "module test_copy;\n",
    "    DataBuffer buf1, buf2, buf3;\n",
    "    \n",
    "    initial begin\n",
    "        buf1 = new(32);\n",
    "        buf1.fill_random();\n",
    "        \n",
    "        buf2 = buf1;        // Shallow copy (both handles point to same object)\n",
    "        buf3 = buf1.copy(); // Deep copy (creates new object)\n",
    "        \n",
    "        // Modify original\n",
    "        buf1.buffer[0] = 8'hFF;\n",
    "        \n",
    "        // buf2 sees the change, buf3 doesn't\n",
    "        $display(\"buf1[0] = %h\", buf1.buffer[0]); // FF\n",
    "        $display(\"buf2[0] = %h\", buf2.buffer[0]); // FF (same object)\n",
    "        $display(\"buf3[0] = %h\", buf3.buffer[0]); // original value\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 9.4 The `this` Keyword\n",
    "\n",
    "The `this` keyword refers to the current object instance and is used to resolve naming conflicts or for explicit reference.\n",
    "\n",
    "```systemverilog\n",
    "class Counter;\n",
    "    int count;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name, int count = 0);\n",
    "        this.name = name;    // Distinguish parameter from property\n",
    "        this.count = count;  // Explicit reference to object property\n",
    "    endfunction\n",
    "    \n",
    "    function void increment(int count = 1);\n",
    "        this.count += count; // Use this to access object property\n",
    "    endfunction\n",
    "    \n",
    "    function Counter get_copy();\n",
    "        Counter copy = new(this.name, this.count);\n",
    "        return copy;\n",
    "    endfunction\n",
    "    \n",
    "    function void compare_with(Counter other);\n",
    "        if (this.count > other.count)\n",
    "            $display(\"%s (%0d) > %s (%0d)\", \n",
    "                     this.name, this.count, other.name, other.count);\n",
    "        else if (this.count < other.count)\n",
    "            $display(\"%s (%0d) < %s (%0d)\", \n",
    "                     this.name, this.count, other.name, other.count);\n",
    "        else\n",
    "            $display(\"%s and %s have equal counts (%0d)\", \n",
    "                     this.name, other.name, this.count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "module test_this;\n",
    "    Counter c1, c2;\n",
    "    \n",
    "    initial begin\n",
    "        c1 = new(\"Counter1\", 5);\n",
    "        c2 = new(\"Counter2\", 3);\n",
    "        \n",
    "        c1.increment(2);\n",
    "        c1.compare_with(c2);\n",
    "        \n",
    "        c2 = c1.get_copy();\n",
    "        c2.name = \"Counter2_copy\";\n",
    "        c1.compare_with(c2);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 9.5 Class Scope and Lifetime\n",
    "\n",
    "Class scope defines the visibility of class members, while lifetime determines when objects are created and destroyed.\n",
    "\n",
    "##### Access Control\n",
    "\n",
    "```systemverilog\n",
    "class SecureData;\n",
    "    // Public members (default)\n",
    "    string public_info;\n",
    "    \n",
    "    // Protected members (accessible in derived classes)\n",
    "    protected bit [31:0] protected_key;\n",
    "    \n",
    "    // Local members (private to this class)\n",
    "    local bit [127:0] private_data;\n",
    "    local bit [7:0] secret_code;\n",
    "    \n",
    "    function new(string info = \"default\");\n",
    "        public_info = info;\n",
    "        protected_key = $random;\n",
    "        private_data = {$random, $random, $random, $random};\n",
    "        secret_code = 8'hA5;\n",
    "    endfunction\n",
    "    \n",
    "    // Public method to access private data\n",
    "    function bit [31:0] get_hash();\n",
    "        return private_data[31:0] ^ protected_key ^ {24'b0, secret_code};\n",
    "    endfunction\n",
    "    \n",
    "    // Protected method for derived classes\n",
    "    protected function bit [31:0] get_protected_key();\n",
    "        return protected_key;\n",
    "    endfunction\n",
    "    \n",
    "    // Local method (private)\n",
    "    local function bit verify_secret(bit [7:0] code);\n",
    "        return (code == secret_code);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Extended class demonstrating scope\n",
    "class ExtendedSecureData extends SecureData;\n",
    "    function new(string info = \"extended\");\n",
    "        super.new(info);\n",
    "    endfunction\n",
    "    \n",
    "    function void show_protected();\n",
    "        // Can access protected members\n",
    "        $display(\"Protected key: %h\", protected_key);\n",
    "        $display(\"Using protected method: %h\", get_protected_key());\n",
    "        \n",
    "        // Cannot access local/private members\n",
    "        // $display(\"Secret: %h\", secret_code); // Error!\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Object Lifetime\n",
    "\n",
    "```systemverilog\n",
    "class Resource;\n",
    "    static int instance_count = 0;\n",
    "    int id;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name);\n",
    "        instance_count++;\n",
    "        id = instance_count;\n",
    "        this.name = name;\n",
    "        $display(\"Resource %0d (%s) created\", id, name);\n",
    "    endfunction\n",
    "    \n",
    "    // Destructor-like method (called explicitly)\n",
    "    function void cleanup();\n",
    "        $display(\"Resource %0d (%s) cleaned up\", id, name);\n",
    "        // Custom cleanup code here\n",
    "    endfunction\n",
    "    \n",
    "    static function int get_instance_count();\n",
    "        return instance_count;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_lifetime;\n",
    "    Resource res1, res2;\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Initial count: %0d\", Resource::get_instance_count());\n",
    "        \n",
    "        res1 = new(\"Resource1\");\n",
    "        res2 = new(\"Resource2\");\n",
    "        \n",
    "        $display(\"After creation: %0d\", Resource::get_instance_count());\n",
    "        \n",
    "        // Objects are automatically garbage collected when no longer referenced\n",
    "        res1 = null; // Remove reference\n",
    "        \n",
    "        // Explicit cleanup (if needed)\n",
    "        res2.cleanup();\n",
    "        res2 = null;\n",
    "        \n",
    "        // Note: instance_count doesn't decrease (no automatic destructor)\n",
    "        $display(\"Final count: %0d\", Resource::get_instance_count());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 9.6 Static Members\n",
    "\n",
    "Static members belong to the class rather than to individual instances. They are shared among all objects of the class.\n",
    "\n",
    "##### Static Properties and Methods\n",
    "\n",
    "```systemverilog\n",
    "class IDGenerator;\n",
    "    static int next_id = 1;\n",
    "    static int total_objects = 0;\n",
    "    static string class_version = \"v1.0\";\n",
    "    \n",
    "    int object_id;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name);\n",
    "        this.name = name;\n",
    "        this.object_id = next_id++;\n",
    "        total_objects++;\n",
    "        $display(\"Created object %0d: %s\", object_id, name);\n",
    "    endfunction\n",
    "    \n",
    "    // Static method - can be called without creating an object\n",
    "    static function int get_next_id();\n",
    "        return next_id;\n",
    "    endfunction\n",
    "    \n",
    "    static function int get_total_objects();\n",
    "        return total_objects;\n",
    "    endfunction\n",
    "    \n",
    "    static function void reset_counter();\n",
    "        next_id = 1;\n",
    "        total_objects = 0;\n",
    "        $display(\"ID counter reset\");\n",
    "    endfunction\n",
    "    \n",
    "    // Static method to get class information\n",
    "    static function string get_class_info();\n",
    "        return $sformatf(\"IDGenerator %s - Next ID: %0d, Total: %0d\",\n",
    "                        class_version, next_id, total_objects);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method that uses static data\n",
    "    function void show_info();\n",
    "        $display(\"Object %0d (%s) - Class has %0d total objects\",\n",
    "                object_id, name, total_objects);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage of static members\n",
    "module test_static;\n",
    "    IDGenerator obj1, obj2, obj3;\n",
    "    \n",
    "    initial begin\n",
    "        // Call static method without creating objects\n",
    "        $display(\"Class info: %s\", IDGenerator::get_class_info());\n",
    "        $display(\"Next ID will be: %0d\", IDGenerator::get_next_id());\n",
    "        \n",
    "        // Create objects\n",
    "        obj1 = new(\"First\");\n",
    "        obj2 = new(\"Second\");\n",
    "        obj3 = new(\"Third\");\n",
    "        \n",
    "        // Show object info\n",
    "        obj1.show_info();\n",
    "        obj2.show_info();\n",
    "        \n",
    "        // Access static members through class name\n",
    "        $display(\"Total objects created: %0d\", IDGenerator::get_total_objects());\n",
    "        \n",
    "        // Reset static data\n",
    "        IDGenerator::reset_counter();\n",
    "        \n",
    "        // Create new object after reset\n",
    "        obj1 = new(\"After Reset\");\n",
    "        $display(\"Final class info: %s\", IDGenerator::get_class_info());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Static vs Instance Members\n",
    "\n",
    "```systemverilog\n",
    "class BankAccount;\n",
    "    static real interest_rate = 0.05;  // Static - same for all accounts\n",
    "    static int total_accounts = 0;     // Static - count of all accounts\n",
    "    \n",
    "    int account_number;                // Instance - unique per account\n",
    "    real balance;                      // Instance - individual balance\n",
    "    string owner_name;                 // Instance - individual owner\n",
    "    \n",
    "    function new(string name, real initial_balance = 0.0);\n",
    "        total_accounts++;\n",
    "        account_number = total_accounts;\n",
    "        owner_name = name;\n",
    "        balance = initial_balance;\n",
    "    endfunction\n",
    "    \n",
    "    // Static method to change interest rate for all accounts\n",
    "    static function void set_interest_rate(real new_rate);\n",
    "        interest_rate = new_rate;\n",
    "        $display(\"Interest rate changed to %.2f%% for all accounts\", \n",
    "                 new_rate * 100);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method that uses both static and instance data\n",
    "    function void apply_interest();\n",
    "        real interest = balance * interest_rate;\n",
    "        balance += interest;\n",
    "        $display(\"Account %0d (%s): Interest $%.2f applied, new balance $%.2f\",\n",
    "                account_number, owner_name, interest, balance);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method\n",
    "    function void deposit(real amount);\n",
    "        balance += amount;\n",
    "        $display(\"Account %0d: Deposited $%.2f, balance now $%.2f\",\n",
    "                account_number, amount, balance);\n",
    "    endfunction\n",
    "    \n",
    "    static function void print_statistics();\n",
    "        $display(\"Bank Statistics:\");\n",
    "        $display(\"  Total accounts: %0d\", total_accounts);\n",
    "        $display(\"  Current interest rate: %.2f%%\", interest_rate * 100);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_static_vs_instance;\n",
    "    BankAccount acc1, acc2, acc3;\n",
    "    \n",
    "    initial begin\n",
    "        // Create accounts\n",
    "        acc1 = new(\"Alice\", 1000.0);\n",
    "        acc2 = new(\"Bob\", 500.0);\n",
    "        acc3 = new(\"Charlie\", 1500.0);\n",
    "        \n",
    "        // Show initial statistics\n",
    "        BankAccount::print_statistics();\n",
    "        \n",
    "        // Apply interest with current rate\n",
    "        acc1.apply_interest();\n",
    "        acc2.apply_interest();\n",
    "        acc3.apply_interest();\n",
    "        \n",
    "        // Change interest rate (affects all accounts)\n",
    "        BankAccount::set_interest_rate(0.08);\n",
    "        \n",
    "        // Apply new interest rate\n",
    "        acc1.apply_interest();\n",
    "        acc2.apply_interest();\n",
    "        acc3.apply_interest();\n",
    "        \n",
    "        // Final statistics\n",
    "        BankAccount::print_statistics();\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Best Practices\n",
    "\n",
    "1. **Use constructors** to initialize object state properly\n",
    "2. **Implement deep copy methods** when objects contain dynamic arrays or other objects\n",
    "3. **Use `this` keyword** to resolve naming conflicts and improve code clarity\n",
    "4. **Apply appropriate access control** (public, protected, local) to encapsulate data\n",
    "5. **Use static members** for class-wide data and utility functions\n",
    "6. **Implement cleanup methods** for resources that need explicit cleanup\n",
    "7. **Design classes with single responsibility** for better maintainability\n",
    "\n",
    "##### Summary\n",
    "\n",
    "Classes and objects in SystemVerilog provide powerful abstraction mechanisms for creating reusable and maintainable code. Key concepts include:\n",
    "\n",
    "- **Class declarations** define templates for objects with properties and methods\n",
    "- **Object creation** uses constructors and the `new()` operator\n",
    "- **The `this` keyword** provides explicit reference to the current object\n",
    "- **Class scope** controls member visibility and access\n",
    "- **Static members** are shared across all instances of a class\n",
    "- **Proper encapsulation** and access control improve code reliability\n",
    "\n",
    "Understanding these concepts is essential for effective object-oriented programming in SystemVerilog, particularly for complex verification environments and testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2c7bd13",
   "metadata": {},
   "source": [
    "### Chapter 10: Inheritance and Polymorphism\n",
    "\n",
    "##### Introduction to Object-Oriented Programming in SystemVerilog\n",
    "\n",
    "SystemVerilog supports object-oriented programming (OOP) concepts that enable code reusability, modularity, and better organization. This chapter explores inheritance and polymorphism, two fundamental OOP concepts that allow you to create hierarchical relationships between classes and write more flexible, maintainable code.\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.1 Class Inheritance (extends)\n",
    "\n",
    "Inheritance allows you to create new classes based on existing classes, inheriting their properties and methods while adding new functionality or modifying existing behavior.\n",
    "\n",
    "##### Basic Inheritance Syntax\n",
    "\n",
    "```systemverilog\n",
    "class BaseClass;\n",
    "    // Base class properties and methods\n",
    "endclass\n",
    "\n",
    "class DerivedClass extends BaseClass;\n",
    "    // Derived class inherits from BaseClass\n",
    "    // Additional properties and methods\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Practical Example: Vehicle Hierarchy\n",
    "\n",
    "```systemverilog\n",
    "// Base Vehicle class\n",
    "class Vehicle;\n",
    "    string make;\n",
    "    string model;\n",
    "    int year;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", int yr = 2024);\n",
    "        make = mk;\n",
    "        model = md;\n",
    "        year = yr;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Vehicle: %s %s (%0d)\", make, model, year);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void start_engine();\n",
    "        $display(\"Starting engine...\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Car class inherits from Vehicle\n",
    "class Car extends Vehicle;\n",
    "    int num_doors;\n",
    "    string fuel_type;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", \n",
    "                 int yr = 2024, int doors = 4, string fuel = \"Gasoline\");\n",
    "        super.new(mk, md, yr);  // Call parent constructor\n",
    "        num_doors = doors;\n",
    "        fuel_type = fuel;\n",
    "    endfunction\n",
    "    \n",
    "    // Override parent method\n",
    "    virtual function void display_info();\n",
    "        super.display_info();  // Call parent method\n",
    "        $display(\"  Type: Car, Doors: %0d, Fuel: %s\", num_doors, fuel_type);\n",
    "    endfunction\n",
    "    \n",
    "    function void open_trunk();\n",
    "        $display(\"Opening car trunk...\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Motorcycle class inherits from Vehicle\n",
    "class Motorcycle extends Vehicle;\n",
    "    bit has_sidecar;\n",
    "    int engine_cc;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", \n",
    "                 int yr = 2024, bit sidecar = 0, int cc = 250);\n",
    "        super.new(mk, md, yr);\n",
    "        has_sidecar = sidecar;\n",
    "        engine_cc = cc;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();\n",
    "        $display(\"  Type: Motorcycle, Engine: %0dcc, Sidecar: %s\", \n",
    "                 engine_cc, has_sidecar ? \"Yes\" : \"No\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void start_engine();\n",
    "        $display(\"Kick-starting motorcycle engine...\");\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.2 Method Overriding\n",
    "\n",
    "Method overriding allows derived classes to provide specific implementations of methods defined in their parent classes.\n",
    "\n",
    "##### Rules for Method Overriding\n",
    "\n",
    "1. The method signature must match exactly\n",
    "2. Use the `virtual` keyword in the base class\n",
    "3. The derived class method automatically becomes virtual\n",
    "\n",
    "##### Example: Shape Hierarchy with Method Overriding\n",
    "\n",
    "```systemverilog\n",
    "// Base Shape class\n",
    "class Shape;\n",
    "    string name;\n",
    "    \n",
    "    function new(string n = \"Shape\");\n",
    "        name = n;\n",
    "    endfunction\n",
    "    \n",
    "    // Virtual method to be overridden\n",
    "    virtual function real calculate_area();\n",
    "        $display(\"Warning: calculate_area() not implemented for %s\", name);\n",
    "        return 0.0;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing a generic %s\", name);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Rectangle class\n",
    "class Rectangle extends Shape;\n",
    "    real width, height;\n",
    "    \n",
    "    function new(real w = 1.0, real h = 1.0);\n",
    "        super.new(\"Rectangle\");\n",
    "        width = w;\n",
    "        height = h;\n",
    "    endfunction\n",
    "    \n",
    "    // Override calculate_area method\n",
    "    virtual function real calculate_area();\n",
    "        return width * height;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing rectangle: %0.2f x %0.2f\", width, height);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Circle class\n",
    "class Circle extends Shape;\n",
    "    real radius;\n",
    "    \n",
    "    function new(real r = 1.0);\n",
    "        super.new(\"Circle\");\n",
    "        radius = r;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_area();\n",
    "        return 3.14159 * radius * radius;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing circle with radius: %0.2f\", radius);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Triangle class\n",
    "class Triangle extends Shape;\n",
    "    real base, height;\n",
    "    \n",
    "    function new(real b = 1.0, real h = 1.0);\n",
    "        super.new(\"Triangle\");\n",
    "        base = b;\n",
    "        height = h;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_area();\n",
    "        return 0.5 * base * height;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing triangle: base=%0.2f, height=%0.2f\", base, height);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.3 The super Keyword\n",
    "\n",
    "The `super` keyword provides access to the parent class's methods and properties from within a derived class.\n",
    "\n",
    "##### Uses of super\n",
    "\n",
    "1. **Calling parent constructor**: `super.new()`\n",
    "2. **Calling parent methods**: `super.method_name()`\n",
    "3. **Accessing parent properties**: `super.property_name`\n",
    "\n",
    "##### Example: Employee Hierarchy\n",
    "\n",
    "```systemverilog\n",
    "class Employee;\n",
    "    string name;\n",
    "    int employee_id;\n",
    "    real base_salary;\n",
    "    \n",
    "    function new(string n, int id, real salary);\n",
    "        name = n;\n",
    "        employee_id = id;\n",
    "        base_salary = salary;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        return base_salary;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Employee: %s (ID: %0d), Base Salary: $%0.2f\", \n",
    "                 name, employee_id, base_salary);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class Manager extends Employee;\n",
    "    real bonus_percentage;\n",
    "    int team_size;\n",
    "    \n",
    "    function new(string n, int id, real salary, real bonus = 0.15, int team = 5);\n",
    "        super.new(n, id, salary);  // Call parent constructor\n",
    "        bonus_percentage = bonus;\n",
    "        team_size = team;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        real base_pay = super.calculate_pay();  // Get base salary from parent\n",
    "        return base_pay + (base_pay * bonus_percentage);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();  // Call parent display method\n",
    "        $display(\"  Role: Manager, Team Size: %0d, Bonus: %0.1f%%\", \n",
    "                 team_size, bonus_percentage * 100);\n",
    "    endfunction\n",
    "    \n",
    "    function void conduct_meeting();\n",
    "        $display(\"%s is conducting a team meeting\", name);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class Developer extends Employee;\n",
    "    string programming_language;\n",
    "    int projects_completed;\n",
    "    \n",
    "    function new(string n, int id, real salary, string lang = \"SystemVerilog\");\n",
    "        super.new(n, id, salary);\n",
    "        programming_language = lang;\n",
    "        projects_completed = 0;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        real base_pay = super.calculate_pay();\n",
    "        real project_bonus = projects_completed * 500.0;  // $500 per project\n",
    "        return base_pay + project_bonus;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();\n",
    "        $display(\"  Role: Developer, Language: %s, Projects: %0d\", \n",
    "                 programming_language, projects_completed);\n",
    "    endfunction\n",
    "    \n",
    "    function void complete_project();\n",
    "        projects_completed++;\n",
    "        $display(\"%s completed a project in %s\", name, programming_language);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.4 Virtual Methods\n",
    "\n",
    "Virtual methods enable polymorphism by allowing method calls to be resolved at runtime based on the actual object type.\n",
    "\n",
    "##### Virtual Method Rules\n",
    "\n",
    "1. Use `virtual` keyword in the base class method declaration\n",
    "2. Derived class methods that override virtual methods are automatically virtual\n",
    "3. Virtual methods enable dynamic binding\n",
    "\n",
    "##### Example: Communication Protocol Stack\n",
    "\n",
    "```systemverilog\n",
    "// Base Protocol class\n",
    "class Protocol;\n",
    "    string protocol_name;\n",
    "    int header_size;\n",
    "    \n",
    "    function new(string name = \"Generic\", int hdr_size = 0);\n",
    "        protocol_name = name;\n",
    "        header_size = hdr_size;\n",
    "    endfunction\n",
    "    \n",
    "    // Virtual methods for protocol operations\n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"Generic encoding for %s protocol\", protocol_name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"Generic decoding for %s protocol\", protocol_name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return header_size;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Protocol: %s, Header Size: %0d bytes\", protocol_name, header_size);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// TCP Protocol\n",
    "class TCP_Protocol extends Protocol;\n",
    "    int sequence_number;\n",
    "    int window_size;\n",
    "    \n",
    "    function new();\n",
    "        super.new(\"TCP\", 20);  // TCP header is 20 bytes minimum\n",
    "        sequence_number = 0;\n",
    "        window_size = 65535;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"TCP: Adding sequence number %0d and checksum\", sequence_number);\n",
    "        sequence_number++;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"TCP: Verifying checksum and sequence number\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return super.get_overhead() + 4;  // Additional TCP options\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// UDP Protocol\n",
    "class UDP_Protocol extends Protocol;\n",
    "    function new();\n",
    "        super.new(\"UDP\", 8);  // UDP header is 8 bytes\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"UDP: Adding simple header with length and checksum\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"UDP: Basic header validation\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// HTTP Protocol (application layer)\n",
    "class HTTP_Protocol extends Protocol;\n",
    "    string method;\n",
    "    string url;\n",
    "    \n",
    "    function new(string http_method = \"GET\", string request_url = \"/\");\n",
    "        super.new(\"HTTP\", 0);  // Variable header size\n",
    "        method = http_method;\n",
    "        url = request_url;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"HTTP: Creating %s request for %s\", method, url);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"HTTP: Parsing request/response headers\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return method.len() + url.len() + 20;  // Estimated header size\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.5 Abstract Classes\n",
    "\n",
    "While SystemVerilog doesn't have explicit abstract class syntax, you can create abstract-like behavior using pure virtual methods and base classes that shouldn't be instantiated directly.\n",
    "\n",
    "##### Abstract Class Pattern\n",
    "\n",
    "```systemverilog\n",
    "// Abstract Database Connection class\n",
    "class DatabaseConnection;\n",
    "    string connection_string;\n",
    "    bit connected;\n",
    "    \n",
    "    function new(string conn_str);\n",
    "        connection_string = conn_str;\n",
    "        connected = 0;\n",
    "    endfunction\n",
    "    \n",
    "    // Pure virtual methods (must be implemented by derived classes)\n",
    "    pure virtual function bit connect();\n",
    "    pure virtual function void disconnect();\n",
    "    pure virtual function string execute_query(string query);\n",
    "    pure virtual function bit is_connected();\n",
    "    \n",
    "    // Concrete method that can be inherited\n",
    "    function void log_operation(string operation);\n",
    "        $display(\"[%0t] Database Operation: %s\", $time, operation);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// MySQL Database implementation\n",
    "class MySQLConnection extends DatabaseConnection;\n",
    "    int port;\n",
    "    string database_name;\n",
    "    \n",
    "    function new(string host, int p = 3306, string db = \"test\");\n",
    "        super.new($sformatf(\"mysql://%s:%0d/%s\", host, p, db));\n",
    "        port = p;\n",
    "        database_name = db;\n",
    "    endfunction\n",
    "    \n",
    "    // Implement abstract methods\n",
    "    virtual function bit connect();\n",
    "        log_operation(\"Connecting to MySQL\");\n",
    "        connected = 1;\n",
    "        $display(\"Connected to MySQL database: %s\", database_name);\n",
    "        return connected;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void disconnect();\n",
    "        if (connected) begin\n",
    "            log_operation(\"Disconnecting from MySQL\");\n",
    "            connected = 0;\n",
    "            $display(\"Disconnected from MySQL\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function string execute_query(string query);\n",
    "        if (!connected) begin\n",
    "            $display(\"Error: Not connected to database\");\n",
    "            return \"\";\n",
    "        end\n",
    "        log_operation($sformatf(\"Executing: %s\", query));\n",
    "        return \"MySQL query result\";\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit is_connected();\n",
    "        return connected;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// PostgreSQL Database implementation\n",
    "class PostgreSQLConnection extends DatabaseConnection;\n",
    "    string schema_name;\n",
    "    \n",
    "    function new(string host, string schema = \"public\");\n",
    "        super.new($sformatf(\"postgresql://%s/%s\", host, schema));\n",
    "        schema_name = schema;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit connect();\n",
    "        log_operation(\"Connecting to PostgreSQL\");\n",
    "        connected = 1;\n",
    "        $display(\"Connected to PostgreSQL schema: %s\", schema_name);\n",
    "        return connected;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void disconnect();\n",
    "        if (connected) begin\n",
    "            log_operation(\"Disconnecting from PostgreSQL\");\n",
    "            connected = 0;\n",
    "            $display(\"Disconnected from PostgreSQL\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function string execute_query(string query);\n",
    "        if (!connected) begin\n",
    "            $display(\"Error: Not connected to database\");\n",
    "            return \"\";\n",
    "        end\n",
    "        log_operation($sformatf(\"Executing on schema %s: %s\", schema_name, query));\n",
    "        return \"PostgreSQL query result\";\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit is_connected();\n",
    "        return connected;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.6 Polymorphism Examples\n",
    "\n",
    "Polymorphism allows objects of different types to be treated uniformly through a common interface, with method calls resolved at runtime based on the actual object type.\n",
    "\n",
    "##### Example 1: Graphics Rendering System\n",
    "\n",
    "```systemverilog\n",
    "// Test module demonstrating polymorphism with shapes\n",
    "module polymorphism_demo;\n",
    "    \n",
    "    // Array of shape handles (polymorphic collection)\n",
    "    Shape shapes[];\n",
    "    Rectangle rect;\n",
    "    Circle circ;\n",
    "    Triangle tri;\n",
    "    \n",
    "    initial begin\n",
    "        // Create different shape objects\n",
    "        rect = new(5.0, 3.0);\n",
    "        circ = new(2.5);\n",
    "        tri = new(4.0, 6.0);\n",
    "        \n",
    "        // Store them in polymorphic array\n",
    "        shapes = new[3];\n",
    "        shapes[0] = rect;  // Rectangle assigned to Shape handle\n",
    "        shapes[1] = circ;  // Circle assigned to Shape handle\n",
    "        shapes[2] = tri;   // Triangle assigned to Shape handle\n",
    "        \n",
    "        $display(\"=== Polymorphic Shape Processing ===\");\n",
    "        \n",
    "        // Process all shapes polymorphically\n",
    "        foreach (shapes[i]) begin\n",
    "            $display(\"\\nShape %0d:\", i+1);\n",
    "            shapes[i].draw();  // Calls appropriate draw method\n",
    "            $display(\"Area: %0.2f\", shapes[i].calculate_area());  // Calls appropriate calculate_area\n",
    "        end\n",
    "        \n",
    "        // Calculate total area\n",
    "        real total_area = 0.0;\n",
    "        foreach (shapes[i]) begin\n",
    "            total_area += shapes[i].calculate_area();\n",
    "        end\n",
    "        $display(\"\\nTotal area of all shapes: %0.2f\", total_area);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Example 2: Network Protocol Handler\n",
    "\n",
    "```systemverilog\n",
    "// Protocol handler demonstrating polymorphism\n",
    "class NetworkStack;\n",
    "    Protocol protocols[];\n",
    "    \n",
    "    function new();\n",
    "        protocols = new[3];\n",
    "        protocols[0] = new TCP_Protocol();\n",
    "        protocols[1] = new UDP_Protocol();\n",
    "        protocols[2] = new HTTP_Protocol(\"POST\", \"/api/data\");\n",
    "    endfunction\n",
    "    \n",
    "    // Process packet through all protocol layers\n",
    "    function void process_packet(ref bit [7:0] data[]);\n",
    "        $display(\"=== Processing Packet Through Network Stack ===\");\n",
    "        \n",
    "        foreach (protocols[i]) begin\n",
    "            $display(\"\\n--- Layer %0d ---\", i+1);\n",
    "            protocols[i].display_info();\n",
    "            protocols[i].encode_packet(data);\n",
    "            $display(\"Overhead: %0d bytes\", protocols[i].get_overhead());\n",
    "        end\n",
    "        \n",
    "        $display(\"\\n=== Decoding Packet ===\");\n",
    "        // Decode in reverse order\n",
    "        for (int i = protocols.size()-1; i >= 0; i--) begin\n",
    "            $display(\"\\n--- Layer %0d Decode ---\", i+1);\n",
    "            protocols[i].decode_packet(data);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    function int calculate_total_overhead();\n",
    "        int total = 0;\n",
    "        foreach (protocols[i]) begin\n",
    "            total += protocols[i].get_overhead();\n",
    "        end\n",
    "        return total;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test module for network protocols\n",
    "module network_demo;\n",
    "    NetworkStack stack;\n",
    "    bit [7:0] packet_data[];\n",
    "    \n",
    "    initial begin\n",
    "        stack = new();\n",
    "        packet_data = new[100];  // 100-byte data packet\n",
    "        \n",
    "        // Initialize packet with dummy data\n",
    "        foreach (packet_data[i]) begin\n",
    "            packet_data[i] = i % 256;\n",
    "        end\n",
    "        \n",
    "        // Process packet through protocol stack\n",
    "        stack.process_packet(packet_data);\n",
    "        \n",
    "        $display(\"\\nTotal Protocol Overhead: %0d bytes\", \n",
    "                 stack.calculate_total_overhead());\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Example 3: Employee Management System\n",
    "\n",
    "```systemverilog\n",
    "// Payroll system demonstrating polymorphism\n",
    "class PayrollSystem;\n",
    "    Employee employees[];\n",
    "    \n",
    "    function new();\n",
    "        Manager mgr;\n",
    "        Developer dev1, dev2;\n",
    "        \n",
    "        // Create different types of employees\n",
    "        mgr = new(\"Alice Johnson\", 1001, 75000.0, 0.20, 8);\n",
    "        dev1 = new(\"Bob Smith\", 1002, 65000.0, \"SystemVerilog\");\n",
    "        dev2 = new(\"Carol Davis\", 1003, 68000.0, \"Python\");\n",
    "        \n",
    "        // Add some completed projects for developers\n",
    "        dev1.complete_project();\n",
    "        dev1.complete_project();\n",
    "        dev2.complete_project();\n",
    "        dev2.complete_project();\n",
    "        dev2.complete_project();\n",
    "        \n",
    "        // Store in polymorphic array\n",
    "        employees = new[3];\n",
    "        employees[0] = mgr;\n",
    "        employees[1] = dev1;\n",
    "        employees[2] = dev2;\n",
    "    endfunction\n",
    "    \n",
    "    function void process_payroll();\n",
    "        real total_payroll = 0.0;\n",
    "        \n",
    "        $display(\"=== Monthly Payroll Processing ===\\n\");\n",
    "        \n",
    "        foreach (employees[i]) begin\n",
    "            real pay = employees[i].calculate_pay();  // Polymorphic call\n",
    "            total_payroll += pay;\n",
    "            \n",
    "            employees[i].display_info();  // Polymorphic call\n",
    "            $display(\"Monthly Pay: $%0.2f\\n\", pay);\n",
    "        end\n",
    "        \n",
    "        $display(\"Total Monthly Payroll: $%0.2f\", total_payroll);\n",
    "    endfunction\n",
    "    \n",
    "    function void display_employee_details();\n",
    "        $display(\"=== Employee Details ===\\n\");\n",
    "        \n",
    "        foreach (employees[i]) begin\n",
    "            employees[i].display_info();\n",
    "            \n",
    "            // Type checking and casting for specific methods\n",
    "            if ($cast(mgr_handle, employees[i])) begin\n",
    "                Manager mgr_handle;\n",
    "                mgr_handle.conduct_meeting();\n",
    "            end else if ($cast(dev_handle, employees[i])) begin\n",
    "                Developer dev_handle;\n",
    "                dev_handle.complete_project();\n",
    "            end\n",
    "            $display(\"\");\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test module for payroll system\n",
    "module payroll_demo;\n",
    "    PayrollSystem payroll;\n",
    "    \n",
    "    initial begin\n",
    "        payroll = new();\n",
    "        payroll.process_payroll();\n",
    "        $display(\"\\n\" + {50{\"=\"}});\n",
    "        payroll.display_employee_details();\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.7 Best Practices and Design Patterns\n",
    "\n",
    "##### 1. Liskov Substitution Principle\n",
    "Objects of derived classes should be substitutable for objects of the base class without altering program correctness.\n",
    "\n",
    "```systemverilog\n",
    "// Good: Circle can substitute Shape\n",
    "Shape my_shape = new Circle(5.0);\n",
    "real area = my_shape.calculate_area();  // Works correctly\n",
    "```\n",
    "\n",
    "##### 2. Interface Segregation\n",
    "Keep interfaces focused and cohesive.\n",
    "\n",
    "```systemverilog\n",
    "// Instead of one large interface, use specific interfaces\n",
    "class Drawable;\n",
    "    pure virtual function void draw();\n",
    "endclass\n",
    "\n",
    "class Calculable;\n",
    "    pure virtual function real calculate_area();\n",
    "endclass\n",
    "\n",
    "class Circle extends Drawable, Calculable;  // Multiple inheritance\n",
    "    // Implementation\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 3. Factory Pattern Example\n",
    "\n",
    "```systemverilog\n",
    "class ShapeFactory;\n",
    "    static function Shape create_shape(string shape_type, real param1 = 1.0, real param2 = 1.0);\n",
    "        case (shape_type.tolower())\n",
    "            \"circle\": return new Circle(param1);\n",
    "            \"rectangle\": return new Rectangle(param1, param2);\n",
    "            \"triangle\": return new Triangle(param1, param2);\n",
    "            default: begin\n",
    "                $display(\"Unknown shape type: %s\", shape_type);\n",
    "                return null;\n",
    "            end\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "Shape my_shape = ShapeFactory::create_shape(\"circle\", 3.0);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 10.8 Common Pitfalls and Debugging Tips\n",
    "\n",
    "##### 1. Forgetting virtual keyword\n",
    "```systemverilog\n",
    "// Wrong: Method won't be overridden properly\n",
    "function void my_method();  // Not virtual\n",
    "\n",
    "// Correct: Use virtual for overrideable methods\n",
    "virtual function void my_method();\n",
    "```\n",
    "\n",
    "##### 2. Incorrect super usage\n",
    "```systemverilog\n",
    "// Wrong: Calling super incorrectly\n",
    "function new();\n",
    "    super();  // Syntax error\n",
    "\n",
    "// Correct: Proper super call\n",
    "function new();\n",
    "    super.new();  // Correct syntax\n",
    "```\n",
    "\n",
    "##### 3. Handle assignment vs object copying\n",
    "```systemverilog\n",
    "// This copies the handle, not the object\n",
    "Shape shape1 = new Circle(5.0);\n",
    "Shape shape2 = shape1;  // Both handles point to same object\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter covered the essential object-oriented programming concepts in SystemVerilog:\n",
    "\n",
    "- **Inheritance**: Creating new classes based on existing ones using `extends`\n",
    "- **Method Overriding**: Providing specific implementations in derived classes\n",
    "- **super keyword**: Accessing parent class methods and properties\n",
    "- **Virtual Methods**: Enabling runtime method resolution for polymorphism\n",
    "- **Abstract Classes**: Creating base classes with pure virtual methods\n",
    "- **Polymorphism**: Treating objects of different types uniformly through common interfaces\n",
    "\n",
    "These concepts enable you to write more modular, maintainable, and extensible SystemVerilog code by leveraging the power of object-oriented design principles. Understanding inheritance and polymorphism is crucial for building complex verification environments and reusable code libraries."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "514ac86d",
   "metadata": {},
   "source": [
    "### Chapter 11: Advanced OOP Concepts\n",
    "- Parameterized classes\n",
    "- Nested classes\n",
    "- Copy constructors\n",
    "- Shallow vs. deep copy\n",
    "- Class handles and references"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "446de399",
   "metadata": {},
   "source": [
    "## Part IV: Verification Features"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2ec17078",
   "metadata": {},
   "source": [
    "### Chapter 12: Assertions\n",
    "- Immediate assertions\n",
    "- Concurrent assertions\n",
    "- Sequence declarations\n",
    "- Property declarations\n",
    "- assert, assume, cover statements\n",
    "- Clocking and disable conditions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7602a0cd",
   "metadata": {},
   "source": [
    "### Chapter 13: Constrained Random Verification\n",
    "- Random variables and rand/randc\n",
    "- Constraint blocks\n",
    "- Constraint expressions\n",
    "- Distribution constraints\n",
    "- Constraint inheritance\n",
    "- solve...before constraints"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a43d975f",
   "metadata": {},
   "source": [
    "### Chapter 14: Functional Coverage\n",
    "- Covergroups and coverpoints\n",
    "- Bins and cross coverage\n",
    "- Coverage options\n",
    "- Coverage-driven verification\n",
    "- Assertion-based coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9c2dc10",
   "metadata": {},
   "source": [
    "### Chapter 15: Interfaces and Modports\n",
    "- Interface declarations\n",
    "- Modport definitions\n",
    "- Interface instantiation\n",
    "- Parameterized interfaces\n",
    "- Interface arrays\n",
    "- Virtual interfaces"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1d51352",
   "metadata": {},
   "source": [
    "## Part V: Advanced Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6648f442",
   "metadata": {},
   "source": [
    "### Chapter 16: Testbench Architecture\n",
    "- Layered testbench methodology\n",
    "- Driver, monitor, scoreboard\n",
    "- Test sequences and scenarios\n",
    "- Configuration and factory patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c6928f0f",
   "metadata": {},
   "source": [
    "### Chapter 17: Universal Verification Methodology (UVM)\n",
    "- UVM overview and benefits\n",
    "- UVM base classes\n",
    "- Test, environment, agent structure\n",
    "- Sequences and sequence items\n",
    "- UVM phases and objections\n",
    "- UVM factory and configuration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6005b785",
   "metadata": {},
   "source": [
    "### Chapter 18: Communication and Synchronization\n",
    "- Mailboxes for inter-process communication\n",
    "- Semaphores for resource sharing\n",
    "- Events for synchronization\n",
    "- Fork-join constructs\n",
    "- Process control"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00f6b0db",
   "metadata": {},
   "source": [
    "### Chapter 19: Advanced SystemVerilog Features\n",
    "- Packed unions\n",
    "- Tagged unions\n",
    "- Streaming operators\n",
    "- DPI (Direct Programming Interface)\n",
    "- System tasks and functions\n",
    "- Compiler directives"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8cef651f",
   "metadata": {},
   "source": [
    "## Part VI: Practical Applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d6f02046",
   "metadata": {},
   "source": [
    "### Chapter 20: Design Examples\n",
    "- Combinational logic designs\n",
    "- Sequential logic (counters, state machines)\n",
    "- Memory models\n",
    "- Bus protocols\n",
    "- Processor components"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "339145e7",
   "metadata": {},
   "source": [
    "### Chapter 21: Verification Examples\n",
    "- Testbench for ALU\n",
    "- Memory controller verification\n",
    "- Bus protocol checker\n",
    "- Coverage-driven test scenarios\n",
    "- Assertion-based verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7fee44c7",
   "metadata": {},
   "source": [
    "### Chapter 22: Debugging and Best Practices\n",
    "- Common coding mistakes\n",
    "- Debugging techniques\n",
    "- Simulation and synthesis considerations\n",
    "- Coding style guidelines\n",
    "- Performance optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e5424f54",
   "metadata": {},
   "source": [
    "### Chapter 23: Integration with Other Languages\n",
    "- SystemVerilog and VHDL\n",
    "- C/C++ integration via DPI\n",
    "- SystemC integration\n",
    "- Mixed-language simulation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af513d95",
   "metadata": {},
   "source": [
    "## Part VII: Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bddf7ee9",
   "metadata": {},
   "source": [
    "### Chapter 24: Formal Verification\n",
    "- Property specification language\n",
    "- Model checking concepts\n",
    "- Bounded model checking\n",
    "- Formal property verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6df0faea",
   "metadata": {},
   "source": [
    "### Chapter 25: Low Power Design Features\n",
    "- Power-aware simulation\n",
    "- Unified Power Format (UPF)\n",
    "- Power domains and islands\n",
    "- Clock and power gating"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9bda3e2b",
   "metadata": {},
   "source": [
    "### Chapter 26: SystemVerilog for Synthesis\n",
    "- Synthesizable vs. non-synthesizable constructs\n",
    "- RTL coding guidelines\n",
    "- Timing and area considerations\n",
    "- Synthesis tool considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4216a84c",
   "metadata": {},
   "source": [
    "## Appendices\n",
    "\n",
    "### Appendix A: SystemVerilog Keywords Reference\n",
    "### Appendix B: Built-in System Tasks and Functions\n",
    "### Appendix C: Compiler Directives\n",
    "### Appendix D: UVM Quick Reference\n",
    "### Appendix E: Common Patterns and Idioms\n",
    "### Appendix F: Tool-specific Considerations\n",
    "### Appendix G: Further Reading and Resources\n",
    "\n",
    "---\n",
    "\n",
    "## Prerequisites\n",
    "- Basic understanding of digital logic\n",
    "- Familiarity with hardware description languages (helpful but not required)\n",
    "- Basic programming concepts\n",
    "\n",
    "## Learning Path Recommendations\n",
    "- **For Hardware Designers**: Focus on Parts I, II, and VI\n",
    "- **For Verification Engineers**: Emphasize Parts I, III, IV, V, and VII\n",
    "- **For Complete Beginners**: Follow chapters sequentially\n",
    "- **For Experienced Verilog Users**: Start with Chapter 2, emphasize Parts III-V"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
