
Lab3_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028f0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080029fc  080029fc  000129fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a20  08002a20  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08002a20  08002a20  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a20  08002a20  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a20  08002a20  00012a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a24  08002a24  00012a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08002a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000038  08002a60  00020038  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08002a60  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009285  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b24  00000000  00000000  000292e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002ae10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002b828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b1d  00000000  00000000  0002c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6b9  00000000  00000000  00042c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008259e  00000000  00000000  0004f31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d18bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027fc  00000000  00000000  000d1910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	080029e4 	.word	0x080029e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	080029e4 	.word	0x080029e4

0800014c <display7SEG>:

int firstSEG;
int secondSEG;
int mode;

static void display7SEG(int number) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	f200 8180 	bhi.w	800045c <display7SEG+0x310>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <display7SEG+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800018d 	.word	0x0800018d
 8000168:	080001d5 	.word	0x080001d5
 800016c:	0800021d 	.word	0x0800021d
 8000170:	08000265 	.word	0x08000265
 8000174:	080002ad 	.word	0x080002ad
 8000178:	080002f5 	.word	0x080002f5
 800017c:	0800033d 	.word	0x0800033d
 8000180:	08000385 	.word	0x08000385
 8000184:	080003cd 	.word	0x080003cd
 8000188:	08000415 	.word	0x08000415
	switch (number) {
	case 0:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b10000000; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2102      	movs	r1, #2
 8000190:	48b5      	ldr	r0, [pc, #724]	; (8000468 <display7SEG+0x31c>)
 8000192:	f001 fc2a 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000196:	2200      	movs	r2, #0
 8000198:	2104      	movs	r1, #4
 800019a:	48b3      	ldr	r0, [pc, #716]	; (8000468 <display7SEG+0x31c>)
 800019c:	f001 fc25 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	2108      	movs	r1, #8
 80001a4:	48b0      	ldr	r0, [pc, #704]	; (8000468 <display7SEG+0x31c>)
 80001a6:	f001 fc20 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 80001aa:	2200      	movs	r2, #0
 80001ac:	2110      	movs	r1, #16
 80001ae:	48ae      	ldr	r0, [pc, #696]	; (8000468 <display7SEG+0x31c>)
 80001b0:	f001 fc1b 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	2120      	movs	r1, #32
 80001b8:	48ab      	ldr	r0, [pc, #684]	; (8000468 <display7SEG+0x31c>)
 80001ba:	f001 fc16 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	2140      	movs	r1, #64	; 0x40
 80001c2:	48a9      	ldr	r0, [pc, #676]	; (8000468 <display7SEG+0x31c>)
 80001c4:	f001 fc11 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	2180      	movs	r1, #128	; 0x80
 80001cc:	48a6      	ldr	r0, [pc, #664]	; (8000468 <display7SEG+0x31c>)
 80001ce:	f001 fc0c 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 80001d2:	e144      	b.n	800045e <display7SEG+0x312>
	case 1:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b11110011; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_SET);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2102      	movs	r1, #2
 80001d8:	48a3      	ldr	r0, [pc, #652]	; (8000468 <display7SEG+0x31c>)
 80001da:	f001 fc06 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	2104      	movs	r1, #4
 80001e2:	48a1      	ldr	r0, [pc, #644]	; (8000468 <display7SEG+0x31c>)
 80001e4:	f001 fc01 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2108      	movs	r1, #8
 80001ec:	489e      	ldr	r0, [pc, #632]	; (8000468 <display7SEG+0x31c>)
 80001ee:	f001 fbfc 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2110      	movs	r1, #16
 80001f6:	489c      	ldr	r0, [pc, #624]	; (8000468 <display7SEG+0x31c>)
 80001f8:	f001 fbf7 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2120      	movs	r1, #32
 8000200:	4899      	ldr	r0, [pc, #612]	; (8000468 <display7SEG+0x31c>)
 8000202:	f001 fbf2 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_SET);
 8000206:	2201      	movs	r2, #1
 8000208:	2140      	movs	r1, #64	; 0x40
 800020a:	4897      	ldr	r0, [pc, #604]	; (8000468 <display7SEG+0x31c>)
 800020c:	f001 fbed 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_SET);
 8000210:	2201      	movs	r2, #1
 8000212:	2180      	movs	r1, #128	; 0x80
 8000214:	4894      	ldr	r0, [pc, #592]	; (8000468 <display7SEG+0x31c>)
 8000216:	f001 fbe8 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 800021a:	e120      	b.n	800045e <display7SEG+0x312>
	case 2:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b01001001; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 800021c:	2200      	movs	r2, #0
 800021e:	2102      	movs	r1, #2
 8000220:	4891      	ldr	r0, [pc, #580]	; (8000468 <display7SEG+0x31c>)
 8000222:	f001 fbe2 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	2104      	movs	r1, #4
 800022a:	488f      	ldr	r0, [pc, #572]	; (8000468 <display7SEG+0x31c>)
 800022c:	f001 fbdd 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_SET);
 8000230:	2201      	movs	r2, #1
 8000232:	2108      	movs	r1, #8
 8000234:	488c      	ldr	r0, [pc, #560]	; (8000468 <display7SEG+0x31c>)
 8000236:	f001 fbd8 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 800023a:	2200      	movs	r2, #0
 800023c:	2110      	movs	r1, #16
 800023e:	488a      	ldr	r0, [pc, #552]	; (8000468 <display7SEG+0x31c>)
 8000240:	f001 fbd3 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000244:	2200      	movs	r2, #0
 8000246:	2120      	movs	r1, #32
 8000248:	4887      	ldr	r0, [pc, #540]	; (8000468 <display7SEG+0x31c>)
 800024a:	f001 fbce 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_SET);
 800024e:	2201      	movs	r2, #1
 8000250:	2140      	movs	r1, #64	; 0x40
 8000252:	4885      	ldr	r0, [pc, #532]	; (8000468 <display7SEG+0x31c>)
 8000254:	f001 fbc9 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000258:	2200      	movs	r2, #0
 800025a:	2180      	movs	r1, #128	; 0x80
 800025c:	4882      	ldr	r0, [pc, #520]	; (8000468 <display7SEG+0x31c>)
 800025e:	f001 fbc4 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 8000262:	e0fc      	b.n	800045e <display7SEG+0x312>
	case 3:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b01100001; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000264:	2200      	movs	r2, #0
 8000266:	2102      	movs	r1, #2
 8000268:	487f      	ldr	r0, [pc, #508]	; (8000468 <display7SEG+0x31c>)
 800026a:	f001 fbbe 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 800026e:	2200      	movs	r2, #0
 8000270:	2104      	movs	r1, #4
 8000272:	487d      	ldr	r0, [pc, #500]	; (8000468 <display7SEG+0x31c>)
 8000274:	f001 fbb9 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2108      	movs	r1, #8
 800027c:	487a      	ldr	r0, [pc, #488]	; (8000468 <display7SEG+0x31c>)
 800027e:	f001 fbb4 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000282:	2200      	movs	r2, #0
 8000284:	2110      	movs	r1, #16
 8000286:	4878      	ldr	r0, [pc, #480]	; (8000468 <display7SEG+0x31c>)
 8000288:	f001 fbaf 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 800028c:	2201      	movs	r2, #1
 800028e:	2120      	movs	r1, #32
 8000290:	4875      	ldr	r0, [pc, #468]	; (8000468 <display7SEG+0x31c>)
 8000292:	f001 fbaa 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_SET);
 8000296:	2201      	movs	r2, #1
 8000298:	2140      	movs	r1, #64	; 0x40
 800029a:	4873      	ldr	r0, [pc, #460]	; (8000468 <display7SEG+0x31c>)
 800029c:	f001 fba5 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2180      	movs	r1, #128	; 0x80
 80002a4:	4870      	ldr	r0, [pc, #448]	; (8000468 <display7SEG+0x31c>)
 80002a6:	f001 fba0 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 80002aa:	e0d8      	b.n	800045e <display7SEG+0x312>
	case 4:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b00110011; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_SET);
 80002ac:	2201      	movs	r2, #1
 80002ae:	2102      	movs	r1, #2
 80002b0:	486d      	ldr	r0, [pc, #436]	; (8000468 <display7SEG+0x31c>)
 80002b2:	f001 fb9a 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2104      	movs	r1, #4
 80002ba:	486b      	ldr	r0, [pc, #428]	; (8000468 <display7SEG+0x31c>)
 80002bc:	f001 fb95 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 80002c0:	2200      	movs	r2, #0
 80002c2:	2108      	movs	r1, #8
 80002c4:	4868      	ldr	r0, [pc, #416]	; (8000468 <display7SEG+0x31c>)
 80002c6:	f001 fb90 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_SET);
 80002ca:	2201      	movs	r2, #1
 80002cc:	2110      	movs	r1, #16
 80002ce:	4866      	ldr	r0, [pc, #408]	; (8000468 <display7SEG+0x31c>)
 80002d0:	f001 fb8b 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	2120      	movs	r1, #32
 80002d8:	4863      	ldr	r0, [pc, #396]	; (8000468 <display7SEG+0x31c>)
 80002da:	f001 fb86 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 80002de:	2200      	movs	r2, #0
 80002e0:	2140      	movs	r1, #64	; 0x40
 80002e2:	4861      	ldr	r0, [pc, #388]	; (8000468 <display7SEG+0x31c>)
 80002e4:	f001 fb81 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	2180      	movs	r1, #128	; 0x80
 80002ec:	485e      	ldr	r0, [pc, #376]	; (8000468 <display7SEG+0x31c>)
 80002ee:	f001 fb7c 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 80002f2:	e0b4      	b.n	800045e <display7SEG+0x312>
	case 5:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b00100101; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2102      	movs	r1, #2
 80002f8:	485b      	ldr	r0, [pc, #364]	; (8000468 <display7SEG+0x31c>)
 80002fa:	f001 fb76 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2104      	movs	r1, #4
 8000302:	4859      	ldr	r0, [pc, #356]	; (8000468 <display7SEG+0x31c>)
 8000304:	f001 fb71 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000308:	2200      	movs	r2, #0
 800030a:	2108      	movs	r1, #8
 800030c:	4856      	ldr	r0, [pc, #344]	; (8000468 <display7SEG+0x31c>)
 800030e:	f001 fb6c 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2110      	movs	r1, #16
 8000316:	4854      	ldr	r0, [pc, #336]	; (8000468 <display7SEG+0x31c>)
 8000318:	f001 fb67 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 800031c:	2201      	movs	r2, #1
 800031e:	2120      	movs	r1, #32
 8000320:	4851      	ldr	r0, [pc, #324]	; (8000468 <display7SEG+0x31c>)
 8000322:	f001 fb62 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000326:	2200      	movs	r2, #0
 8000328:	2140      	movs	r1, #64	; 0x40
 800032a:	484f      	ldr	r0, [pc, #316]	; (8000468 <display7SEG+0x31c>)
 800032c:	f001 fb5d 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	2180      	movs	r1, #128	; 0x80
 8000334:	484c      	ldr	r0, [pc, #304]	; (8000468 <display7SEG+0x31c>)
 8000336:	f001 fb58 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 800033a:	e090      	b.n	800045e <display7SEG+0x312>
	case 6:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b00000101; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2102      	movs	r1, #2
 8000340:	4849      	ldr	r0, [pc, #292]	; (8000468 <display7SEG+0x31c>)
 8000342:	f001 fb52 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_SET);
 8000346:	2201      	movs	r2, #1
 8000348:	2104      	movs	r1, #4
 800034a:	4847      	ldr	r0, [pc, #284]	; (8000468 <display7SEG+0x31c>)
 800034c:	f001 fb4d 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2108      	movs	r1, #8
 8000354:	4844      	ldr	r0, [pc, #272]	; (8000468 <display7SEG+0x31c>)
 8000356:	f001 fb48 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2110      	movs	r1, #16
 800035e:	4842      	ldr	r0, [pc, #264]	; (8000468 <display7SEG+0x31c>)
 8000360:	f001 fb43 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2120      	movs	r1, #32
 8000368:	483f      	ldr	r0, [pc, #252]	; (8000468 <display7SEG+0x31c>)
 800036a:	f001 fb3e 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2140      	movs	r1, #64	; 0x40
 8000372:	483d      	ldr	r0, [pc, #244]	; (8000468 <display7SEG+0x31c>)
 8000374:	f001 fb39 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2180      	movs	r1, #128	; 0x80
 800037c:	483a      	ldr	r0, [pc, #232]	; (8000468 <display7SEG+0x31c>)
 800037e:	f001 fb34 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 8000382:	e06c      	b.n	800045e <display7SEG+0x312>
	case 7:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b11110001; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000384:	2200      	movs	r2, #0
 8000386:	2102      	movs	r1, #2
 8000388:	4837      	ldr	r0, [pc, #220]	; (8000468 <display7SEG+0x31c>)
 800038a:	f001 fb2e 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	2104      	movs	r1, #4
 8000392:	4835      	ldr	r0, [pc, #212]	; (8000468 <display7SEG+0x31c>)
 8000394:	f001 fb29 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000398:	2200      	movs	r2, #0
 800039a:	2108      	movs	r1, #8
 800039c:	4832      	ldr	r0, [pc, #200]	; (8000468 <display7SEG+0x31c>)
 800039e:	f001 fb24 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_SET);
 80003a2:	2201      	movs	r2, #1
 80003a4:	2110      	movs	r1, #16
 80003a6:	4830      	ldr	r0, [pc, #192]	; (8000468 <display7SEG+0x31c>)
 80003a8:	f001 fb1f 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2120      	movs	r1, #32
 80003b0:	482d      	ldr	r0, [pc, #180]	; (8000468 <display7SEG+0x31c>)
 80003b2:	f001 fb1a 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	2140      	movs	r1, #64	; 0x40
 80003ba:	482b      	ldr	r0, [pc, #172]	; (8000468 <display7SEG+0x31c>)
 80003bc:	f001 fb15 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_SET);
 80003c0:	2201      	movs	r2, #1
 80003c2:	2180      	movs	r1, #128	; 0x80
 80003c4:	4828      	ldr	r0, [pc, #160]	; (8000468 <display7SEG+0x31c>)
 80003c6:	f001 fb10 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 80003ca:	e048      	b.n	800045e <display7SEG+0x312>
	case 8:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b00000001; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2102      	movs	r1, #2
 80003d0:	4825      	ldr	r0, [pc, #148]	; (8000468 <display7SEG+0x31c>)
 80003d2:	f001 fb0a 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2104      	movs	r1, #4
 80003da:	4823      	ldr	r0, [pc, #140]	; (8000468 <display7SEG+0x31c>)
 80003dc:	f001 fb05 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2108      	movs	r1, #8
 80003e4:	4820      	ldr	r0, [pc, #128]	; (8000468 <display7SEG+0x31c>)
 80003e6:	f001 fb00 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2110      	movs	r1, #16
 80003ee:	481e      	ldr	r0, [pc, #120]	; (8000468 <display7SEG+0x31c>)
 80003f0:	f001 fafb 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2120      	movs	r1, #32
 80003f8:	481b      	ldr	r0, [pc, #108]	; (8000468 <display7SEG+0x31c>)
 80003fa:	f001 faf6 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	2140      	movs	r1, #64	; 0x40
 8000402:	4819      	ldr	r0, [pc, #100]	; (8000468 <display7SEG+0x31c>)
 8000404:	f001 faf1 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000408:	2200      	movs	r2, #0
 800040a:	2180      	movs	r1, #128	; 0x80
 800040c:	4816      	ldr	r0, [pc, #88]	; (8000468 <display7SEG+0x31c>)
 800040e:	f001 faec 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 8000412:	e024      	b.n	800045e <display7SEG+0x312>
	case 9:
//		GPIOA->ODR = (GPIOA->ODR & 0xFFFFFF01) | 0b00100001; // GFEDCBA
		HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2102      	movs	r1, #2
 8000418:	4813      	ldr	r0, [pc, #76]	; (8000468 <display7SEG+0x31c>)
 800041a:	f001 fae6 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2104      	movs	r1, #4
 8000422:	4811      	ldr	r0, [pc, #68]	; (8000468 <display7SEG+0x31c>)
 8000424:	f001 fae1 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	2108      	movs	r1, #8
 800042c:	480e      	ldr	r0, [pc, #56]	; (8000468 <display7SEG+0x31c>)
 800042e:	f001 fadc 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2110      	movs	r1, #16
 8000436:	480c      	ldr	r0, [pc, #48]	; (8000468 <display7SEG+0x31c>)
 8000438:	f001 fad7 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 800043c:	2201      	movs	r2, #1
 800043e:	2120      	movs	r1, #32
 8000440:	4809      	ldr	r0, [pc, #36]	; (8000468 <display7SEG+0x31c>)
 8000442:	f001 fad2 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	2140      	movs	r1, #64	; 0x40
 800044a:	4807      	ldr	r0, [pc, #28]	; (8000468 <display7SEG+0x31c>)
 800044c:	f001 facd 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2180      	movs	r1, #128	; 0x80
 8000454:	4804      	ldr	r0, [pc, #16]	; (8000468 <display7SEG+0x31c>)
 8000456:	f001 fac8 	bl	80019ea <HAL_GPIO_WritePin>

		break;
 800045a:	e000      	b.n	800045e <display7SEG+0x312>
	default:
		break;
 800045c:	bf00      	nop
	}
}
 800045e:	bf00      	nop
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40010800 	.word	0x40010800

0800046c <led7SEGInitState>:

void led7SEGInitState(void) {
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
	firstSEG = 0;
 8000470:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <led7SEGInitState+0x4c>)
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
	secondSEG = 0;
 8000476:	4b11      	ldr	r3, [pc, #68]	; (80004bc <led7SEGInitState+0x50>)
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
	mode = 1;
 800047c:	4b10      	ldr	r3, [pc, #64]	; (80004c0 <led7SEGInitState+0x54>)
 800047e:	2201      	movs	r2, #1
 8000480:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000482:	2200      	movs	r2, #0
 8000484:	2110      	movs	r1, #16
 8000486:	480f      	ldr	r0, [pc, #60]	; (80004c4 <led7SEGInitState+0x58>)
 8000488:	f001 faaf 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2101      	movs	r1, #1
 8000490:	480c      	ldr	r0, [pc, #48]	; (80004c4 <led7SEGInitState+0x58>)
 8000492:	f001 faaa 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000496:	2200      	movs	r2, #0
 8000498:	2102      	movs	r1, #2
 800049a:	480a      	ldr	r0, [pc, #40]	; (80004c4 <led7SEGInitState+0x58>)
 800049c:	f001 faa5 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	2104      	movs	r1, #4
 80004a4:	4807      	ldr	r0, [pc, #28]	; (80004c4 <led7SEGInitState+0x58>)
 80004a6:	f001 faa0 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2108      	movs	r1, #8
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <led7SEGInitState+0x58>)
 80004b0:	f001 fa9b 	bl	80019ea <HAL_GPIO_WritePin>
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	2000008c 	.word	0x2000008c
 80004bc:	20000088 	.word	0x20000088
 80004c0:	20000084 	.word	0x20000084
 80004c4:	40010c00 	.word	0x40010c00

080004c8 <led7SEGScan>:

void led7SEGScan(void) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	static int scan_idx = 0;

	// Clear
	HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	2110      	movs	r1, #16
 80004d0:	4849      	ldr	r0, [pc, #292]	; (80005f8 <led7SEGScan+0x130>)
 80004d2:	f001 fa8a 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2101      	movs	r1, #1
 80004da:	4847      	ldr	r0, [pc, #284]	; (80005f8 <led7SEGScan+0x130>)
 80004dc:	f001 fa85 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2102      	movs	r1, #2
 80004e4:	4844      	ldr	r0, [pc, #272]	; (80005f8 <led7SEGScan+0x130>)
 80004e6:	f001 fa80 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2104      	movs	r1, #4
 80004ee:	4842      	ldr	r0, [pc, #264]	; (80005f8 <led7SEGScan+0x130>)
 80004f0:	f001 fa7b 	bl	80019ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2108      	movs	r1, #8
 80004f8:	483f      	ldr	r0, [pc, #252]	; (80005f8 <led7SEGScan+0x130>)
 80004fa:	f001 fa76 	bl	80019ea <HAL_GPIO_WritePin>

	switch (scan_idx) {
 80004fe:	4b3f      	ldr	r3, [pc, #252]	; (80005fc <led7SEGScan+0x134>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	2b04      	cmp	r3, #4
 8000504:	d874      	bhi.n	80005f0 <led7SEGScan+0x128>
 8000506:	a201      	add	r2, pc, #4	; (adr r2, 800050c <led7SEGScan+0x44>)
 8000508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050c:	08000521 	.word	0x08000521
 8000510:	08000549 	.word	0x08000549
 8000514:	0800057b 	.word	0x0800057b
 8000518:	080005a3 	.word	0x080005a3
 800051c:	080005d5 	.word	0x080005d5
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000520:	2201      	movs	r2, #1
 8000522:	2101      	movs	r1, #1
 8000524:	4834      	ldr	r0, [pc, #208]	; (80005f8 <led7SEGScan+0x130>)
 8000526:	f001 fa60 	bl	80019ea <HAL_GPIO_WritePin>
		display7SEG(firstSEG / 10);
 800052a:	4b35      	ldr	r3, [pc, #212]	; (8000600 <led7SEGScan+0x138>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a35      	ldr	r2, [pc, #212]	; (8000604 <led7SEGScan+0x13c>)
 8000530:	fb82 1203 	smull	r1, r2, r2, r3
 8000534:	1092      	asrs	r2, r2, #2
 8000536:	17db      	asrs	r3, r3, #31
 8000538:	1ad3      	subs	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f7ff fe06 	bl	800014c <display7SEG>
		scan_idx = 1;
 8000540:	4b2e      	ldr	r3, [pc, #184]	; (80005fc <led7SEGScan+0x134>)
 8000542:	2201      	movs	r2, #1
 8000544:	601a      	str	r2, [r3, #0]
		break;
 8000546:	e054      	b.n	80005f2 <led7SEGScan+0x12a>
	case 1:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	2102      	movs	r1, #2
 800054c:	482a      	ldr	r0, [pc, #168]	; (80005f8 <led7SEGScan+0x130>)
 800054e:	f001 fa4c 	bl	80019ea <HAL_GPIO_WritePin>
		display7SEG(firstSEG % 10);
 8000552:	4b2b      	ldr	r3, [pc, #172]	; (8000600 <led7SEGScan+0x138>)
 8000554:	681a      	ldr	r2, [r3, #0]
 8000556:	4b2b      	ldr	r3, [pc, #172]	; (8000604 <led7SEGScan+0x13c>)
 8000558:	fb83 1302 	smull	r1, r3, r3, r2
 800055c:	1099      	asrs	r1, r3, #2
 800055e:	17d3      	asrs	r3, r2, #31
 8000560:	1ac9      	subs	r1, r1, r3
 8000562:	460b      	mov	r3, r1
 8000564:	009b      	lsls	r3, r3, #2
 8000566:	440b      	add	r3, r1
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	1ad1      	subs	r1, r2, r3
 800056c:	4608      	mov	r0, r1
 800056e:	f7ff fded 	bl	800014c <display7SEG>
		scan_idx = 2;
 8000572:	4b22      	ldr	r3, [pc, #136]	; (80005fc <led7SEGScan+0x134>)
 8000574:	2202      	movs	r2, #2
 8000576:	601a      	str	r2, [r3, #0]
		break;
 8000578:	e03b      	b.n	80005f2 <led7SEGScan+0x12a>
	case 2:
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800057a:	2201      	movs	r2, #1
 800057c:	2104      	movs	r1, #4
 800057e:	481e      	ldr	r0, [pc, #120]	; (80005f8 <led7SEGScan+0x130>)
 8000580:	f001 fa33 	bl	80019ea <HAL_GPIO_WritePin>
		display7SEG(secondSEG / 10);
 8000584:	4b20      	ldr	r3, [pc, #128]	; (8000608 <led7SEGScan+0x140>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a1e      	ldr	r2, [pc, #120]	; (8000604 <led7SEGScan+0x13c>)
 800058a:	fb82 1203 	smull	r1, r2, r2, r3
 800058e:	1092      	asrs	r2, r2, #2
 8000590:	17db      	asrs	r3, r3, #31
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff fdd9 	bl	800014c <display7SEG>
		scan_idx = 3;
 800059a:	4b18      	ldr	r3, [pc, #96]	; (80005fc <led7SEGScan+0x134>)
 800059c:	2203      	movs	r2, #3
 800059e:	601a      	str	r2, [r3, #0]
		break;
 80005a0:	e027      	b.n	80005f2 <led7SEGScan+0x12a>
	case 3:
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	2108      	movs	r1, #8
 80005a6:	4814      	ldr	r0, [pc, #80]	; (80005f8 <led7SEGScan+0x130>)
 80005a8:	f001 fa1f 	bl	80019ea <HAL_GPIO_WritePin>
		display7SEG(secondSEG % 10);
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <led7SEGScan+0x140>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b14      	ldr	r3, [pc, #80]	; (8000604 <led7SEGScan+0x13c>)
 80005b2:	fb83 1302 	smull	r1, r3, r3, r2
 80005b6:	1099      	asrs	r1, r3, #2
 80005b8:	17d3      	asrs	r3, r2, #31
 80005ba:	1ac9      	subs	r1, r1, r3
 80005bc:	460b      	mov	r3, r1
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	440b      	add	r3, r1
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	1ad1      	subs	r1, r2, r3
 80005c6:	4608      	mov	r0, r1
 80005c8:	f7ff fdc0 	bl	800014c <display7SEG>
		scan_idx = 4;
 80005cc:	4b0b      	ldr	r3, [pc, #44]	; (80005fc <led7SEGScan+0x134>)
 80005ce:	2204      	movs	r2, #4
 80005d0:	601a      	str	r2, [r3, #0]
		break;
 80005d2:	e00e      	b.n	80005f2 <led7SEGScan+0x12a>
	case 4:
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2110      	movs	r1, #16
 80005d8:	4807      	ldr	r0, [pc, #28]	; (80005f8 <led7SEGScan+0x130>)
 80005da:	f001 fa06 	bl	80019ea <HAL_GPIO_WritePin>
		display7SEG(mode);
 80005de:	4b0b      	ldr	r3, [pc, #44]	; (800060c <led7SEGScan+0x144>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f7ff fdb2 	bl	800014c <display7SEG>
		scan_idx = 0;
 80005e8:	4b04      	ldr	r3, [pc, #16]	; (80005fc <led7SEGScan+0x134>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
		break;
 80005ee:	e000      	b.n	80005f2 <led7SEGScan+0x12a>
	default:
		break;
 80005f0:	bf00      	nop
	}
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40010c00 	.word	0x40010c00
 80005fc:	20000054 	.word	0x20000054
 8000600:	2000008c 	.word	0x2000008c
 8000604:	66666667 	.word	0x66666667
 8000608:	20000088 	.word	0x20000088
 800060c:	20000084 	.word	0x20000084

08000610 <trafficInitState>:

static uint16_t trafficRedPins[TRAFFIC_NUMS] = {RED1_Pin, RED2_Pin};
static uint16_t trafficYellowPins[TRAFFIC_NUMS] = {YELLOW1_Pin, YELLOW2_Pin};
static uint16_t trafficGreenPins[TRAFFIC_NUMS] = {GREEN1_Pin, GREEN2_Pin};

void trafficInitState(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
	trafficRedDuration = 5;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <trafficInitState+0x2c>)
 8000616:	2205      	movs	r2, #5
 8000618:	601a      	str	r2, [r3, #0]
	trafficGreenDuration = 3;
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <trafficInitState+0x30>)
 800061c:	2203      	movs	r2, #3
 800061e:	601a      	str	r2, [r3, #0]
	trafficYellowDuration = 2;
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <trafficInitState+0x34>)
 8000622:	2202      	movs	r2, #2
 8000624:	601a      	str	r2, [r3, #0]

	// Turn off all led
	trafficReState(0, Traffic_Off);
 8000626:	2100      	movs	r1, #0
 8000628:	2000      	movs	r0, #0
 800062a:	f000 f80d 	bl	8000648 <trafficReState>
	trafficReState(1, Traffic_Off);
 800062e:	2100      	movs	r1, #0
 8000630:	2001      	movs	r0, #1
 8000632:	f000 f809 	bl	8000648 <trafficReState>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000058 	.word	0x20000058
 8000640:	20000060 	.word	0x20000060
 8000644:	2000005c 	.word	0x2000005c

08000648 <trafficReState>:

void trafficReState(int idx, enum Traffic_State state) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	70fb      	strb	r3, [r7, #3]
	if (idx < 0 || idx >= TRAFFIC_NUMS) return;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	f2c0 80bc 	blt.w	80007d4 <trafficReState+0x18c>
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2b01      	cmp	r3, #1
 8000660:	f300 80b8 	bgt.w	80007d4 <trafficReState+0x18c>

	switch (state) {
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	2b03      	cmp	r3, #3
 8000668:	f200 80b6 	bhi.w	80007d8 <trafficReState+0x190>
 800066c:	a201      	add	r2, pc, #4	; (adr r2, 8000674 <trafficReState+0x2c>)
 800066e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000672:	bf00      	nop
 8000674:	08000685 	.word	0x08000685
 8000678:	080006d9 	.word	0x080006d9
 800067c:	0800072d 	.word	0x0800072d
 8000680:	08000781 	.word	0x08000781
	case Traffic_Off:
		HAL_GPIO_WritePin(trafficRedPorts[idx], trafficRedPins[idx], GPIO_PIN_RESET);
 8000684:	4a56      	ldr	r2, [pc, #344]	; (80007e0 <trafficReState+0x198>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800068c:	4a55      	ldr	r2, [pc, #340]	; (80007e4 <trafficReState+0x19c>)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000694:	2200      	movs	r2, #0
 8000696:	4619      	mov	r1, r3
 8000698:	f001 f9a7 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficYellowPorts[idx], trafficYellowPins[idx], GPIO_PIN_RESET);
 800069c:	4a52      	ldr	r2, [pc, #328]	; (80007e8 <trafficReState+0x1a0>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006a4:	4a51      	ldr	r2, [pc, #324]	; (80007ec <trafficReState+0x1a4>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ac:	2200      	movs	r2, #0
 80006ae:	4619      	mov	r1, r3
 80006b0:	f001 f99b 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficGreenPorts[idx], trafficGreenPins[idx], GPIO_PIN_RESET);
 80006b4:	4a4e      	ldr	r2, [pc, #312]	; (80007f0 <trafficReState+0x1a8>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006bc:	4a4d      	ldr	r2, [pc, #308]	; (80007f4 <trafficReState+0x1ac>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006c4:	2200      	movs	r2, #0
 80006c6:	4619      	mov	r1, r3
 80006c8:	f001 f98f 	bl	80019ea <HAL_GPIO_WritePin>

		trafficState[idx] = Traffic_Off;
 80006cc:	4a4a      	ldr	r2, [pc, #296]	; (80007f8 <trafficReState+0x1b0>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	2200      	movs	r2, #0
 80006d4:	701a      	strb	r2, [r3, #0]
		break;
 80006d6:	e080      	b.n	80007da <trafficReState+0x192>
	case Traffic_Red:
		HAL_GPIO_WritePin(trafficRedPorts[idx], trafficRedPins[idx], GPIO_PIN_SET);
 80006d8:	4a41      	ldr	r2, [pc, #260]	; (80007e0 <trafficReState+0x198>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006e0:	4a40      	ldr	r2, [pc, #256]	; (80007e4 <trafficReState+0x19c>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006e8:	2201      	movs	r2, #1
 80006ea:	4619      	mov	r1, r3
 80006ec:	f001 f97d 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficYellowPorts[idx], trafficYellowPins[idx], GPIO_PIN_RESET);
 80006f0:	4a3d      	ldr	r2, [pc, #244]	; (80007e8 <trafficReState+0x1a0>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006f8:	4a3c      	ldr	r2, [pc, #240]	; (80007ec <trafficReState+0x1a4>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000700:	2200      	movs	r2, #0
 8000702:	4619      	mov	r1, r3
 8000704:	f001 f971 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficGreenPorts[idx], trafficGreenPins[idx], GPIO_PIN_RESET);
 8000708:	4a39      	ldr	r2, [pc, #228]	; (80007f0 <trafficReState+0x1a8>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000710:	4a38      	ldr	r2, [pc, #224]	; (80007f4 <trafficReState+0x1ac>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000718:	2200      	movs	r2, #0
 800071a:	4619      	mov	r1, r3
 800071c:	f001 f965 	bl	80019ea <HAL_GPIO_WritePin>

		trafficState[idx] = Traffic_Red;
 8000720:	4a35      	ldr	r2, [pc, #212]	; (80007f8 <trafficReState+0x1b0>)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4413      	add	r3, r2
 8000726:	2201      	movs	r2, #1
 8000728:	701a      	strb	r2, [r3, #0]
		break;
 800072a:	e056      	b.n	80007da <trafficReState+0x192>
	case Traffic_Yellow:
		HAL_GPIO_WritePin(trafficRedPorts[idx], trafficRedPins[idx], GPIO_PIN_RESET);
 800072c:	4a2c      	ldr	r2, [pc, #176]	; (80007e0 <trafficReState+0x198>)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000734:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <trafficReState+0x19c>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	f001 f953 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficYellowPorts[idx], trafficYellowPins[idx], GPIO_PIN_SET);
 8000744:	4a28      	ldr	r2, [pc, #160]	; (80007e8 <trafficReState+0x1a0>)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800074c:	4a27      	ldr	r2, [pc, #156]	; (80007ec <trafficReState+0x1a4>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000754:	2201      	movs	r2, #1
 8000756:	4619      	mov	r1, r3
 8000758:	f001 f947 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficGreenPorts[idx], trafficGreenPins[idx], GPIO_PIN_RESET);
 800075c:	4a24      	ldr	r2, [pc, #144]	; (80007f0 <trafficReState+0x1a8>)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000764:	4a23      	ldr	r2, [pc, #140]	; (80007f4 <trafficReState+0x1ac>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800076c:	2200      	movs	r2, #0
 800076e:	4619      	mov	r1, r3
 8000770:	f001 f93b 	bl	80019ea <HAL_GPIO_WritePin>

		trafficState[idx] = Traffic_Yellow;
 8000774:	4a20      	ldr	r2, [pc, #128]	; (80007f8 <trafficReState+0x1b0>)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4413      	add	r3, r2
 800077a:	2202      	movs	r2, #2
 800077c:	701a      	strb	r2, [r3, #0]
		break;
 800077e:	e02c      	b.n	80007da <trafficReState+0x192>
	case Traffic_Green:
		HAL_GPIO_WritePin(trafficRedPorts[idx], trafficRedPins[idx], GPIO_PIN_RESET);
 8000780:	4a17      	ldr	r2, [pc, #92]	; (80007e0 <trafficReState+0x198>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000788:	4a16      	ldr	r2, [pc, #88]	; (80007e4 <trafficReState+0x19c>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000790:	2200      	movs	r2, #0
 8000792:	4619      	mov	r1, r3
 8000794:	f001 f929 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficYellowPorts[idx], trafficYellowPins[idx], GPIO_PIN_RESET);
 8000798:	4a13      	ldr	r2, [pc, #76]	; (80007e8 <trafficReState+0x1a0>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007a0:	4a12      	ldr	r2, [pc, #72]	; (80007ec <trafficReState+0x1a4>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007a8:	2200      	movs	r2, #0
 80007aa:	4619      	mov	r1, r3
 80007ac:	f001 f91d 	bl	80019ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trafficGreenPorts[idx], trafficGreenPins[idx], GPIO_PIN_SET);
 80007b0:	4a0f      	ldr	r2, [pc, #60]	; (80007f0 <trafficReState+0x1a8>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007b8:	4a0e      	ldr	r2, [pc, #56]	; (80007f4 <trafficReState+0x1ac>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007c0:	2201      	movs	r2, #1
 80007c2:	4619      	mov	r1, r3
 80007c4:	f001 f911 	bl	80019ea <HAL_GPIO_WritePin>

		trafficState[idx] = Traffic_Green;
 80007c8:	4a0b      	ldr	r2, [pc, #44]	; (80007f8 <trafficReState+0x1b0>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	2203      	movs	r2, #3
 80007d0:	701a      	strb	r2, [r3, #0]
		break;
 80007d2:	e002      	b.n	80007da <trafficReState+0x192>
	if (idx < 0 || idx >= TRAFFIC_NUMS) return;
 80007d4:	bf00      	nop
 80007d6:	e000      	b.n	80007da <trafficReState+0x192>
	default:
		break;
 80007d8:	bf00      	nop
	}
}
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000000 	.word	0x20000000
 80007e4:	20000018 	.word	0x20000018
 80007e8:	20000008 	.word	0x20000008
 80007ec:	2000001c 	.word	0x2000001c
 80007f0:	20000010 	.word	0x20000010
 80007f4:	20000020 	.word	0x20000020
 80007f8:	20000064 	.word	0x20000064

080007fc <fsmInitState>:

#include "fsm_auto.h"

enum FSM_STATE fsmState = FSM_NORMAL;

void fsmInitState(void) {
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	trafficInitState();
 8000800:	f7ff ff06 	bl	8000610 <trafficInitState>
	fsmReState(FSM_NORMAL);
 8000804:	2000      	movs	r0, #0
 8000806:	f000 f803 	bl	8000810 <fsmReState>
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <fsmReState>:

void fsmReState(enum FSM_STATE state) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
	switch (state) {
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b03      	cmp	r3, #3
 800081e:	d86f      	bhi.n	8000900 <fsmReState+0xf0>
 8000820:	a201      	add	r2, pc, #4	; (adr r2, 8000828 <fsmReState+0x18>)
 8000822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000826:	bf00      	nop
 8000828:	08000839 	.word	0x08000839
 800082c:	0800086b 	.word	0x0800086b
 8000830:	0800089d 	.word	0x0800089d
 8000834:	080008cf 	.word	0x080008cf
	case FSM_NORMAL:
		setTimer(1, TRAFFIC_SEC_DUR);			// CountDown
 8000838:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800083c:	2001      	movs	r0, #1
 800083e:	f000 fcb5 	bl	80011ac <setTimer>
		firstSEG = trafficRedDuration;
 8000842:	4b32      	ldr	r3, [pc, #200]	; (800090c <fsmReState+0xfc>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a32      	ldr	r2, [pc, #200]	; (8000910 <fsmReState+0x100>)
 8000848:	6013      	str	r3, [r2, #0]
		secondSEG = trafficGreenDuration;
 800084a:	4b32      	ldr	r3, [pc, #200]	; (8000914 <fsmReState+0x104>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a32      	ldr	r2, [pc, #200]	; (8000918 <fsmReState+0x108>)
 8000850:	6013      	str	r3, [r2, #0]

		trafficReState(0, Traffic_Red);
 8000852:	2101      	movs	r1, #1
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff fef7 	bl	8000648 <trafficReState>
		trafficReState(1, Traffic_Green);
 800085a:	2103      	movs	r1, #3
 800085c:	2001      	movs	r0, #1
 800085e:	f7ff fef3 	bl	8000648 <trafficReState>

		fsmState = FSM_NORMAL;
 8000862:	4b2e      	ldr	r3, [pc, #184]	; (800091c <fsmReState+0x10c>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
		break;
 8000868:	e04b      	b.n	8000902 <fsmReState+0xf2>
	case FSM_MODE_RED:
		setTimer(1, TRAFFIC_BLINK_DUR);
 800086a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800086e:	2001      	movs	r0, #1
 8000870:	f000 fc9c 	bl	80011ac <setTimer>
		firstSEG = trafficRedDuration;
 8000874:	4b25      	ldr	r3, [pc, #148]	; (800090c <fsmReState+0xfc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a25      	ldr	r2, [pc, #148]	; (8000910 <fsmReState+0x100>)
 800087a:	6013      	str	r3, [r2, #0]
		secondSEG = trafficRedDuration;
 800087c:	4b23      	ldr	r3, [pc, #140]	; (800090c <fsmReState+0xfc>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a25      	ldr	r2, [pc, #148]	; (8000918 <fsmReState+0x108>)
 8000882:	6013      	str	r3, [r2, #0]

		trafficReState(0, Traffic_Off);
 8000884:	2100      	movs	r1, #0
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff fede 	bl	8000648 <trafficReState>
		trafficReState(1, Traffic_Off);
 800088c:	2100      	movs	r1, #0
 800088e:	2001      	movs	r0, #1
 8000890:	f7ff feda 	bl	8000648 <trafficReState>

		fsmState = FSM_MODE_RED;
 8000894:	4b21      	ldr	r3, [pc, #132]	; (800091c <fsmReState+0x10c>)
 8000896:	2201      	movs	r2, #1
 8000898:	701a      	strb	r2, [r3, #0]
		break;
 800089a:	e032      	b.n	8000902 <fsmReState+0xf2>
	case FSM_MODE_YELLOW:
		setTimer(1, TRAFFIC_BLINK_DUR);
 800089c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008a0:	2001      	movs	r0, #1
 80008a2:	f000 fc83 	bl	80011ac <setTimer>
		firstSEG = trafficYellowDuration;
 80008a6:	4b1e      	ldr	r3, [pc, #120]	; (8000920 <fsmReState+0x110>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a19      	ldr	r2, [pc, #100]	; (8000910 <fsmReState+0x100>)
 80008ac:	6013      	str	r3, [r2, #0]
		secondSEG = trafficYellowDuration;
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <fsmReState+0x110>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a19      	ldr	r2, [pc, #100]	; (8000918 <fsmReState+0x108>)
 80008b4:	6013      	str	r3, [r2, #0]

		trafficReState(0, Traffic_Off);
 80008b6:	2100      	movs	r1, #0
 80008b8:	2000      	movs	r0, #0
 80008ba:	f7ff fec5 	bl	8000648 <trafficReState>
		trafficReState(1, Traffic_Off);
 80008be:	2100      	movs	r1, #0
 80008c0:	2001      	movs	r0, #1
 80008c2:	f7ff fec1 	bl	8000648 <trafficReState>

		fsmState = FSM_MODE_YELLOW;
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <fsmReState+0x10c>)
 80008c8:	2202      	movs	r2, #2
 80008ca:	701a      	strb	r2, [r3, #0]
		break;
 80008cc:	e019      	b.n	8000902 <fsmReState+0xf2>
	case FSM_MODE_GREEN:
		setTimer(1, TRAFFIC_BLINK_DUR);
 80008ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008d2:	2001      	movs	r0, #1
 80008d4:	f000 fc6a 	bl	80011ac <setTimer>
		firstSEG = trafficGreenDuration;
 80008d8:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <fsmReState+0x104>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a0c      	ldr	r2, [pc, #48]	; (8000910 <fsmReState+0x100>)
 80008de:	6013      	str	r3, [r2, #0]
		secondSEG = trafficGreenDuration;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <fsmReState+0x104>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a0c      	ldr	r2, [pc, #48]	; (8000918 <fsmReState+0x108>)
 80008e6:	6013      	str	r3, [r2, #0]

		trafficReState(0, Traffic_Off);
 80008e8:	2100      	movs	r1, #0
 80008ea:	2000      	movs	r0, #0
 80008ec:	f7ff feac 	bl	8000648 <trafficReState>
		trafficReState(1, Traffic_Off);
 80008f0:	2100      	movs	r1, #0
 80008f2:	2001      	movs	r0, #1
 80008f4:	f7ff fea8 	bl	8000648 <trafficReState>

		fsmState = FSM_MODE_GREEN;
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <fsmReState+0x10c>)
 80008fa:	2203      	movs	r2, #3
 80008fc:	701a      	strb	r2, [r3, #0]
		break;
 80008fe:	e000      	b.n	8000902 <fsmReState+0xf2>
	default:
		break;
 8000900:	bf00      	nop
	}
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000058 	.word	0x20000058
 8000910:	2000008c 	.word	0x2000008c
 8000914:	20000060 	.word	0x20000060
 8000918:	20000088 	.word	0x20000088
 800091c:	20000066 	.word	0x20000066
 8000920:	2000005c 	.word	0x2000005c

08000924 <fsmProcess>:

void fsmProcess(void) {
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
	switch (fsmState) {
 8000928:	4baa      	ldr	r3, [pc, #680]	; (8000bd4 <fsmProcess+0x2b0>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b03      	cmp	r3, #3
 800092e:	f200 824e 	bhi.w	8000dce <fsmProcess+0x4aa>
 8000932:	a201      	add	r2, pc, #4	; (adr r2, 8000938 <fsmProcess+0x14>)
 8000934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000938:	08000949 	.word	0x08000949
 800093c:	08000a9b 	.word	0x08000a9b
 8000940:	08000b9f 	.word	0x08000b9f
 8000944:	08000cbf 	.word	0x08000cbf
	case FSM_NORMAL:
		if (getTimerFlag(1) == 1) {
 8000948:	2001      	movs	r0, #1
 800094a:	f000 fc83 	bl	8001254 <getTimerFlag>
 800094e:	4603      	mov	r3, r0
 8000950:	2b01      	cmp	r3, #1
 8000952:	f040 808e 	bne.w	8000a72 <fsmProcess+0x14e>
			setTimer(1, TRAFFIC_SEC_DUR);
 8000956:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800095a:	2001      	movs	r0, #1
 800095c:	f000 fc26 	bl	80011ac <setTimer>

			switch (trafficState[0]) {
 8000960:	4b9d      	ldr	r3, [pc, #628]	; (8000bd8 <fsmProcess+0x2b4>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2b03      	cmp	r3, #3
 8000966:	d02a      	beq.n	80009be <fsmProcess+0x9a>
 8000968:	2b03      	cmp	r3, #3
 800096a:	dc3a      	bgt.n	80009e2 <fsmProcess+0xbe>
 800096c:	2b01      	cmp	r3, #1
 800096e:	d002      	beq.n	8000976 <fsmProcess+0x52>
 8000970:	2b02      	cmp	r3, #2
 8000972:	d012      	beq.n	800099a <fsmProcess+0x76>
					trafficReState(0, Traffic_Yellow);
				}

				break;
			default:
				break;
 8000974:	e035      	b.n	80009e2 <fsmProcess+0xbe>
				firstSEG--;
 8000976:	4b99      	ldr	r3, [pc, #612]	; (8000bdc <fsmProcess+0x2b8>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a97      	ldr	r2, [pc, #604]	; (8000bdc <fsmProcess+0x2b8>)
 800097e:	6013      	str	r3, [r2, #0]
				if (firstSEG <= 0) {
 8000980:	4b96      	ldr	r3, [pc, #600]	; (8000bdc <fsmProcess+0x2b8>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	dc2e      	bgt.n	80009e6 <fsmProcess+0xc2>
					firstSEG = trafficGreenDuration;
 8000988:	4b95      	ldr	r3, [pc, #596]	; (8000be0 <fsmProcess+0x2bc>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a93      	ldr	r2, [pc, #588]	; (8000bdc <fsmProcess+0x2b8>)
 800098e:	6013      	str	r3, [r2, #0]
					trafficReState(0, Traffic_Green);
 8000990:	2103      	movs	r1, #3
 8000992:	2000      	movs	r0, #0
 8000994:	f7ff fe58 	bl	8000648 <trafficReState>
				break;
 8000998:	e025      	b.n	80009e6 <fsmProcess+0xc2>
				firstSEG--;
 800099a:	4b90      	ldr	r3, [pc, #576]	; (8000bdc <fsmProcess+0x2b8>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	3b01      	subs	r3, #1
 80009a0:	4a8e      	ldr	r2, [pc, #568]	; (8000bdc <fsmProcess+0x2b8>)
 80009a2:	6013      	str	r3, [r2, #0]
				if (firstSEG <= 0) {
 80009a4:	4b8d      	ldr	r3, [pc, #564]	; (8000bdc <fsmProcess+0x2b8>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	dc1e      	bgt.n	80009ea <fsmProcess+0xc6>
					firstSEG = trafficRedDuration;
 80009ac:	4b8d      	ldr	r3, [pc, #564]	; (8000be4 <fsmProcess+0x2c0>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a8a      	ldr	r2, [pc, #552]	; (8000bdc <fsmProcess+0x2b8>)
 80009b2:	6013      	str	r3, [r2, #0]
					trafficReState(0, Traffic_Red);
 80009b4:	2101      	movs	r1, #1
 80009b6:	2000      	movs	r0, #0
 80009b8:	f7ff fe46 	bl	8000648 <trafficReState>
				break;
 80009bc:	e015      	b.n	80009ea <fsmProcess+0xc6>
				firstSEG--;
 80009be:	4b87      	ldr	r3, [pc, #540]	; (8000bdc <fsmProcess+0x2b8>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	4a85      	ldr	r2, [pc, #532]	; (8000bdc <fsmProcess+0x2b8>)
 80009c6:	6013      	str	r3, [r2, #0]
				if (firstSEG <= 0) {
 80009c8:	4b84      	ldr	r3, [pc, #528]	; (8000bdc <fsmProcess+0x2b8>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	dc0e      	bgt.n	80009ee <fsmProcess+0xca>
					firstSEG = trafficYellowDuration;
 80009d0:	4b85      	ldr	r3, [pc, #532]	; (8000be8 <fsmProcess+0x2c4>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a81      	ldr	r2, [pc, #516]	; (8000bdc <fsmProcess+0x2b8>)
 80009d6:	6013      	str	r3, [r2, #0]
					trafficReState(0, Traffic_Yellow);
 80009d8:	2102      	movs	r1, #2
 80009da:	2000      	movs	r0, #0
 80009dc:	f7ff fe34 	bl	8000648 <trafficReState>
				break;
 80009e0:	e005      	b.n	80009ee <fsmProcess+0xca>
				break;
 80009e2:	bf00      	nop
 80009e4:	e004      	b.n	80009f0 <fsmProcess+0xcc>
				break;
 80009e6:	bf00      	nop
 80009e8:	e002      	b.n	80009f0 <fsmProcess+0xcc>
				break;
 80009ea:	bf00      	nop
 80009ec:	e000      	b.n	80009f0 <fsmProcess+0xcc>
				break;
 80009ee:	bf00      	nop
			}

			switch (trafficState[1]) {
 80009f0:	4b79      	ldr	r3, [pc, #484]	; (8000bd8 <fsmProcess+0x2b4>)
 80009f2:	785b      	ldrb	r3, [r3, #1]
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d02a      	beq.n	8000a4e <fsmProcess+0x12a>
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	dc3c      	bgt.n	8000a76 <fsmProcess+0x152>
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d002      	beq.n	8000a06 <fsmProcess+0xe2>
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d012      	beq.n	8000a2a <fsmProcess+0x106>
					trafficReState(1, Traffic_Yellow);
				}

				break;
			default:
				break;
 8000a04:	e037      	b.n	8000a76 <fsmProcess+0x152>
				secondSEG--;
 8000a06:	4b79      	ldr	r3, [pc, #484]	; (8000bec <fsmProcess+0x2c8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	4a77      	ldr	r2, [pc, #476]	; (8000bec <fsmProcess+0x2c8>)
 8000a0e:	6013      	str	r3, [r2, #0]
				if (secondSEG <= 0) {
 8000a10:	4b76      	ldr	r3, [pc, #472]	; (8000bec <fsmProcess+0x2c8>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	dc30      	bgt.n	8000a7a <fsmProcess+0x156>
					secondSEG = trafficGreenDuration;
 8000a18:	4b71      	ldr	r3, [pc, #452]	; (8000be0 <fsmProcess+0x2bc>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a73      	ldr	r2, [pc, #460]	; (8000bec <fsmProcess+0x2c8>)
 8000a1e:	6013      	str	r3, [r2, #0]
					trafficReState(1, Traffic_Green);
 8000a20:	2103      	movs	r1, #3
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fe10 	bl	8000648 <trafficReState>
				break;
 8000a28:	e027      	b.n	8000a7a <fsmProcess+0x156>
				secondSEG--;
 8000a2a:	4b70      	ldr	r3, [pc, #448]	; (8000bec <fsmProcess+0x2c8>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	4a6e      	ldr	r2, [pc, #440]	; (8000bec <fsmProcess+0x2c8>)
 8000a32:	6013      	str	r3, [r2, #0]
				if (secondSEG <= 0) {
 8000a34:	4b6d      	ldr	r3, [pc, #436]	; (8000bec <fsmProcess+0x2c8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	dc20      	bgt.n	8000a7e <fsmProcess+0x15a>
					secondSEG = trafficRedDuration;
 8000a3c:	4b69      	ldr	r3, [pc, #420]	; (8000be4 <fsmProcess+0x2c0>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a6a      	ldr	r2, [pc, #424]	; (8000bec <fsmProcess+0x2c8>)
 8000a42:	6013      	str	r3, [r2, #0]
					trafficReState(1, Traffic_Red);
 8000a44:	2101      	movs	r1, #1
 8000a46:	2001      	movs	r0, #1
 8000a48:	f7ff fdfe 	bl	8000648 <trafficReState>
				break;
 8000a4c:	e017      	b.n	8000a7e <fsmProcess+0x15a>
				secondSEG--;
 8000a4e:	4b67      	ldr	r3, [pc, #412]	; (8000bec <fsmProcess+0x2c8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	4a65      	ldr	r2, [pc, #404]	; (8000bec <fsmProcess+0x2c8>)
 8000a56:	6013      	str	r3, [r2, #0]
				if (secondSEG == 0) {
 8000a58:	4b64      	ldr	r3, [pc, #400]	; (8000bec <fsmProcess+0x2c8>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d110      	bne.n	8000a82 <fsmProcess+0x15e>
					secondSEG = trafficYellowDuration;
 8000a60:	4b61      	ldr	r3, [pc, #388]	; (8000be8 <fsmProcess+0x2c4>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a61      	ldr	r2, [pc, #388]	; (8000bec <fsmProcess+0x2c8>)
 8000a66:	6013      	str	r3, [r2, #0]
					trafficReState(1, Traffic_Yellow);
 8000a68:	2102      	movs	r1, #2
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f7ff fdec 	bl	8000648 <trafficReState>
				break;
 8000a70:	e007      	b.n	8000a82 <fsmProcess+0x15e>
			}
		}
 8000a72:	bf00      	nop
 8000a74:	e006      	b.n	8000a84 <fsmProcess+0x160>
				break;
 8000a76:	bf00      	nop
 8000a78:	e004      	b.n	8000a84 <fsmProcess+0x160>
				break;
 8000a7a:	bf00      	nop
 8000a7c:	e002      	b.n	8000a84 <fsmProcess+0x160>
				break;
 8000a7e:	bf00      	nop
 8000a80:	e000      	b.n	8000a84 <fsmProcess+0x160>
				break;
 8000a82:	bf00      	nop
		// Switch to mode Red Led blinking
 		if (buttonPress(0)) {
 8000a84:	2000      	movs	r0, #0
 8000a86:	f000 fa49 	bl	8000f1c <buttonPress>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f000 8197 	beq.w	8000dc0 <fsmProcess+0x49c>
			fsmReState(FSM_MODE_RED);
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff febc 	bl	8000810 <fsmReState>
		}
		break;
 8000a98:	e192      	b.n	8000dc0 <fsmProcess+0x49c>
	case FSM_MODE_RED:
		if (getTimerFlag(1) == 1) {
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f000 fbda 	bl	8001254 <getTimerFlag>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d122      	bne.n	8000aec <fsmProcess+0x1c8>
			switch (trafficState[0]) {
 8000aa6:	4b4c      	ldr	r3, [pc, #304]	; (8000bd8 <fsmProcess+0x2b4>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d002      	beq.n	8000ab4 <fsmProcess+0x190>
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d00e      	beq.n	8000ad0 <fsmProcess+0x1ac>
				setTimer(1, TRAFFIC_BLINK_DUR);
				trafficReState(0, Traffic_Off);
				trafficReState(1, Traffic_Off);
				break;
			default:
				break;
 8000ab2:	e01c      	b.n	8000aee <fsmProcess+0x1ca>
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000ab4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f000 fb77 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Red);
 8000abe:	2101      	movs	r1, #1
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f7ff fdc1 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Red);
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f7ff fdbd 	bl	8000648 <trafficReState>
				break;
 8000ace:	e00e      	b.n	8000aee <fsmProcess+0x1ca>
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000ad0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f000 fb69 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Off);
 8000ada:	2100      	movs	r1, #0
 8000adc:	2000      	movs	r0, #0
 8000ade:	f7ff fdb3 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Off);
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f7ff fdaf 	bl	8000648 <trafficReState>
				break;
 8000aea:	e000      	b.n	8000aee <fsmProcess+0x1ca>
			}
		}
 8000aec:	bf00      	nop
		// Switch to mode Yellow Led blinking
		if (buttonPress(0)) {
 8000aee:	2000      	movs	r0, #0
 8000af0:	f000 fa14 	bl	8000f1c <buttonPress>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d002      	beq.n	8000b00 <fsmProcess+0x1dc>
			fsmReState(FSM_MODE_YELLOW);
 8000afa:	2002      	movs	r0, #2
 8000afc:	f7ff fe88 	bl	8000810 <fsmReState>
		}

		if (buttonPress(1)) {
 8000b00:	2001      	movs	r0, #1
 8000b02:	f000 fa0b 	bl	8000f1c <buttonPress>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d01b      	beq.n	8000b44 <fsmProcess+0x220>
			firstSEG++;
 8000b0c:	4b33      	ldr	r3, [pc, #204]	; (8000bdc <fsmProcess+0x2b8>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	3301      	adds	r3, #1
 8000b12:	4a32      	ldr	r2, [pc, #200]	; (8000bdc <fsmProcess+0x2b8>)
 8000b14:	6013      	str	r3, [r2, #0]
			if (firstSEG > 99) firstSEG = 1;
 8000b16:	4b31      	ldr	r3, [pc, #196]	; (8000bdc <fsmProcess+0x2b8>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b63      	cmp	r3, #99	; 0x63
 8000b1c:	dd02      	ble.n	8000b24 <fsmProcess+0x200>
 8000b1e:	4b2f      	ldr	r3, [pc, #188]	; (8000bdc <fsmProcess+0x2b8>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	601a      	str	r2, [r3, #0]
			secondSEG++;
 8000b24:	4b31      	ldr	r3, [pc, #196]	; (8000bec <fsmProcess+0x2c8>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	4a30      	ldr	r2, [pc, #192]	; (8000bec <fsmProcess+0x2c8>)
 8000b2c:	6013      	str	r3, [r2, #0]
			if (secondSEG > 99) secondSEG = 1;
 8000b2e:	4b2f      	ldr	r3, [pc, #188]	; (8000bec <fsmProcess+0x2c8>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b63      	cmp	r3, #99	; 0x63
 8000b34:	dd02      	ble.n	8000b3c <fsmProcess+0x218>
 8000b36:	4b2d      	ldr	r3, [pc, #180]	; (8000bec <fsmProcess+0x2c8>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
			trafficRedDuration = firstSEG;
 8000b3c:	4b27      	ldr	r3, [pc, #156]	; (8000bdc <fsmProcess+0x2b8>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a28      	ldr	r2, [pc, #160]	; (8000be4 <fsmProcess+0x2c0>)
 8000b42:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(2)) {
 8000b44:	2002      	movs	r0, #2
 8000b46:	f000 f9e9 	bl	8000f1c <buttonPress>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d01b      	beq.n	8000b88 <fsmProcess+0x264>
			firstSEG--;
 8000b50:	4b22      	ldr	r3, [pc, #136]	; (8000bdc <fsmProcess+0x2b8>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	3b01      	subs	r3, #1
 8000b56:	4a21      	ldr	r2, [pc, #132]	; (8000bdc <fsmProcess+0x2b8>)
 8000b58:	6013      	str	r3, [r2, #0]
			if (firstSEG < 1) firstSEG = 99;
 8000b5a:	4b20      	ldr	r3, [pc, #128]	; (8000bdc <fsmProcess+0x2b8>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	dc02      	bgt.n	8000b68 <fsmProcess+0x244>
 8000b62:	4b1e      	ldr	r3, [pc, #120]	; (8000bdc <fsmProcess+0x2b8>)
 8000b64:	2263      	movs	r2, #99	; 0x63
 8000b66:	601a      	str	r2, [r3, #0]
			secondSEG--;
 8000b68:	4b20      	ldr	r3, [pc, #128]	; (8000bec <fsmProcess+0x2c8>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	4a1f      	ldr	r2, [pc, #124]	; (8000bec <fsmProcess+0x2c8>)
 8000b70:	6013      	str	r3, [r2, #0]
			if (secondSEG < 1) secondSEG = 99;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	; (8000bec <fsmProcess+0x2c8>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	dc02      	bgt.n	8000b80 <fsmProcess+0x25c>
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <fsmProcess+0x2c8>)
 8000b7c:	2263      	movs	r2, #99	; 0x63
 8000b7e:	601a      	str	r2, [r3, #0]
			trafficRedDuration = firstSEG;
 8000b80:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <fsmProcess+0x2b8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a17      	ldr	r2, [pc, #92]	; (8000be4 <fsmProcess+0x2c0>)
 8000b86:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(3)) {
 8000b88:	2003      	movs	r0, #3
 8000b8a:	f000 f9c7 	bl	8000f1c <buttonPress>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f000 8117 	beq.w	8000dc4 <fsmProcess+0x4a0>
			fsmReState(FSM_NORMAL);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f7ff fe3a 	bl	8000810 <fsmReState>
		}
		break;
 8000b9c:	e112      	b.n	8000dc4 <fsmProcess+0x4a0>
	case FSM_MODE_YELLOW:
		if (getTimerFlag(1) == 1) {
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f000 fb58 	bl	8001254 <getTimerFlag>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d130      	bne.n	8000c0c <fsmProcess+0x2e8>
			switch (trafficState[0]) {
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <fsmProcess+0x2b4>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d002      	beq.n	8000bb8 <fsmProcess+0x294>
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d01c      	beq.n	8000bf0 <fsmProcess+0x2cc>
				setTimer(1, TRAFFIC_BLINK_DUR);
				trafficReState(0, Traffic_Off);
				trafficReState(1, Traffic_Off);
				break;
			default:
				break;
 8000bb6:	e02a      	b.n	8000c0e <fsmProcess+0x2ea>
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000bb8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f000 faf5 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Yellow);
 8000bc2:	2102      	movs	r1, #2
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f7ff fd3f 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Yellow);
 8000bca:	2102      	movs	r1, #2
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f7ff fd3b 	bl	8000648 <trafficReState>
				break;
 8000bd2:	e01c      	b.n	8000c0e <fsmProcess+0x2ea>
 8000bd4:	20000066 	.word	0x20000066
 8000bd8:	20000064 	.word	0x20000064
 8000bdc:	2000008c 	.word	0x2000008c
 8000be0:	20000060 	.word	0x20000060
 8000be4:	20000058 	.word	0x20000058
 8000be8:	2000005c 	.word	0x2000005c
 8000bec:	20000088 	.word	0x20000088
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000bf0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	f000 fad9 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Off);
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f7ff fd23 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Off);
 8000c02:	2100      	movs	r1, #0
 8000c04:	2001      	movs	r0, #1
 8000c06:	f7ff fd1f 	bl	8000648 <trafficReState>
				break;
 8000c0a:	e000      	b.n	8000c0e <fsmProcess+0x2ea>
			}
		}
 8000c0c:	bf00      	nop
		// Switch to mode Green led blinking
		if (buttonPress(0)) {
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f984 	bl	8000f1c <buttonPress>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d002      	beq.n	8000c20 <fsmProcess+0x2fc>
			fsmReState(FSM_MODE_GREEN);
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	f7ff fdf8 	bl	8000810 <fsmReState>
		}

		if (buttonPress(1)) {
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 f97b 	bl	8000f1c <buttonPress>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d01b      	beq.n	8000c64 <fsmProcess+0x340>
			firstSEG++;
 8000c2c:	4b69      	ldr	r3, [pc, #420]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	4a68      	ldr	r2, [pc, #416]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c34:	6013      	str	r3, [r2, #0]
			if (firstSEG > 99) firstSEG = 1;
 8000c36:	4b67      	ldr	r3, [pc, #412]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b63      	cmp	r3, #99	; 0x63
 8000c3c:	dd02      	ble.n	8000c44 <fsmProcess+0x320>
 8000c3e:	4b65      	ldr	r3, [pc, #404]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	601a      	str	r2, [r3, #0]
			secondSEG++;
 8000c44:	4b64      	ldr	r3, [pc, #400]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	4a63      	ldr	r2, [pc, #396]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c4c:	6013      	str	r3, [r2, #0]
			if (secondSEG > 99) secondSEG = 1;
 8000c4e:	4b62      	ldr	r3, [pc, #392]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b63      	cmp	r3, #99	; 0x63
 8000c54:	dd02      	ble.n	8000c5c <fsmProcess+0x338>
 8000c56:	4b60      	ldr	r3, [pc, #384]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	601a      	str	r2, [r3, #0]
			trafficYellowDuration = firstSEG;
 8000c5c:	4b5d      	ldr	r3, [pc, #372]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a5e      	ldr	r2, [pc, #376]	; (8000ddc <fsmProcess+0x4b8>)
 8000c62:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(2)) {
 8000c64:	2002      	movs	r0, #2
 8000c66:	f000 f959 	bl	8000f1c <buttonPress>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d01b      	beq.n	8000ca8 <fsmProcess+0x384>
			firstSEG--;
 8000c70:	4b58      	ldr	r3, [pc, #352]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	4a57      	ldr	r2, [pc, #348]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c78:	6013      	str	r3, [r2, #0]
			if (firstSEG < 1) firstSEG = 99;
 8000c7a:	4b56      	ldr	r3, [pc, #344]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	dc02      	bgt.n	8000c88 <fsmProcess+0x364>
 8000c82:	4b54      	ldr	r3, [pc, #336]	; (8000dd4 <fsmProcess+0x4b0>)
 8000c84:	2263      	movs	r2, #99	; 0x63
 8000c86:	601a      	str	r2, [r3, #0]
			secondSEG--;
 8000c88:	4b53      	ldr	r3, [pc, #332]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	4a52      	ldr	r2, [pc, #328]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c90:	6013      	str	r3, [r2, #0]
			if (secondSEG < 1) secondSEG = 99;
 8000c92:	4b51      	ldr	r3, [pc, #324]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	dc02      	bgt.n	8000ca0 <fsmProcess+0x37c>
 8000c9a:	4b4f      	ldr	r3, [pc, #316]	; (8000dd8 <fsmProcess+0x4b4>)
 8000c9c:	2263      	movs	r2, #99	; 0x63
 8000c9e:	601a      	str	r2, [r3, #0]
			trafficYellowDuration = firstSEG;
 8000ca0:	4b4c      	ldr	r3, [pc, #304]	; (8000dd4 <fsmProcess+0x4b0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a4d      	ldr	r2, [pc, #308]	; (8000ddc <fsmProcess+0x4b8>)
 8000ca6:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(3)) {
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f000 f937 	bl	8000f1c <buttonPress>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	f000 8089 	beq.w	8000dc8 <fsmProcess+0x4a4>
			fsmReState(FSM_NORMAL);
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f7ff fdaa 	bl	8000810 <fsmReState>
		}
		break;
 8000cbc:	e084      	b.n	8000dc8 <fsmProcess+0x4a4>
	case FSM_MODE_GREEN:
		if (getTimerFlag(1) == 1) {
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	f000 fac8 	bl	8001254 <getTimerFlag>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d122      	bne.n	8000d10 <fsmProcess+0x3ec>
			switch (trafficState[0]) {
 8000cca:	4b45      	ldr	r3, [pc, #276]	; (8000de0 <fsmProcess+0x4bc>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <fsmProcess+0x3b4>
 8000cd2:	2b03      	cmp	r3, #3
 8000cd4:	d00e      	beq.n	8000cf4 <fsmProcess+0x3d0>
				setTimer(1, TRAFFIC_BLINK_DUR);
				trafficReState(0, Traffic_Off);
				trafficReState(1, Traffic_Off);
				break;
			default:
				break;
 8000cd6:	e01c      	b.n	8000d12 <fsmProcess+0x3ee>
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000cd8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f000 fa65 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Green);
 8000ce2:	2103      	movs	r1, #3
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f7ff fcaf 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Green);
 8000cea:	2103      	movs	r1, #3
 8000cec:	2001      	movs	r0, #1
 8000cee:	f7ff fcab 	bl	8000648 <trafficReState>
				break;
 8000cf2:	e00e      	b.n	8000d12 <fsmProcess+0x3ee>
				setTimer(1, TRAFFIC_BLINK_DUR);
 8000cf4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	f000 fa57 	bl	80011ac <setTimer>
				trafficReState(0, Traffic_Off);
 8000cfe:	2100      	movs	r1, #0
 8000d00:	2000      	movs	r0, #0
 8000d02:	f7ff fca1 	bl	8000648 <trafficReState>
				trafficReState(1, Traffic_Off);
 8000d06:	2100      	movs	r1, #0
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f7ff fc9d 	bl	8000648 <trafficReState>
				break;
 8000d0e:	e000      	b.n	8000d12 <fsmProcess+0x3ee>
			}
		}
 8000d10:	bf00      	nop
		// Switch to mode Red Led blinking
		if (buttonPress(0)) {
 8000d12:	2000      	movs	r0, #0
 8000d14:	f000 f902 	bl	8000f1c <buttonPress>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d002      	beq.n	8000d24 <fsmProcess+0x400>
			fsmReState(FSM_MODE_RED);
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f7ff fd76 	bl	8000810 <fsmReState>
		}

		if (buttonPress(1)) {
 8000d24:	2001      	movs	r0, #1
 8000d26:	f000 f8f9 	bl	8000f1c <buttonPress>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d01b      	beq.n	8000d68 <fsmProcess+0x444>
//			HAL_GPIO_WritePin(SIGNAL_LED_GPIO_Port, SIGNAL_LED_Pin, SET);
			firstSEG++;
 8000d30:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	3301      	adds	r3, #1
 8000d36:	4a27      	ldr	r2, [pc, #156]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d38:	6013      	str	r3, [r2, #0]
			if (firstSEG > 99) firstSEG = 1;
 8000d3a:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b63      	cmp	r3, #99	; 0x63
 8000d40:	dd02      	ble.n	8000d48 <fsmProcess+0x424>
 8000d42:	4b24      	ldr	r3, [pc, #144]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	601a      	str	r2, [r3, #0]
			secondSEG++;
 8000d48:	4b23      	ldr	r3, [pc, #140]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	4a22      	ldr	r2, [pc, #136]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d50:	6013      	str	r3, [r2, #0]
			if (secondSEG > 99) secondSEG = 1;
 8000d52:	4b21      	ldr	r3, [pc, #132]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2b63      	cmp	r3, #99	; 0x63
 8000d58:	dd02      	ble.n	8000d60 <fsmProcess+0x43c>
 8000d5a:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
			trafficGreenDuration = firstSEG;
 8000d60:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1f      	ldr	r2, [pc, #124]	; (8000de4 <fsmProcess+0x4c0>)
 8000d66:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(2)) {
 8000d68:	2002      	movs	r0, #2
 8000d6a:	f000 f8d7 	bl	8000f1c <buttonPress>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d01b      	beq.n	8000dac <fsmProcess+0x488>
//			HAL_GPIO_WritePin(SIGNAL_LED_GPIO_Port, SIGNAL_LED_Pin, SET);
			firstSEG--;
 8000d74:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	3b01      	subs	r3, #1
 8000d7a:	4a16      	ldr	r2, [pc, #88]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d7c:	6013      	str	r3, [r2, #0]
			if (firstSEG < 1) firstSEG = 99;
 8000d7e:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	dc02      	bgt.n	8000d8c <fsmProcess+0x468>
 8000d86:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <fsmProcess+0x4b0>)
 8000d88:	2263      	movs	r2, #99	; 0x63
 8000d8a:	601a      	str	r2, [r3, #0]
			secondSEG--;
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	4a11      	ldr	r2, [pc, #68]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d94:	6013      	str	r3, [r2, #0]
			if (secondSEG < 1) secondSEG = 99;
 8000d96:	4b10      	ldr	r3, [pc, #64]	; (8000dd8 <fsmProcess+0x4b4>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	dc02      	bgt.n	8000da4 <fsmProcess+0x480>
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <fsmProcess+0x4b4>)
 8000da0:	2263      	movs	r2, #99	; 0x63
 8000da2:	601a      	str	r2, [r3, #0]
			trafficGreenDuration = firstSEG;
 8000da4:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <fsmProcess+0x4b0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0e      	ldr	r2, [pc, #56]	; (8000de4 <fsmProcess+0x4c0>)
 8000daa:	6013      	str	r3, [r2, #0]
		}

		if (buttonPress(3)) {
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 f8b5 	bl	8000f1c <buttonPress>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d009      	beq.n	8000dcc <fsmProcess+0x4a8>
			fsmReState(FSM_NORMAL);
 8000db8:	2000      	movs	r0, #0
 8000dba:	f7ff fd29 	bl	8000810 <fsmReState>
		}
		break;
 8000dbe:	e005      	b.n	8000dcc <fsmProcess+0x4a8>
		break;
 8000dc0:	bf00      	nop
 8000dc2:	e004      	b.n	8000dce <fsmProcess+0x4aa>
		break;
 8000dc4:	bf00      	nop
 8000dc6:	e002      	b.n	8000dce <fsmProcess+0x4aa>
		break;
 8000dc8:	bf00      	nop
 8000dca:	e000      	b.n	8000dce <fsmProcess+0x4aa>
		break;
 8000dcc:	bf00      	nop
	}
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000008c 	.word	0x2000008c
 8000dd8:	20000088 	.word	0x20000088
 8000ddc:	2000005c 	.word	0x2000005c
 8000de0:	20000064 	.word	0x20000064
 8000de4:	20000060 	.word	0x20000060

08000de8 <buttonReading>:


static uint8_t 	buttonFlags[BUTTON_NUMS];
static uint16_t	buttonCounters[BUTTON_NUMS];

void buttonReading(void) {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
	for (int index = 0; index < BUTTON_NUMS; index++) {
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]
 8000df2:	e07b      	b.n	8000eec <buttonReading+0x104>
		buttonDebounce2[index] = buttonDebounce1[index];
 8000df4:	4a41      	ldr	r2, [pc, #260]	; (8000efc <buttonReading+0x114>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	7819      	ldrb	r1, [r3, #0]
 8000dfc:	4a40      	ldr	r2, [pc, #256]	; (8000f00 <buttonReading+0x118>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	460a      	mov	r2, r1
 8000e04:	701a      	strb	r2, [r3, #0]
		buttonDebounce1[index] = buttonDebounce0[index];
 8000e06:	4a3f      	ldr	r2, [pc, #252]	; (8000f04 <buttonReading+0x11c>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	7819      	ldrb	r1, [r3, #0]
 8000e0e:	4a3b      	ldr	r2, [pc, #236]	; (8000efc <buttonReading+0x114>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4413      	add	r3, r2
 8000e14:	460a      	mov	r2, r1
 8000e16:	701a      	strb	r2, [r3, #0]
		buttonDebounce0[index] = HAL_GPIO_ReadPin(GPIOB, buttonPins[index]);
 8000e18:	4a3b      	ldr	r2, [pc, #236]	; (8000f08 <buttonReading+0x120>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e20:	4619      	mov	r1, r3
 8000e22:	483a      	ldr	r0, [pc, #232]	; (8000f0c <buttonReading+0x124>)
 8000e24:	f000 fdca 	bl	80019bc <HAL_GPIO_ReadPin>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4a35      	ldr	r2, [pc, #212]	; (8000f04 <buttonReading+0x11c>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	460a      	mov	r2, r1
 8000e34:	701a      	strb	r2, [r3, #0]

		if ((buttonDebounce0[index] == buttonDebounce1[index]) && (buttonDebounce1[index] == buttonDebounce2[index])) {
 8000e36:	4a33      	ldr	r2, [pc, #204]	; (8000f04 <buttonReading+0x11c>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	781a      	ldrb	r2, [r3, #0]
 8000e3e:	492f      	ldr	r1, [pc, #188]	; (8000efc <buttonReading+0x114>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	440b      	add	r3, r1
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d14d      	bne.n	8000ee6 <buttonReading+0xfe>
 8000e4a:	4a2c      	ldr	r2, [pc, #176]	; (8000efc <buttonReading+0x114>)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4413      	add	r3, r2
 8000e50:	781a      	ldrb	r2, [r3, #0]
 8000e52:	492b      	ldr	r1, [pc, #172]	; (8000f00 <buttonReading+0x118>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	440b      	add	r3, r1
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d143      	bne.n	8000ee6 <buttonReading+0xfe>

			if (buttonState[index] != buttonDebounce0[index]) {
 8000e5e:	4a2c      	ldr	r2, [pc, #176]	; (8000f10 <buttonReading+0x128>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4413      	add	r3, r2
 8000e64:	781a      	ldrb	r2, [r3, #0]
 8000e66:	4927      	ldr	r1, [pc, #156]	; (8000f04 <buttonReading+0x11c>)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	440b      	add	r3, r1
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d019      	beq.n	8000ea6 <buttonReading+0xbe>
				buttonState[index] = buttonDebounce0[index];
 8000e72:	4a24      	ldr	r2, [pc, #144]	; (8000f04 <buttonReading+0x11c>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	7819      	ldrb	r1, [r3, #0]
 8000e7a:	4a25      	ldr	r2, [pc, #148]	; (8000f10 <buttonReading+0x128>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4413      	add	r3, r2
 8000e80:	460a      	mov	r2, r1
 8000e82:	701a      	strb	r2, [r3, #0]

				if (buttonState[index] == PRESSED_STATE) {
 8000e84:	4a22      	ldr	r2, [pc, #136]	; (8000f10 <buttonReading+0x128>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d12a      	bne.n	8000ee6 <buttonReading+0xfe>
					buttonFlags[index] = 1;
 8000e90:	4a20      	ldr	r2, [pc, #128]	; (8000f14 <buttonReading+0x12c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	2201      	movs	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
					buttonCounters[index] = BUTTON_PRESSED_DUR / TICK;
 8000e9a:	4a1f      	ldr	r2, [pc, #124]	; (8000f18 <buttonReading+0x130>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2164      	movs	r1, #100	; 0x64
 8000ea0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000ea4:	e01f      	b.n	8000ee6 <buttonReading+0xfe>
				}

			} else {

				if (buttonState[index] == PRESSED_STATE) {
 8000ea6:	4a1a      	ldr	r2, [pc, #104]	; (8000f10 <buttonReading+0x128>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d119      	bne.n	8000ee6 <buttonReading+0xfe>
					buttonCounters[index]--;
 8000eb2:	4a19      	ldr	r2, [pc, #100]	; (8000f18 <buttonReading+0x130>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	b299      	uxth	r1, r3
 8000ebe:	4a16      	ldr	r2, [pc, #88]	; (8000f18 <buttonReading+0x130>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

					if (buttonCounters[index] <= 0) {
 8000ec6:	4a14      	ldr	r2, [pc, #80]	; (8000f18 <buttonReading+0x130>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d109      	bne.n	8000ee6 <buttonReading+0xfe>
						buttonFlags[index] = 1;
 8000ed2:	4a10      	ldr	r2, [pc, #64]	; (8000f14 <buttonReading+0x12c>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
						buttonCounters[index] = BUTTON_HOLD_DUR / TICK;
 8000edc:	4a0e      	ldr	r2, [pc, #56]	; (8000f18 <buttonReading+0x130>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2132      	movs	r1, #50	; 0x32
 8000ee2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int index = 0; index < BUTTON_NUMS; index++) {
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b03      	cmp	r3, #3
 8000ef0:	dd80      	ble.n	8000df4 <buttonReading+0xc>
					}
				}
			}
		}
	}
}
 8000ef2:	bf00      	nop
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000070 	.word	0x20000070
 8000f00:	20000074 	.word	0x20000074
 8000f04:	2000006c 	.word	0x2000006c
 8000f08:	20000024 	.word	0x20000024
 8000f0c:	40010c00 	.word	0x40010c00
 8000f10:	20000068 	.word	0x20000068
 8000f14:	20000078 	.word	0x20000078
 8000f18:	2000007c 	.word	0x2000007c

08000f1c <buttonPress>:

int buttonPress(int idx) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	if (idx < 0 || idx >= BUTTON_NUMS) return 0;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	db02      	blt.n	8000f30 <buttonPress+0x14>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	dd01      	ble.n	8000f34 <buttonPress+0x18>
 8000f30:	2300      	movs	r3, #0
 8000f32:	e00d      	b.n	8000f50 <buttonPress+0x34>

	if (buttonFlags[idx] == 1) {
 8000f34:	4a09      	ldr	r2, [pc, #36]	; (8000f5c <buttonPress+0x40>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d106      	bne.n	8000f4e <buttonPress+0x32>
		buttonFlags[idx] = 0;
 8000f40:	4a06      	ldr	r2, [pc, #24]	; (8000f5c <buttonPress+0x40>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
		return 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e000      	b.n	8000f50 <buttonPress+0x34>
	}
	return 0;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000078 	.word	0x20000078

08000f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f64:	f000 fa40 	bl	80013e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f68:	f000 f820 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6c:	f000 f8aa 	bl	80010c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f70:	f000 f85c 	bl	800102c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f74:	480c      	ldr	r0, [pc, #48]	; (8000fa8 <main+0x48>)
 8000f76:	f001 f97d 	bl	8002274 <HAL_TIM_Base_Start_IT>

  led7SEGInitState();
 8000f7a:	f7ff fa77 	bl	800046c <led7SEGInitState>
  fsmInitState();
 8000f7e:	f7ff fc3d 	bl	80007fc <fsmInitState>
  setTimer(0, LED7SEG_SCAN_DUR);
 8000f82:	210a      	movs	r1, #10
 8000f84:	2000      	movs	r0, #0
 8000f86:	f000 f911 	bl	80011ac <setTimer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (getTimerFlag(0) == 1) {
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f000 f962 	bl	8001254 <getTimerFlag>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d105      	bne.n	8000fa2 <main+0x42>
		  setTimer(0, LED7SEG_SCAN_DUR);
 8000f96:	210a      	movs	r1, #10
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 f907 	bl	80011ac <setTimer>
		  led7SEGScan();
 8000f9e:	f7ff fa93 	bl	80004c8 <led7SEGScan>
	  }

	  fsmProcess();
 8000fa2:	f7ff fcbf 	bl	8000924 <fsmProcess>
	  if (getTimerFlag(0) == 1) {
 8000fa6:	e7f0      	b.n	8000f8a <main+0x2a>
 8000fa8:	20000090 	.word	0x20000090

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b090      	sub	sp, #64	; 0x40
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0318 	add.w	r3, r7, #24
 8000fb6:	2228      	movs	r2, #40	; 0x28
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f001 fd0a 	bl	80029d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	1d3b      	adds	r3, r7, #4
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd6:	2310      	movs	r3, #16
 8000fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000fe2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe8:	f107 0318 	add.w	r3, r7, #24
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 fd15 	bl	8001a1c <HAL_RCC_OscConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ff8:	f000 f8d2 	bl	80011a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001000:	2302      	movs	r3, #2
 8001002:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8001004:	23a0      	movs	r3, #160	; 0xa0
 8001006:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2102      	movs	r1, #2
 8001014:	4618      	mov	r0, r3
 8001016:	f000 ff81 	bl	8001f1c <HAL_RCC_ClockConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001020:	f000 f8be 	bl	80011a0 <Error_Handler>
  }
}
 8001024:	bf00      	nop
 8001026:	3740      	adds	r7, #64	; 0x40
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001040:	463b      	mov	r3, r7
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <MX_TIM2_Init+0x94>)
 800104a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800104e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <MX_TIM2_Init+0x94>)
 8001052:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001056:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <MX_TIM2_Init+0x94>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800105e:	4b18      	ldr	r3, [pc, #96]	; (80010c0 <MX_TIM2_Init+0x94>)
 8001060:	2209      	movs	r2, #9
 8001062:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001064:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MX_TIM2_Init+0x94>)
 8001066:	2200      	movs	r2, #0
 8001068:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <MX_TIM2_Init+0x94>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001070:	4813      	ldr	r0, [pc, #76]	; (80010c0 <MX_TIM2_Init+0x94>)
 8001072:	f001 f8af 	bl	80021d4 <HAL_TIM_Base_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800107c:	f000 f890 	bl	80011a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001084:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	4619      	mov	r1, r3
 800108c:	480c      	ldr	r0, [pc, #48]	; (80010c0 <MX_TIM2_Init+0x94>)
 800108e:	f001 fa2d 	bl	80024ec <HAL_TIM_ConfigClockSource>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001098:	f000 f882 	bl	80011a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_TIM2_Init+0x94>)
 80010aa:	f001 fc05 	bl	80028b8 <HAL_TIMEx_MasterConfigSynchronization>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010b4:	f000 f874 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010b8:	bf00      	nop
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000090 	.word	0x20000090

080010c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d8:	4b28      	ldr	r3, [pc, #160]	; (800117c <MX_GPIO_Init+0xb8>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a27      	ldr	r2, [pc, #156]	; (800117c <MX_GPIO_Init+0xb8>)
 80010de:	f043 0304 	orr.w	r3, r3, #4
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b25      	ldr	r3, [pc, #148]	; (800117c <MX_GPIO_Init+0xb8>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f003 0304 	and.w	r3, r3, #4
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b22      	ldr	r3, [pc, #136]	; (800117c <MX_GPIO_Init+0xb8>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a21      	ldr	r2, [pc, #132]	; (800117c <MX_GPIO_Init+0xb8>)
 80010f6:	f043 0308 	orr.w	r3, r3, #8
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b1f      	ldr	r3, [pc, #124]	; (800117c <MX_GPIO_Init+0xb8>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0308 	and.w	r3, r3, #8
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 8001108:	2200      	movs	r2, #0
 800110a:	f64b 71fe 	movw	r1, #49150	; 0xbffe
 800110e:	481c      	ldr	r0, [pc, #112]	; (8001180 <MX_GPIO_Init+0xbc>)
 8001110:	f000 fc6b 	bl	80019ea <HAL_GPIO_WritePin>
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin|RED1_Pin
                          |YELLOW1_Pin|GREEN1_Pin|RED2_Pin|YELLOW2_Pin
                          |GREEN2_Pin|SIGNAL_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001114:	2200      	movs	r2, #0
 8001116:	211f      	movs	r1, #31
 8001118:	481a      	ldr	r0, [pc, #104]	; (8001184 <MX_GPIO_Init+0xc0>)
 800111a:	f000 fc66 	bl	80019ea <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG_a_Pin SEG_b_Pin SEG_c_Pin SEG_d_Pin
                           SEG_e_Pin SEG_f_Pin SEG_g_Pin RED1_Pin
                           YELLOW1_Pin GREEN1_Pin RED2_Pin YELLOW2_Pin
                           GREEN2_Pin SIGNAL_LED_Pin */
  GPIO_InitStruct.Pin = SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 800111e:	f64b 73fe 	movw	r3, #49150	; 0xbffe
 8001122:	60bb      	str	r3, [r7, #8]
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin|RED1_Pin
                          |YELLOW1_Pin|GREEN1_Pin|RED2_Pin|YELLOW2_Pin
                          |GREEN2_Pin|SIGNAL_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001124:	2301      	movs	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112c:	2302      	movs	r3, #2
 800112e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	4619      	mov	r1, r3
 8001136:	4812      	ldr	r0, [pc, #72]	; (8001180 <MX_GPIO_Init+0xbc>)
 8001138:	f000 fac6 	bl	80016c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           MODE_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800113c:	231f      	movs	r3, #31
 800113e:	60bb      	str	r3, [r7, #8]
                          |MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2302      	movs	r3, #2
 800114a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4619      	mov	r1, r3
 8001152:	480c      	ldr	r0, [pc, #48]	; (8001184 <MX_GPIO_Init+0xc0>)
 8001154:	f000 fab8 	bl	80016c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin|BUTTON4_Pin;
 8001158:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800115c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001162:	2301      	movs	r3, #1
 8001164:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4619      	mov	r1, r3
 800116c:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_GPIO_Init+0xc0>)
 800116e:	f000 faab 	bl	80016c8 <HAL_GPIO_Init>

}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40021000 	.word	0x40021000
 8001180:	40010800 	.word	0x40010800
 8001184:	40010c00 	.word	0x40010c00

08001188 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001190:	f000 f830 	bl	80011f4 <timerRun>
	buttonReading();
 8001194:	f7ff fe28 	bl	8000de8 <buttonReading>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
}
 80011a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <Error_Handler+0x8>
	...

080011ac <setTimer>:
#define TIMER_INACTIVE -1

int timer_flag[NUM_TIME];
int timer_counter[NUM_TIME];

void setTimer(int idx, int counter) {
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
	if (idx < NUM_TIME) {
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	dc0f      	bgt.n	80011dc <setTimer+0x30>
		timer_flag[idx] = 0;
 80011bc:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <setTimer+0x3c>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2100      	movs	r1, #0
 80011c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		timer_counter[idx] = counter / TICK;
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	4a08      	ldr	r2, [pc, #32]	; (80011ec <setTimer+0x40>)
 80011ca:	fb82 1203 	smull	r1, r2, r2, r3
 80011ce:	1092      	asrs	r2, r2, #2
 80011d0:	17db      	asrs	r3, r3, #31
 80011d2:	1ad2      	subs	r2, r2, r3
 80011d4:	4906      	ldr	r1, [pc, #24]	; (80011f0 <setTimer+0x44>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200000e8 	.word	0x200000e8
 80011ec:	66666667 	.word	0x66666667
 80011f0:	200000d8 	.word	0x200000d8

080011f4 <timerRun>:
		timer_flag[idx] = 0;
		timer_counter[idx] = 0;
	}
}

void timerRun() {
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TIME; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	e01c      	b.n	800123a <timerRun+0x46>
		if (timer_counter[i] >= 0) {
 8001200:	4a12      	ldr	r2, [pc, #72]	; (800124c <timerRun+0x58>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001208:	2b00      	cmp	r3, #0
 800120a:	db13      	blt.n	8001234 <timerRun+0x40>
			timer_counter[i]--;
 800120c:	4a0f      	ldr	r2, [pc, #60]	; (800124c <timerRun+0x58>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001214:	1e5a      	subs	r2, r3, #1
 8001216:	490d      	ldr	r1, [pc, #52]	; (800124c <timerRun+0x58>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) timer_flag[i] = 1;
 800121e:	4a0b      	ldr	r2, [pc, #44]	; (800124c <timerRun+0x58>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d104      	bne.n	8001234 <timerRun+0x40>
 800122a:	4a09      	ldr	r2, [pc, #36]	; (8001250 <timerRun+0x5c>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2101      	movs	r1, #1
 8001230:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TIME; i++) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3301      	adds	r3, #1
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b03      	cmp	r3, #3
 800123e:	dddf      	ble.n	8001200 <timerRun+0xc>
		}
	}
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	200000d8 	.word	0x200000d8
 8001250:	200000e8 	.word	0x200000e8

08001254 <getTimerFlag>:

int getTimerFlag(int idx) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	if (idx < NUM_TIME) {
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b03      	cmp	r3, #3
 8001260:	dc04      	bgt.n	800126c <getTimerFlag+0x18>
		return timer_flag[idx];
 8001262:	4a06      	ldr	r2, [pc, #24]	; (800127c <getTimerFlag+0x28>)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126a:	e001      	b.n	8001270 <getTimerFlag+0x1c>
	}
	return TIMER_INACTIVE; // Timer Expired
 800126c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	200000e8 	.word	0x200000e8

08001280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <HAL_MspInit+0x5c>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	4a14      	ldr	r2, [pc, #80]	; (80012dc <HAL_MspInit+0x5c>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6193      	str	r3, [r2, #24]
 8001292:	4b12      	ldr	r3, [pc, #72]	; (80012dc <HAL_MspInit+0x5c>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <HAL_MspInit+0x5c>)
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <HAL_MspInit+0x5c>)
 80012a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a8:	61d3      	str	r3, [r2, #28]
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <HAL_MspInit+0x5c>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <HAL_MspInit+0x60>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <HAL_MspInit+0x60>)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40010000 	.word	0x40010000

080012e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012f4:	d113      	bne.n	800131e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <HAL_TIM_Base_MspInit+0x44>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	4a0b      	ldr	r2, [pc, #44]	; (8001328 <HAL_TIM_Base_MspInit+0x44>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	61d3      	str	r3, [r2, #28]
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <HAL_TIM_Base_MspInit+0x44>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	201c      	movs	r0, #28
 8001314:	f000 f9a1 	bl	800165a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001318:	201c      	movs	r0, #28
 800131a:	f000 f9ba 	bl	8001692 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000

0800132c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001330:	e7fe      	b.n	8001330 <NMI_Handler+0x4>

08001332 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001336:	e7fe      	b.n	8001336 <HardFault_Handler+0x4>

08001338 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800133c:	e7fe      	b.n	800133c <MemManage_Handler+0x4>

0800133e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001342:	e7fe      	b.n	8001342 <BusFault_Handler+0x4>

08001344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001348:	e7fe      	b.n	8001348 <UsageFault_Handler+0x4>

0800134a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr

08001356 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr

0800136e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001372:	f000 f87f 	bl	8001474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <TIM2_IRQHandler+0x10>)
 8001382:	f000 ffc3 	bl	800230c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000090 	.word	0x20000090

08001390 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800139c:	f7ff fff8 	bl	8001390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480b      	ldr	r0, [pc, #44]	; (80013d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013a2:	490c      	ldr	r1, [pc, #48]	; (80013d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013a4:	4a0c      	ldr	r2, [pc, #48]	; (80013d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a09      	ldr	r2, [pc, #36]	; (80013dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013b8:	4c09      	ldr	r4, [pc, #36]	; (80013e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013c6:	f001 fae1 	bl	800298c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ca:	f7ff fdc9 	bl	8000f60 <main>
  bx lr
 80013ce:	4770      	bx	lr
  ldr r0, =_sdata
 80013d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d4:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80013d8:	08002a28 	.word	0x08002a28
  ldr r2, =_sbss
 80013dc:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 80013e0:	200000fc 	.word	0x200000fc

080013e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013e4:	e7fe      	b.n	80013e4 <ADC1_2_IRQHandler>
	...

080013e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <HAL_Init+0x28>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a07      	ldr	r2, [pc, #28]	; (8001410 <HAL_Init+0x28>)
 80013f2:	f043 0310 	orr.w	r3, r3, #16
 80013f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f000 f923 	bl	8001644 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013fe:	200f      	movs	r0, #15
 8001400:	f000 f808 	bl	8001414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001404:	f7ff ff3c 	bl	8001280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40022000 	.word	0x40022000

08001414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <HAL_InitTick+0x54>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_InitTick+0x58>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142a:	fbb3 f3f1 	udiv	r3, r3, r1
 800142e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f93b 	bl	80016ae <HAL_SYSTICK_Config>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e00e      	b.n	8001460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d80a      	bhi.n	800145e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f000 f903 	bl	800165a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001454:	4a06      	ldr	r2, [pc, #24]	; (8001470 <HAL_InitTick+0x5c>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	e000      	b.n	8001460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	2000002c 	.word	0x2000002c
 800146c:	20000034 	.word	0x20000034
 8001470:	20000030 	.word	0x20000030

08001474 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001478:	4b05      	ldr	r3, [pc, #20]	; (8001490 <HAL_IncTick+0x1c>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_IncTick+0x20>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4413      	add	r3, r2
 8001484:	4a03      	ldr	r2, [pc, #12]	; (8001494 <HAL_IncTick+0x20>)
 8001486:	6013      	str	r3, [r2, #0]
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	20000034 	.word	0x20000034
 8001494:	200000f8 	.word	0x200000f8

08001498 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b02      	ldr	r3, [pc, #8]	; (80014a8 <HAL_GetTick+0x10>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	200000f8 	.word	0x200000f8

080014ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <__NVIC_SetPriorityGrouping+0x44>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014c8:	4013      	ands	r3, r2
 80014ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014de:	4a04      	ldr	r2, [pc, #16]	; (80014f0 <__NVIC_SetPriorityGrouping+0x44>)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	60d3      	str	r3, [r2, #12]
}
 80014e4:	bf00      	nop
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <__NVIC_GetPriorityGrouping+0x18>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	f003 0307 	and.w	r3, r3, #7
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	db0b      	blt.n	800153a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	f003 021f 	and.w	r2, r3, #31
 8001528:	4906      	ldr	r1, [pc, #24]	; (8001544 <__NVIC_EnableIRQ+0x34>)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	095b      	lsrs	r3, r3, #5
 8001530:	2001      	movs	r0, #1
 8001532:	fa00 f202 	lsl.w	r2, r0, r2
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	e000e100 	.word	0xe000e100

08001548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	db0a      	blt.n	8001572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	b2da      	uxtb	r2, r3
 8001560:	490c      	ldr	r1, [pc, #48]	; (8001594 <__NVIC_SetPriority+0x4c>)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	0112      	lsls	r2, r2, #4
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	440b      	add	r3, r1
 800156c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001570:	e00a      	b.n	8001588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4908      	ldr	r1, [pc, #32]	; (8001598 <__NVIC_SetPriority+0x50>)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	3b04      	subs	r3, #4
 8001580:	0112      	lsls	r2, r2, #4
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	440b      	add	r3, r1
 8001586:	761a      	strb	r2, [r3, #24]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000e100 	.word	0xe000e100
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159c:	b480      	push	{r7}
 800159e:	b089      	sub	sp, #36	; 0x24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f1c3 0307 	rsb	r3, r3, #7
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	bf28      	it	cs
 80015ba:	2304      	movcs	r3, #4
 80015bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3304      	adds	r3, #4
 80015c2:	2b06      	cmp	r3, #6
 80015c4:	d902      	bls.n	80015cc <NVIC_EncodePriority+0x30>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3b03      	subs	r3, #3
 80015ca:	e000      	b.n	80015ce <NVIC_EncodePriority+0x32>
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d0:	f04f 32ff 	mov.w	r2, #4294967295
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43da      	mvns	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	401a      	ands	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e4:	f04f 31ff 	mov.w	r1, #4294967295
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	fa01 f303 	lsl.w	r3, r1, r3
 80015ee:	43d9      	mvns	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	4313      	orrs	r3, r2
         );
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3724      	adds	r7, #36	; 0x24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001610:	d301      	bcc.n	8001616 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001612:	2301      	movs	r3, #1
 8001614:	e00f      	b.n	8001636 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <SysTick_Config+0x40>)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3b01      	subs	r3, #1
 800161c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161e:	210f      	movs	r1, #15
 8001620:	f04f 30ff 	mov.w	r0, #4294967295
 8001624:	f7ff ff90 	bl	8001548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <SysTick_Config+0x40>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162e:	4b04      	ldr	r3, [pc, #16]	; (8001640 <SysTick_Config+0x40>)
 8001630:	2207      	movs	r2, #7
 8001632:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	e000e010 	.word	0xe000e010

08001644 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f7ff ff2d 	bl	80014ac <__NVIC_SetPriorityGrouping>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800165a:	b580      	push	{r7, lr}
 800165c:	b086      	sub	sp, #24
 800165e:	af00      	add	r7, sp, #0
 8001660:	4603      	mov	r3, r0
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800166c:	f7ff ff42 	bl	80014f4 <__NVIC_GetPriorityGrouping>
 8001670:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	68b9      	ldr	r1, [r7, #8]
 8001676:	6978      	ldr	r0, [r7, #20]
 8001678:	f7ff ff90 	bl	800159c <NVIC_EncodePriority>
 800167c:	4602      	mov	r2, r0
 800167e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff ff5f 	bl	8001548 <__NVIC_SetPriority>
}
 800168a:	bf00      	nop
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	4603      	mov	r3, r0
 800169a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff35 	bl	8001510 <__NVIC_EnableIRQ>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b082      	sub	sp, #8
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff ffa2 	bl	8001600 <SysTick_Config>
 80016bc:	4603      	mov	r3, r0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b08b      	sub	sp, #44	; 0x2c
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016da:	e148      	b.n	800196e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016dc:	2201      	movs	r2, #1
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	69fa      	ldr	r2, [r7, #28]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	f040 8137 	bne.w	8001968 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	4aa3      	ldr	r2, [pc, #652]	; (800198c <HAL_GPIO_Init+0x2c4>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d05e      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
 8001704:	4aa1      	ldr	r2, [pc, #644]	; (800198c <HAL_GPIO_Init+0x2c4>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d875      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 800170a:	4aa1      	ldr	r2, [pc, #644]	; (8001990 <HAL_GPIO_Init+0x2c8>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d058      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
 8001710:	4a9f      	ldr	r2, [pc, #636]	; (8001990 <HAL_GPIO_Init+0x2c8>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d86f      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 8001716:	4a9f      	ldr	r2, [pc, #636]	; (8001994 <HAL_GPIO_Init+0x2cc>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d052      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
 800171c:	4a9d      	ldr	r2, [pc, #628]	; (8001994 <HAL_GPIO_Init+0x2cc>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d869      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 8001722:	4a9d      	ldr	r2, [pc, #628]	; (8001998 <HAL_GPIO_Init+0x2d0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d04c      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
 8001728:	4a9b      	ldr	r2, [pc, #620]	; (8001998 <HAL_GPIO_Init+0x2d0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d863      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 800172e:	4a9b      	ldr	r2, [pc, #620]	; (800199c <HAL_GPIO_Init+0x2d4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d046      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
 8001734:	4a99      	ldr	r2, [pc, #612]	; (800199c <HAL_GPIO_Init+0x2d4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d85d      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 800173a:	2b12      	cmp	r3, #18
 800173c:	d82a      	bhi.n	8001794 <HAL_GPIO_Init+0xcc>
 800173e:	2b12      	cmp	r3, #18
 8001740:	d859      	bhi.n	80017f6 <HAL_GPIO_Init+0x12e>
 8001742:	a201      	add	r2, pc, #4	; (adr r2, 8001748 <HAL_GPIO_Init+0x80>)
 8001744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001748:	080017c3 	.word	0x080017c3
 800174c:	0800179d 	.word	0x0800179d
 8001750:	080017af 	.word	0x080017af
 8001754:	080017f1 	.word	0x080017f1
 8001758:	080017f7 	.word	0x080017f7
 800175c:	080017f7 	.word	0x080017f7
 8001760:	080017f7 	.word	0x080017f7
 8001764:	080017f7 	.word	0x080017f7
 8001768:	080017f7 	.word	0x080017f7
 800176c:	080017f7 	.word	0x080017f7
 8001770:	080017f7 	.word	0x080017f7
 8001774:	080017f7 	.word	0x080017f7
 8001778:	080017f7 	.word	0x080017f7
 800177c:	080017f7 	.word	0x080017f7
 8001780:	080017f7 	.word	0x080017f7
 8001784:	080017f7 	.word	0x080017f7
 8001788:	080017f7 	.word	0x080017f7
 800178c:	080017a5 	.word	0x080017a5
 8001790:	080017b9 	.word	0x080017b9
 8001794:	4a82      	ldr	r2, [pc, #520]	; (80019a0 <HAL_GPIO_Init+0x2d8>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d013      	beq.n	80017c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800179a:	e02c      	b.n	80017f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	623b      	str	r3, [r7, #32]
          break;
 80017a2:	e029      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	3304      	adds	r3, #4
 80017aa:	623b      	str	r3, [r7, #32]
          break;
 80017ac:	e024      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	3308      	adds	r3, #8
 80017b4:	623b      	str	r3, [r7, #32]
          break;
 80017b6:	e01f      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	330c      	adds	r3, #12
 80017be:	623b      	str	r3, [r7, #32]
          break;
 80017c0:	e01a      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017ca:	2304      	movs	r3, #4
 80017cc:	623b      	str	r3, [r7, #32]
          break;
 80017ce:	e013      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d105      	bne.n	80017e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d8:	2308      	movs	r3, #8
 80017da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	611a      	str	r2, [r3, #16]
          break;
 80017e2:	e009      	b.n	80017f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017e4:	2308      	movs	r3, #8
 80017e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	615a      	str	r2, [r3, #20]
          break;
 80017ee:	e003      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
          break;
 80017f4:	e000      	b.n	80017f8 <HAL_GPIO_Init+0x130>
          break;
 80017f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	2bff      	cmp	r3, #255	; 0xff
 80017fc:	d801      	bhi.n	8001802 <HAL_GPIO_Init+0x13a>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	e001      	b.n	8001806 <HAL_GPIO_Init+0x13e>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3304      	adds	r3, #4
 8001806:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	2bff      	cmp	r3, #255	; 0xff
 800180c:	d802      	bhi.n	8001814 <HAL_GPIO_Init+0x14c>
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	e002      	b.n	800181a <HAL_GPIO_Init+0x152>
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	3b08      	subs	r3, #8
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	210f      	movs	r1, #15
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	fa01 f303 	lsl.w	r3, r1, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	401a      	ands	r2, r3
 800182c:	6a39      	ldr	r1, [r7, #32]
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	431a      	orrs	r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 8090 	beq.w	8001968 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001848:	4b56      	ldr	r3, [pc, #344]	; (80019a4 <HAL_GPIO_Init+0x2dc>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a55      	ldr	r2, [pc, #340]	; (80019a4 <HAL_GPIO_Init+0x2dc>)
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b53      	ldr	r3, [pc, #332]	; (80019a4 <HAL_GPIO_Init+0x2dc>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001860:	4a51      	ldr	r2, [pc, #324]	; (80019a8 <HAL_GPIO_Init+0x2e0>)
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	089b      	lsrs	r3, r3, #2
 8001866:	3302      	adds	r3, #2
 8001868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	220f      	movs	r2, #15
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43db      	mvns	r3, r3
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	4013      	ands	r3, r2
 8001882:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a49      	ldr	r2, [pc, #292]	; (80019ac <HAL_GPIO_Init+0x2e4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d00d      	beq.n	80018a8 <HAL_GPIO_Init+0x1e0>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a48      	ldr	r2, [pc, #288]	; (80019b0 <HAL_GPIO_Init+0x2e8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d007      	beq.n	80018a4 <HAL_GPIO_Init+0x1dc>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a47      	ldr	r2, [pc, #284]	; (80019b4 <HAL_GPIO_Init+0x2ec>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d101      	bne.n	80018a0 <HAL_GPIO_Init+0x1d8>
 800189c:	2302      	movs	r3, #2
 800189e:	e004      	b.n	80018aa <HAL_GPIO_Init+0x1e2>
 80018a0:	2303      	movs	r3, #3
 80018a2:	e002      	b.n	80018aa <HAL_GPIO_Init+0x1e2>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <HAL_GPIO_Init+0x1e2>
 80018a8:	2300      	movs	r3, #0
 80018aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018ac:	f002 0203 	and.w	r2, r2, #3
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	4093      	lsls	r3, r2
 80018b4:	68fa      	ldr	r2, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018ba:	493b      	ldr	r1, [pc, #236]	; (80019a8 <HAL_GPIO_Init+0x2e0>)
 80018bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018be:	089b      	lsrs	r3, r3, #2
 80018c0:	3302      	adds	r3, #2
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d006      	beq.n	80018e2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018d4:	4b38      	ldr	r3, [pc, #224]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	4937      	ldr	r1, [pc, #220]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	4313      	orrs	r3, r2
 80018de:	608b      	str	r3, [r1, #8]
 80018e0:	e006      	b.n	80018f0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018e2:	4b35      	ldr	r3, [pc, #212]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	4933      	ldr	r1, [pc, #204]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 80018ec:	4013      	ands	r3, r2
 80018ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d006      	beq.n	800190a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018fc:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 80018fe:	68da      	ldr	r2, [r3, #12]
 8001900:	492d      	ldr	r1, [pc, #180]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	4313      	orrs	r3, r2
 8001906:	60cb      	str	r3, [r1, #12]
 8001908:	e006      	b.n	8001918 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800190a:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 800190c:	68da      	ldr	r2, [r3, #12]
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	43db      	mvns	r3, r3
 8001912:	4929      	ldr	r1, [pc, #164]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001914:	4013      	ands	r3, r2
 8001916:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d006      	beq.n	8001932 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001924:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001926:	685a      	ldr	r2, [r3, #4]
 8001928:	4923      	ldr	r1, [pc, #140]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	4313      	orrs	r3, r2
 800192e:	604b      	str	r3, [r1, #4]
 8001930:	e006      	b.n	8001940 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001932:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	43db      	mvns	r3, r3
 800193a:	491f      	ldr	r1, [pc, #124]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 800193c:	4013      	ands	r3, r2
 800193e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4919      	ldr	r1, [pc, #100]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	600b      	str	r3, [r1, #0]
 8001958:	e006      	b.n	8001968 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	43db      	mvns	r3, r3
 8001962:	4915      	ldr	r1, [pc, #84]	; (80019b8 <HAL_GPIO_Init+0x2f0>)
 8001964:	4013      	ands	r3, r2
 8001966:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	3301      	adds	r3, #1
 800196c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	fa22 f303 	lsr.w	r3, r2, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	f47f aeaf 	bne.w	80016dc <HAL_GPIO_Init+0x14>
  }
}
 800197e:	bf00      	nop
 8001980:	bf00      	nop
 8001982:	372c      	adds	r7, #44	; 0x2c
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	10320000 	.word	0x10320000
 8001990:	10310000 	.word	0x10310000
 8001994:	10220000 	.word	0x10220000
 8001998:	10210000 	.word	0x10210000
 800199c:	10120000 	.word	0x10120000
 80019a0:	10110000 	.word	0x10110000
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40010000 	.word	0x40010000
 80019ac:	40010800 	.word	0x40010800
 80019b0:	40010c00 	.word	0x40010c00
 80019b4:	40011000 	.word	0x40011000
 80019b8:	40010400 	.word	0x40010400

080019bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	887b      	ldrh	r3, [r7, #2]
 80019ce:	4013      	ands	r3, r2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019d4:	2301      	movs	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e001      	b.n	80019de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	460b      	mov	r3, r1
 80019f4:	807b      	strh	r3, [r7, #2]
 80019f6:	4613      	mov	r3, r2
 80019f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019fa:	787b      	ldrb	r3, [r7, #1]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a00:	887a      	ldrh	r2, [r7, #2]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a06:	e003      	b.n	8001a10 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a08:	887b      	ldrh	r3, [r7, #2]
 8001a0a:	041a      	lsls	r2, r3, #16
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	611a      	str	r2, [r3, #16]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
	...

08001a1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e26c      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f000 8087 	beq.w	8001b4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a3c:	4b92      	ldr	r3, [pc, #584]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d00c      	beq.n	8001a62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a48:	4b8f      	ldr	r3, [pc, #572]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 030c 	and.w	r3, r3, #12
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d112      	bne.n	8001a7a <HAL_RCC_OscConfig+0x5e>
 8001a54:	4b8c      	ldr	r3, [pc, #560]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a60:	d10b      	bne.n	8001a7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a62:	4b89      	ldr	r3, [pc, #548]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d06c      	beq.n	8001b48 <HAL_RCC_OscConfig+0x12c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d168      	bne.n	8001b48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e246      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_OscConfig+0x76>
 8001a84:	4b80      	ldr	r3, [pc, #512]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a7f      	ldr	r2, [pc, #508]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	e02e      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10c      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x98>
 8001a9a:	4b7b      	ldr	r3, [pc, #492]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a7a      	ldr	r2, [pc, #488]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	4b78      	ldr	r3, [pc, #480]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a77      	ldr	r2, [pc, #476]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	e01d      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0xbc>
 8001abe:	4b72      	ldr	r3, [pc, #456]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a71      	ldr	r2, [pc, #452]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	4b6f      	ldr	r3, [pc, #444]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a6e      	ldr	r2, [pc, #440]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001ad8:	4b6b      	ldr	r3, [pc, #428]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a6a      	ldr	r2, [pc, #424]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b68      	ldr	r3, [pc, #416]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a67      	ldr	r2, [pc, #412]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d013      	beq.n	8001b20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af8:	f7ff fcce 	bl	8001498 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff fcca 	bl	8001498 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	; 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e1fa      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	4b5d      	ldr	r3, [pc, #372]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0xe4>
 8001b1e:	e014      	b.n	8001b4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff fcba 	bl	8001498 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff fcb6 	bl	8001498 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	; 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e1e6      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3a:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x10c>
 8001b46:	e000      	b.n	8001b4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d063      	beq.n	8001c1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b56:	4b4c      	ldr	r3, [pc, #304]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00b      	beq.n	8001b7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b62:	4b49      	ldr	r3, [pc, #292]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d11c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x18c>
 8001b6e:	4b46      	ldr	r3, [pc, #280]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d116      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7a:	4b43      	ldr	r3, [pc, #268]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <HAL_RCC_OscConfig+0x176>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d001      	beq.n	8001b92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e1ba      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b92:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	4939      	ldr	r1, [pc, #228]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba6:	e03a      	b.n	8001c1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d020      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bb0:	4b36      	ldr	r3, [pc, #216]	; (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fc6f 	bl	8001498 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fc6b 	bl	8001498 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e19b      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd0:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bdc:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	4927      	ldr	r1, [pc, #156]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
 8001bf0:	e015      	b.n	8001c1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bf2:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf8:	f7ff fc4e 	bl	8001498 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c00:	f7ff fc4a 	bl	8001498 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e17a      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c12:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d03a      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d019      	beq.n	8001c66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_RCC_OscConfig+0x274>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c38:	f7ff fc2e 	bl	8001498 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c40:	f7ff fc2a 	bl	8001498 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e15a      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f000 fa9a 	bl	8002198 <RCC_Delay>
 8001c64:	e01c      	b.n	8001ca0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <HAL_RCC_OscConfig+0x274>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6c:	f7ff fc14 	bl	8001498 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c72:	e00f      	b.n	8001c94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c74:	f7ff fc10 	bl	8001498 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d908      	bls.n	8001c94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e140      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	42420000 	.word	0x42420000
 8001c90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c94:	4b9e      	ldr	r3, [pc, #632]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1e9      	bne.n	8001c74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80a6 	beq.w	8001dfa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb2:	4b97      	ldr	r3, [pc, #604]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10d      	bne.n	8001cda <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b94      	ldr	r3, [pc, #592]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	4a93      	ldr	r2, [pc, #588]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	61d3      	str	r3, [r2, #28]
 8001cca:	4b91      	ldr	r3, [pc, #580]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cda:	4b8e      	ldr	r3, [pc, #568]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d118      	bne.n	8001d18 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce6:	4b8b      	ldr	r3, [pc, #556]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a8a      	ldr	r2, [pc, #552]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf2:	f7ff fbd1 	bl	8001498 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfa:	f7ff fbcd 	bl	8001498 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b64      	cmp	r3, #100	; 0x64
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e0fd      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	4b81      	ldr	r3, [pc, #516]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x312>
 8001d20:	4b7b      	ldr	r3, [pc, #492]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	4a7a      	ldr	r2, [pc, #488]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6213      	str	r3, [r2, #32]
 8001d2c:	e02d      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x334>
 8001d36:	4b76      	ldr	r3, [pc, #472]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4a75      	ldr	r2, [pc, #468]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	f023 0301 	bic.w	r3, r3, #1
 8001d40:	6213      	str	r3, [r2, #32]
 8001d42:	4b73      	ldr	r3, [pc, #460]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	4a72      	ldr	r2, [pc, #456]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	f023 0304 	bic.w	r3, r3, #4
 8001d4c:	6213      	str	r3, [r2, #32]
 8001d4e:	e01c      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b05      	cmp	r3, #5
 8001d56:	d10c      	bne.n	8001d72 <HAL_RCC_OscConfig+0x356>
 8001d58:	4b6d      	ldr	r3, [pc, #436]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	4a6c      	ldr	r2, [pc, #432]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	f043 0304 	orr.w	r3, r3, #4
 8001d62:	6213      	str	r3, [r2, #32]
 8001d64:	4b6a      	ldr	r3, [pc, #424]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	4a69      	ldr	r2, [pc, #420]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	6213      	str	r3, [r2, #32]
 8001d70:	e00b      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	4a66      	ldr	r2, [pc, #408]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	6213      	str	r3, [r2, #32]
 8001d7e:	4b64      	ldr	r3, [pc, #400]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	4a63      	ldr	r2, [pc, #396]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	f023 0304 	bic.w	r3, r3, #4
 8001d88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d015      	beq.n	8001dbe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fb81 	bl	8001498 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7ff fb7d 	bl	8001498 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e0ab      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db0:	4b57      	ldr	r3, [pc, #348]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0ee      	beq.n	8001d9a <HAL_RCC_OscConfig+0x37e>
 8001dbc:	e014      	b.n	8001de8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dbe:	f7ff fb6b 	bl	8001498 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc4:	e00a      	b.n	8001ddc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc6:	f7ff fb67 	bl	8001498 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e095      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ddc:	4b4c      	ldr	r3, [pc, #304]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1ee      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001de8:	7dfb      	ldrb	r3, [r7, #23]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d105      	bne.n	8001dfa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dee:	4b48      	ldr	r3, [pc, #288]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001df8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 8081 	beq.w	8001f06 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e04:	4b42      	ldr	r3, [pc, #264]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 030c 	and.w	r3, r3, #12
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d061      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d146      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e18:	4b3f      	ldr	r3, [pc, #252]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1e:	f7ff fb3b 	bl	8001498 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e26:	f7ff fb37 	bl	8001498 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e067      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e38:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f0      	bne.n	8001e26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e4c:	d108      	bne.n	8001e60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e4e:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	492d      	ldr	r1, [pc, #180]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e60:	4b2b      	ldr	r3, [pc, #172]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a19      	ldr	r1, [r3, #32]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e70:	430b      	orrs	r3, r1
 8001e72:	4927      	ldr	r1, [pc, #156]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f7ff fb0b 	bl	8001498 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e86:	f7ff fb07 	bl	8001498 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e037      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e98:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x46a>
 8001ea4:	e02f      	b.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eac:	f7ff faf4 	bl	8001498 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff faf0 	bl	8001498 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e020      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f0      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x498>
 8001ed2:	e018      	b.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e013      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d106      	bne.n	8001f02 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d001      	beq.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40007000 	.word	0x40007000
 8001f18:	42420060 	.word	0x42420060

08001f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e0d0      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f30:	4b6a      	ldr	r3, [pc, #424]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d910      	bls.n	8001f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3e:	4b67      	ldr	r3, [pc, #412]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 0207 	bic.w	r2, r3, #7
 8001f46:	4965      	ldr	r1, [pc, #404]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	4b63      	ldr	r3, [pc, #396]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d001      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0b8      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d020      	beq.n	8001fae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f78:	4b59      	ldr	r3, [pc, #356]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	4a58      	ldr	r2, [pc, #352]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f90:	4b53      	ldr	r3, [pc, #332]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f96:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f9c:	4b50      	ldr	r3, [pc, #320]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	494d      	ldr	r1, [pc, #308]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d040      	beq.n	800203c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc2:	4b47      	ldr	r3, [pc, #284]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d115      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e07f      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d107      	bne.n	8001fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fda:	4b41      	ldr	r3, [pc, #260]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d109      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e073      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e06b      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ffa:	4b39      	ldr	r3, [pc, #228]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f023 0203 	bic.w	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	4936      	ldr	r1, [pc, #216]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002008:	4313      	orrs	r3, r2
 800200a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800200c:	f7ff fa44 	bl	8001498 <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002012:	e00a      	b.n	800202a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002014:	f7ff fa40 	bl	8001498 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e053      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202a:	4b2d      	ldr	r3, [pc, #180]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 020c 	and.w	r2, r3, #12
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	429a      	cmp	r2, r3
 800203a:	d1eb      	bne.n	8002014 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800203c:	4b27      	ldr	r3, [pc, #156]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d210      	bcs.n	800206c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	4b24      	ldr	r3, [pc, #144]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 0207 	bic.w	r2, r3, #7
 8002052:	4922      	ldr	r1, [pc, #136]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	4313      	orrs	r3, r2
 8002058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205a:	4b20      	ldr	r3, [pc, #128]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e032      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	d008      	beq.n	800208a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002078:	4b19      	ldr	r3, [pc, #100]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	4916      	ldr	r1, [pc, #88]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	4313      	orrs	r3, r2
 8002088:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d009      	beq.n	80020aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	490e      	ldr	r1, [pc, #56]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020aa:	f000 f821 	bl	80020f0 <HAL_RCC_GetSysClockFreq>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	490a      	ldr	r1, [pc, #40]	; (80020e4 <HAL_RCC_ClockConfig+0x1c8>)
 80020bc:	5ccb      	ldrb	r3, [r1, r3]
 80020be:	fa22 f303 	lsr.w	r3, r2, r3
 80020c2:	4a09      	ldr	r2, [pc, #36]	; (80020e8 <HAL_RCC_ClockConfig+0x1cc>)
 80020c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_RCC_ClockConfig+0x1d0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff f9a2 	bl	8001414 <HAL_InitTick>

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40022000 	.word	0x40022000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	080029fc 	.word	0x080029fc
 80020e8:	2000002c 	.word	0x2000002c
 80020ec:	20000030 	.word	0x20000030

080020f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b087      	sub	sp, #28
 80020f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	2300      	movs	r3, #0
 8002104:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800210a:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <HAL_RCC_GetSysClockFreq+0x94>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 030c 	and.w	r3, r3, #12
 8002116:	2b04      	cmp	r3, #4
 8002118:	d002      	beq.n	8002120 <HAL_RCC_GetSysClockFreq+0x30>
 800211a:	2b08      	cmp	r3, #8
 800211c:	d003      	beq.n	8002126 <HAL_RCC_GetSysClockFreq+0x36>
 800211e:	e027      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_RCC_GetSysClockFreq+0x98>)
 8002122:	613b      	str	r3, [r7, #16]
      break;
 8002124:	e027      	b.n	8002176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	0c9b      	lsrs	r3, r3, #18
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	4a17      	ldr	r2, [pc, #92]	; (800218c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002130:	5cd3      	ldrb	r3, [r2, r3]
 8002132:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d010      	beq.n	8002160 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800213e:	4b11      	ldr	r3, [pc, #68]	; (8002184 <HAL_RCC_GetSysClockFreq+0x94>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	0c5b      	lsrs	r3, r3, #17
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	4a11      	ldr	r2, [pc, #68]	; (8002190 <HAL_RCC_GetSysClockFreq+0xa0>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a0d      	ldr	r2, [pc, #52]	; (8002188 <HAL_RCC_GetSysClockFreq+0x98>)
 8002152:	fb02 f203 	mul.w	r2, r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	fbb2 f3f3 	udiv	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	e004      	b.n	800216a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a0c      	ldr	r2, [pc, #48]	; (8002194 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002164:	fb02 f303 	mul.w	r3, r2, r3
 8002168:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	613b      	str	r3, [r7, #16]
      break;
 800216e:	e002      	b.n	8002176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002170:	4b05      	ldr	r3, [pc, #20]	; (8002188 <HAL_RCC_GetSysClockFreq+0x98>)
 8002172:	613b      	str	r3, [r7, #16]
      break;
 8002174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002176:	693b      	ldr	r3, [r7, #16]
}
 8002178:	4618      	mov	r0, r3
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40021000 	.word	0x40021000
 8002188:	007a1200 	.word	0x007a1200
 800218c:	08002a0c 	.word	0x08002a0c
 8002190:	08002a1c 	.word	0x08002a1c
 8002194:	003d0900 	.word	0x003d0900

08002198 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021a0:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <RCC_Delay+0x34>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a0a      	ldr	r2, [pc, #40]	; (80021d0 <RCC_Delay+0x38>)
 80021a6:	fba2 2303 	umull	r2, r3, r2, r3
 80021aa:	0a5b      	lsrs	r3, r3, #9
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021b4:	bf00      	nop
  }
  while (Delay --);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1e5a      	subs	r2, r3, #1
 80021ba:	60fa      	str	r2, [r7, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1f9      	bne.n	80021b4 <RCC_Delay+0x1c>
}
 80021c0:	bf00      	nop
 80021c2:	bf00      	nop
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	2000002c 	.word	0x2000002c
 80021d0:	10624dd3 	.word	0x10624dd3

080021d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e041      	b.n	800226a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d106      	bne.n	8002200 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff f872 	bl	80012e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3304      	adds	r3, #4
 8002210:	4619      	mov	r1, r3
 8002212:	4610      	mov	r0, r2
 8002214:	f000 fa56 	bl	80026c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b01      	cmp	r3, #1
 8002286:	d001      	beq.n	800228c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e035      	b.n	80022f8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 0201 	orr.w	r2, r2, #1
 80022a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a16      	ldr	r2, [pc, #88]	; (8002304 <HAL_TIM_Base_Start_IT+0x90>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d009      	beq.n	80022c2 <HAL_TIM_Base_Start_IT+0x4e>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022b6:	d004      	beq.n	80022c2 <HAL_TIM_Base_Start_IT+0x4e>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a12      	ldr	r2, [pc, #72]	; (8002308 <HAL_TIM_Base_Start_IT+0x94>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d111      	bne.n	80022e6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b06      	cmp	r3, #6
 80022d2:	d010      	beq.n	80022f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022e4:	e007      	b.n	80022f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40000400 	.word	0x40000400

0800230c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d020      	beq.n	8002370 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d01b      	beq.n	8002370 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f06f 0202 	mvn.w	r2, #2
 8002340:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f998 	bl	800268c <HAL_TIM_IC_CaptureCallback>
 800235c:	e005      	b.n	800236a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f98b 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f99a 	bl	800269e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b00      	cmp	r3, #0
 8002378:	d020      	beq.n	80023bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d01b      	beq.n	80023bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f06f 0204 	mvn.w	r2, #4
 800238c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2202      	movs	r2, #2
 8002392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f972 	bl	800268c <HAL_TIM_IC_CaptureCallback>
 80023a8:	e005      	b.n	80023b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 f965 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f000 f974 	bl	800269e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d020      	beq.n	8002408 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d01b      	beq.n	8002408 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f06f 0208 	mvn.w	r2, #8
 80023d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2204      	movs	r2, #4
 80023de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f94c 	bl	800268c <HAL_TIM_IC_CaptureCallback>
 80023f4:	e005      	b.n	8002402 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f93f 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 f94e 	bl	800269e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d020      	beq.n	8002454 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f003 0310 	and.w	r3, r3, #16
 8002418:	2b00      	cmp	r3, #0
 800241a:	d01b      	beq.n	8002454 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0210 	mvn.w	r2, #16
 8002424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2208      	movs	r2, #8
 800242a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f926 	bl	800268c <HAL_TIM_IC_CaptureCallback>
 8002440:	e005      	b.n	800244e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f919 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 f928 	bl	800269e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00c      	beq.n	8002478 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d007      	beq.n	8002478 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0201 	mvn.w	r2, #1
 8002470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7fe fe88 	bl	8001188 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00c      	beq.n	800249c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002488:	2b00      	cmp	r3, #0
 800248a:	d007      	beq.n	800249c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 fa6f 	bl	800297a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00c      	beq.n	80024c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d007      	beq.n	80024c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f8f8 	bl	80026b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00c      	beq.n	80024e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f003 0320 	and.w	r3, r3, #32
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d007      	beq.n	80024e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f06f 0220 	mvn.w	r2, #32
 80024dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 fa42 	bl	8002968 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024e4:	bf00      	nop
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_TIM_ConfigClockSource+0x1c>
 8002504:	2302      	movs	r3, #2
 8002506:	e0b4      	b.n	8002672 <HAL_TIM_ConfigClockSource+0x186>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2202      	movs	r2, #2
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800252e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002540:	d03e      	beq.n	80025c0 <HAL_TIM_ConfigClockSource+0xd4>
 8002542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002546:	f200 8087 	bhi.w	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 800254a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800254e:	f000 8086 	beq.w	800265e <HAL_TIM_ConfigClockSource+0x172>
 8002552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002556:	d87f      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002558:	2b70      	cmp	r3, #112	; 0x70
 800255a:	d01a      	beq.n	8002592 <HAL_TIM_ConfigClockSource+0xa6>
 800255c:	2b70      	cmp	r3, #112	; 0x70
 800255e:	d87b      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002560:	2b60      	cmp	r3, #96	; 0x60
 8002562:	d050      	beq.n	8002606 <HAL_TIM_ConfigClockSource+0x11a>
 8002564:	2b60      	cmp	r3, #96	; 0x60
 8002566:	d877      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002568:	2b50      	cmp	r3, #80	; 0x50
 800256a:	d03c      	beq.n	80025e6 <HAL_TIM_ConfigClockSource+0xfa>
 800256c:	2b50      	cmp	r3, #80	; 0x50
 800256e:	d873      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002570:	2b40      	cmp	r3, #64	; 0x40
 8002572:	d058      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x13a>
 8002574:	2b40      	cmp	r3, #64	; 0x40
 8002576:	d86f      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002578:	2b30      	cmp	r3, #48	; 0x30
 800257a:	d064      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x15a>
 800257c:	2b30      	cmp	r3, #48	; 0x30
 800257e:	d86b      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002580:	2b20      	cmp	r3, #32
 8002582:	d060      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x15a>
 8002584:	2b20      	cmp	r3, #32
 8002586:	d867      	bhi.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
 8002588:	2b00      	cmp	r3, #0
 800258a:	d05c      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x15a>
 800258c:	2b10      	cmp	r3, #16
 800258e:	d05a      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x15a>
 8002590:	e062      	b.n	8002658 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6818      	ldr	r0, [r3, #0]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6899      	ldr	r1, [r3, #8]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f000 f96a 	bl	800287a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	609a      	str	r2, [r3, #8]
      break;
 80025be:	e04f      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	6899      	ldr	r1, [r3, #8]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f000 f953 	bl	800287a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025e2:	609a      	str	r2, [r3, #8]
      break;
 80025e4:	e03c      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6818      	ldr	r0, [r3, #0]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	461a      	mov	r2, r3
 80025f4:	f000 f8ca 	bl	800278c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2150      	movs	r1, #80	; 0x50
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f921 	bl	8002846 <TIM_ITRx_SetConfig>
      break;
 8002604:	e02c      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6818      	ldr	r0, [r3, #0]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6859      	ldr	r1, [r3, #4]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	461a      	mov	r2, r3
 8002614:	f000 f8e8 	bl	80027e8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2160      	movs	r1, #96	; 0x60
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f911 	bl	8002846 <TIM_ITRx_SetConfig>
      break;
 8002624:	e01c      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	6859      	ldr	r1, [r3, #4]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	461a      	mov	r2, r3
 8002634:	f000 f8aa 	bl	800278c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2140      	movs	r1, #64	; 0x40
 800263e:	4618      	mov	r0, r3
 8002640:	f000 f901 	bl	8002846 <TIM_ITRx_SetConfig>
      break;
 8002644:	e00c      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4619      	mov	r1, r3
 8002650:	4610      	mov	r0, r2
 8002652:	f000 f8f8 	bl	8002846 <TIM_ITRx_SetConfig>
      break;
 8002656:	e003      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	73fb      	strb	r3, [r7, #15]
      break;
 800265c:	e000      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800265e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002670:	7bfb      	ldrb	r3, [r7, #15]
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr

0800269e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
	...

080026c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a2b      	ldr	r2, [pc, #172]	; (8002784 <TIM_Base_SetConfig+0xc0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d007      	beq.n	80026ec <TIM_Base_SetConfig+0x28>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e2:	d003      	beq.n	80026ec <TIM_Base_SetConfig+0x28>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a28      	ldr	r2, [pc, #160]	; (8002788 <TIM_Base_SetConfig+0xc4>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d108      	bne.n	80026fe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a20      	ldr	r2, [pc, #128]	; (8002784 <TIM_Base_SetConfig+0xc0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d007      	beq.n	8002716 <TIM_Base_SetConfig+0x52>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270c:	d003      	beq.n	8002716 <TIM_Base_SetConfig+0x52>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a1d      	ldr	r2, [pc, #116]	; (8002788 <TIM_Base_SetConfig+0xc4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d108      	bne.n	8002728 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800271c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	4313      	orrs	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	4313      	orrs	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a0d      	ldr	r2, [pc, #52]	; (8002784 <TIM_Base_SetConfig+0xc0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d103      	bne.n	800275c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f023 0201 	bic.w	r2, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	611a      	str	r2, [r3, #16]
  }
}
 800277a:	bf00      	nop
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr
 8002784:	40012c00 	.word	0x40012c00
 8002788:	40000400 	.word	0x40000400

0800278c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	f023 0201 	bic.w	r2, r3, #1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f023 030a 	bic.w	r3, r3, #10
 80027c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	621a      	str	r2, [r3, #32]
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	f023 0210 	bic.w	r2, r3, #16
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	031b      	lsls	r3, r3, #12
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	4313      	orrs	r3, r2
 800281c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002824:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	4313      	orrs	r3, r2
 800282e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	621a      	str	r2, [r3, #32]
}
 800283c:	bf00      	nop
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr

08002846 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800285c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	f043 0307 	orr.w	r3, r3, #7
 8002868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	609a      	str	r2, [r3, #8]
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr

0800287a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800287a:	b480      	push	{r7}
 800287c:	b087      	sub	sp, #28
 800287e:	af00      	add	r7, sp, #0
 8002880:	60f8      	str	r0, [r7, #12]
 8002882:	60b9      	str	r1, [r7, #8]
 8002884:	607a      	str	r2, [r7, #4]
 8002886:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002894:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	021a      	lsls	r2, r3, #8
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	431a      	orrs	r2, r3
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	609a      	str	r2, [r3, #8]
}
 80028ae:	bf00      	nop
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e041      	b.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	4313      	orrs	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a14      	ldr	r2, [pc, #80]	; (8002960 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d009      	beq.n	8002928 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800291c:	d004      	beq.n	8002928 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a10      	ldr	r2, [pc, #64]	; (8002964 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d10c      	bne.n	8002942 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800292e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	4313      	orrs	r3, r2
 8002938:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	40012c00 	.word	0x40012c00
 8002964:	40000400 	.word	0x40000400

08002968 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr

0800297a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr

0800298c <__libc_init_array>:
 800298c:	b570      	push	{r4, r5, r6, lr}
 800298e:	2600      	movs	r6, #0
 8002990:	4d0c      	ldr	r5, [pc, #48]	; (80029c4 <__libc_init_array+0x38>)
 8002992:	4c0d      	ldr	r4, [pc, #52]	; (80029c8 <__libc_init_array+0x3c>)
 8002994:	1b64      	subs	r4, r4, r5
 8002996:	10a4      	asrs	r4, r4, #2
 8002998:	42a6      	cmp	r6, r4
 800299a:	d109      	bne.n	80029b0 <__libc_init_array+0x24>
 800299c:	f000 f822 	bl	80029e4 <_init>
 80029a0:	2600      	movs	r6, #0
 80029a2:	4d0a      	ldr	r5, [pc, #40]	; (80029cc <__libc_init_array+0x40>)
 80029a4:	4c0a      	ldr	r4, [pc, #40]	; (80029d0 <__libc_init_array+0x44>)
 80029a6:	1b64      	subs	r4, r4, r5
 80029a8:	10a4      	asrs	r4, r4, #2
 80029aa:	42a6      	cmp	r6, r4
 80029ac:	d105      	bne.n	80029ba <__libc_init_array+0x2e>
 80029ae:	bd70      	pop	{r4, r5, r6, pc}
 80029b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b4:	4798      	blx	r3
 80029b6:	3601      	adds	r6, #1
 80029b8:	e7ee      	b.n	8002998 <__libc_init_array+0xc>
 80029ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80029be:	4798      	blx	r3
 80029c0:	3601      	adds	r6, #1
 80029c2:	e7f2      	b.n	80029aa <__libc_init_array+0x1e>
 80029c4:	08002a20 	.word	0x08002a20
 80029c8:	08002a20 	.word	0x08002a20
 80029cc:	08002a20 	.word	0x08002a20
 80029d0:	08002a24 	.word	0x08002a24

080029d4 <memset>:
 80029d4:	4603      	mov	r3, r0
 80029d6:	4402      	add	r2, r0
 80029d8:	4293      	cmp	r3, r2
 80029da:	d100      	bne.n	80029de <memset+0xa>
 80029dc:	4770      	bx	lr
 80029de:	f803 1b01 	strb.w	r1, [r3], #1
 80029e2:	e7f9      	b.n	80029d8 <memset+0x4>

080029e4 <_init>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	bf00      	nop
 80029e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ea:	bc08      	pop	{r3}
 80029ec:	469e      	mov	lr, r3
 80029ee:	4770      	bx	lr

080029f0 <_fini>:
 80029f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f2:	bf00      	nop
 80029f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f6:	bc08      	pop	{r3}
 80029f8:	469e      	mov	lr, r3
 80029fa:	4770      	bx	lr
