Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 23 09:41:25 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file qltest_top_timing_summary_routed.rpt -pb qltest_top_timing_summary_routed.pb -rpx qltest_top_timing_summary_routed.rpx -warn_on_violation
| Design       : qltest_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.771     -133.726                     72                  562        0.142        0.000                      0                  562       15.000        0.000                       0                   202  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK_I           {0.000 20.000}     40.000          25.000          
  clk48         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                            15.000        0.000                       0                     4  
  clk48              55.582        0.000                      0                  510        0.142        0.000                      0                  510       30.750        0.000                       0                   196  
  clk_feedback                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk48         CLK_I              -2.771     -126.270                     52                   52        0.841        0.000                      0                   52  
CLK_I         clk48              -1.083       -7.456                     20                   32        0.380        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y30     DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y30     DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk48
  To Clock:  clk48

Setup :            0  Failing Endpoints,  Worst Slack       55.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.582ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.246ns (19.186%)  route 5.248ns (80.814%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 70.844 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.475    14.372    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.154    14.526 r  QLINK1/U1/data32[7]_i_1/O
                         net (fo=4, routed)           0.768    15.294    QLINK1/U1_n_67
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496    70.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[4]/C
                         clock pessimism              0.479    71.323    
                         clock uncertainty           -0.038    71.285    
    SLICE_X58Y78         FDRE (Setup_fdre_C_CE)      -0.408    70.877    QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         70.877    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 55.582    

Slack (MET) :             55.582ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.246ns (19.186%)  route 5.248ns (80.814%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 70.844 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.475    14.372    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.154    14.526 r  QLINK1/U1/data32[7]_i_1/O
                         net (fo=4, routed)           0.768    15.294    QLINK1/U1_n_67
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496    70.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[5]/C
                         clock pessimism              0.479    71.323    
                         clock uncertainty           -0.038    71.285    
    SLICE_X58Y78         FDRE (Setup_fdre_C_CE)      -0.408    70.877    QLINK1/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         70.877    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 55.582    

Slack (MET) :             55.582ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.246ns (19.186%)  route 5.248ns (80.814%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 70.844 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.475    14.372    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.154    14.526 r  QLINK1/U1/data32[7]_i_1/O
                         net (fo=4, routed)           0.768    15.294    QLINK1/U1_n_67
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496    70.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[6]/C
                         clock pessimism              0.479    71.323    
                         clock uncertainty           -0.038    71.285    
    SLICE_X58Y78         FDRE (Setup_fdre_C_CE)      -0.408    70.877    QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         70.877    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 55.582    

Slack (MET) :             55.582ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.246ns (19.186%)  route 5.248ns (80.814%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 70.844 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.475    14.372    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.154    14.526 r  QLINK1/U1/data32[7]_i_1/O
                         net (fo=4, routed)           0.768    15.294    QLINK1/U1_n_67
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496    70.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[7]/C
                         clock pessimism              0.479    71.323    
                         clock uncertainty           -0.038    71.285    
    SLICE_X58Y78         FDRE (Setup_fdre_C_CE)      -0.408    70.877    QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         70.877    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 55.582    

Slack (MET) :             55.603ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.246ns (19.348%)  route 5.194ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 70.774 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.500    14.396    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.154    14.550 r  QLINK1/U1/data32[23]_i_1/O
                         net (fo=4, routed)           0.690    15.240    QLINK1/U1_n_63
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426    70.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[20]/C
                         clock pessimism              0.479    71.253    
                         clock uncertainty           -0.038    71.215    
    SLICE_X56Y75         FDRE (Setup_fdre_C_CE)      -0.372    70.843    QLINK1/data32_reg[20]
  -------------------------------------------------------------------
                         required time                         70.843    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                 55.603    

Slack (MET) :             55.603ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.246ns (19.348%)  route 5.194ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 70.774 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.500    14.396    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.154    14.550 r  QLINK1/U1/data32[23]_i_1/O
                         net (fo=4, routed)           0.690    15.240    QLINK1/U1_n_63
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426    70.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[21]/C
                         clock pessimism              0.479    71.253    
                         clock uncertainty           -0.038    71.215    
    SLICE_X56Y75         FDRE (Setup_fdre_C_CE)      -0.372    70.843    QLINK1/data32_reg[21]
  -------------------------------------------------------------------
                         required time                         70.843    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                 55.603    

Slack (MET) :             55.603ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.246ns (19.348%)  route 5.194ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 70.774 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.500    14.396    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.154    14.550 r  QLINK1/U1/data32[23]_i_1/O
                         net (fo=4, routed)           0.690    15.240    QLINK1/U1_n_63
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426    70.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[22]/C
                         clock pessimism              0.479    71.253    
                         clock uncertainty           -0.038    71.215    
    SLICE_X56Y75         FDRE (Setup_fdre_C_CE)      -0.372    70.843    QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                         70.843    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                 55.603    

Slack (MET) :             55.603ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.246ns (19.348%)  route 5.194ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 70.774 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.500    14.396    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.154    14.550 r  QLINK1/U1/data32[23]_i_1/O
                         net (fo=4, routed)           0.690    15.240    QLINK1/U1_n_63
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426    70.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[23]/C
                         clock pessimism              0.479    71.253    
                         clock uncertainty           -0.038    71.215    
    SLICE_X56Y75         FDRE (Setup_fdre_C_CE)      -0.372    70.843    QLINK1/data32_reg[23]
  -------------------------------------------------------------------
                         required time                         70.843    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                 55.603    

Slack (MET) :             55.634ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.242ns (19.300%)  route 5.193ns (80.700%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 70.841 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.250    14.147    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.150    14.297 r  QLINK1/U1/data32[31]_i_1/O
                         net (fo=4, routed)           0.938    15.235    QLINK1/U1_n_61
    SLICE_X59Y76         FDRE                                         r  QLINK1/data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.493    70.841    QLINK1/CLK
    SLICE_X59Y76         FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism              0.479    71.320    
                         clock uncertainty           -0.038    71.282    
    SLICE_X59Y76         FDRE (Setup_fdre_C_CE)      -0.413    70.869    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         70.869    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 55.634    

Slack (MET) :             55.634ns  (required time - arrival time)
  Source:                 QLINK1/U1/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk48 rise@62.500ns - clk48 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.242ns (19.300%)  route 5.193ns (80.700%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 70.841 - 62.500 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.551     8.800    QLINK1/U1/CLK
    SLICE_X55Y83         FDRE                                         r  QLINK1/U1/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  QLINK1/U1/nxt_data_reg[3]/Q
                         net (fo=21, routed)          1.582    10.838    QLINK1/U1/dec_data[3]
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.157    10.995 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_12/O
                         net (fo=5, routed)           0.818    11.813    QLINK1/U1/FSM_onehot_rx_state[17]_i_12_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.355    12.168 r  QLINK1/U1/FSM_onehot_rx_state[17]_i_7/O
                         net (fo=4, routed)           0.605    12.773    QLINK1/U1/FSM_onehot_rx_state[17]_i_7_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.897 f  QLINK1/U1/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.250    14.147    QLINK1/U1/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.150    14.297 r  QLINK1/U1/data32[31]_i_1/O
                         net (fo=4, routed)           0.938    15.235    QLINK1/U1_n_61
    SLICE_X59Y76         FDRE                                         r  QLINK1/data32_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)     62.500    62.500 r  
    A16                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387    63.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155    66.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460    67.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    67.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    69.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.493    70.841    QLINK1/CLK
    SLICE_X59Y76         FDRE                                         r  QLINK1/data32_reg[31]/C
                         clock pessimism              0.479    71.320    
                         clock uncertainty           -0.038    71.282    
    SLICE_X59Y76         FDRE (Setup_fdre_C_CE)      -0.413    70.869    QLINK1/data32_reg[31]
  -------------------------------------------------------------------
                         required time                         70.869    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 55.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 QLINK1/led_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/LED_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.554     2.719    QLINK1/CLK
    SLICE_X55Y72         FDRE                                         r  QLINK1/led_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     2.860 f  QLINK1/led_idx_reg[0]/Q
                         net (fo=7, routed)           0.089     2.949    QLINK1/led_idx_reg[0]
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.994 r  QLINK1/LED_O_i_1/O
                         net (fo=1, routed)           0.000     2.994    QLINK1/LED_O_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  QLINK1/LED_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.821     3.558    QLINK1/CLK
    SLICE_X54Y72         FDRE                                         r  QLINK1/LED_O_reg/C
                         clock pessimism             -0.826     2.732    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.120     2.852    QLINK1/LED_O_reg
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 QLINK1/nxt_enc_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/U2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.583     2.748    QLINK1/CLK
    SLICE_X61Y79         FDRE                                         r  QLINK1/nxt_enc_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  QLINK1/nxt_enc_data_reg[4]/Q
                         net (fo=1, routed)           0.119     3.008    QLINK1/U2/data_reg[6]_0[4]
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.852     3.589    QLINK1/U2/CLK
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[4]/C
                         clock pessimism             -0.805     2.784    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.075     2.859    QLINK1/U2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 QLINK1/buf_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/sys_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.583     2.748    QLINK1/CLK
    SLICE_X64Y71         FDRE                                         r  QLINK1/buf_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     2.912 r  QLINK1/buf_reset_reg/Q
                         net (fo=1, routed)           0.056     2.968    QLINK1/buf_reset
    SLICE_X64Y71         FDRE                                         r  QLINK1/sys_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.851     3.588    QLINK1/CLK
    SLICE_X64Y71         FDRE                                         r  QLINK1/sys_reset_reg/C
                         clock pessimism             -0.840     2.748    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.060     2.808    QLINK1/sys_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 QLINK1/nxt_enc_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/U2/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.194%)  route 0.114ns (44.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.583     2.748    QLINK1/CLK
    SLICE_X61Y79         FDRE                                         r  QLINK1/nxt_enc_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  QLINK1/nxt_enc_data_reg[1]/Q
                         net (fo=1, routed)           0.114     3.003    QLINK1/U2/data_reg[6]_0[1]
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.852     3.589    QLINK1/U2/CLK
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[1]/C
                         clock pessimism             -0.805     2.784    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.047     2.831    QLINK1/U2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 QLINK1/nxt_enc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/U2/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.199%)  route 0.119ns (45.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.583     2.748    QLINK1/CLK
    SLICE_X61Y79         FDRE                                         r  QLINK1/nxt_enc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  QLINK1/nxt_enc_data_reg[2]/Q
                         net (fo=1, routed)           0.119     3.008    QLINK1/U2/data_reg[6]_0[2]
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.852     3.589    QLINK1/U2/CLK
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[2]/C
                         clock pessimism             -0.805     2.784    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.047     2.831    QLINK1/U2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.587     2.752    QLINK1/CLK
    SLICE_X64Y82         FDRE                                         r  QLINK1/clk_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     2.916 r  QLINK1/clk_cnt_reg[30]/Q
                         net (fo=2, routed)           0.110     3.026    QLINK1/clk_cnt_reg[30]
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.854     3.591    QLINK1/CLK
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[30]/C
                         clock pessimism             -0.826     2.765    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.070     2.835    QLINK1/timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.253%)  route 0.113ns (40.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.587     2.752    QLINK1/CLK
    SLICE_X64Y82         FDRE                                         r  QLINK1/clk_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     2.916 r  QLINK1/clk_cnt_reg[31]/Q
                         net (fo=2, routed)           0.113     3.029    QLINK1/clk_cnt_reg[31]
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.854     3.591    QLINK1/CLK
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[31]/C
                         clock pessimism             -0.826     2.765    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.072     2.837    QLINK1/timestamp_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.587     2.752    QLINK1/CLK
    SLICE_X64Y82         FDRE                                         r  QLINK1/clk_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     2.916 r  QLINK1/clk_cnt_reg[28]/Q
                         net (fo=2, routed)           0.111     3.027    QLINK1/clk_cnt_reg[28]
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.854     3.591    QLINK1/CLK
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[28]/C
                         clock pessimism             -0.826     2.765    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.070     2.835    QLINK1/timestamp_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.253%)  route 0.113ns (40.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.587     2.752    QLINK1/CLK
    SLICE_X64Y82         FDRE                                         r  QLINK1/clk_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     2.916 r  QLINK1/clk_cnt_reg[29]/Q
                         net (fo=2, routed)           0.113     3.029    QLINK1/clk_cnt_reg[29]
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.854     3.591    QLINK1/CLK
    SLICE_X63Y81         FDRE                                         r  QLINK1/timestamp_reg[29]/C
                         clock pessimism             -0.826     2.765    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.066     2.831    QLINK1/timestamp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 QLINK1/nxt_enc_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/U2/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.378%)  route 0.170ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.583     2.748    QLINK1/CLK
    SLICE_X61Y79         FDRE                                         r  QLINK1/nxt_enc_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  QLINK1/nxt_enc_data_reg[3]/Q
                         net (fo=1, routed)           0.170     3.059    QLINK1/U2/data_reg[6]_0[3]
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     2.125    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.852     3.589    QLINK1/U2/CLK
    SLICE_X62Y79         FDRE                                         r  QLINK1/U2/data_reg[3]/C
                         clock pessimism             -0.805     2.784    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.072     2.856    QLINK1/U2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk48
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clk48_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         62.500      61.500     SLICE_X55Y79     QLINK1/FSM_onehot_rx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X55Y76     QLINK1/FSM_onehot_rx_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X55Y76     QLINK1/FSM_onehot_rx_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X55Y77     QLINK1/FSM_onehot_rx_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X55Y77     QLINK1/FSM_onehot_rx_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X56Y81     QLINK1/FSM_onehot_rx_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X56Y79     QLINK1/FSM_onehot_rx_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X56Y77     QLINK1/FSM_onehot_rx_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y78     QLINK1/clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y78     QLINK1/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y78     QLINK1/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y78     QLINK1/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X58Y78     QLINK1/data32_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X58Y78     QLINK1/data32_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X58Y78     QLINK1/data32_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X60Y79     QLINK1/nxt_enc_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X61Y79     QLINK1/nxt_enc_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X61Y79     QLINK1/nxt_enc_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X54Y86     QLINK1/U1/nxt_bitcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X54Y85     QLINK1/U1/nxt_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X56Y85     QLINK1/U1/nxt_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y77     QLINK1/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y77     QLINK1/clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y79     QLINK1/clk_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y79     QLINK1/clk_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y79     QLINK1/clk_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y79     QLINK1/clk_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X64Y81     QLINK1/clk_cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk48
  To Clock:  CLK_I

Setup :           52  Failing Endpoints,  Worst Slack       -2.771ns,  Total Violation     -126.270ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        1.115ns  (logic 0.518ns (46.477%)  route 0.597ns (53.523%))
  Logic Levels:           0  
  Clock Path Skew:        -3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.794ns = ( 446.294 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.545   446.294    QLINK1/CLK
    SLICE_X54Y78         FDRE                                         r  QLINK1/adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518   446.812 r  QLINK1/adr_reg[7]/Q
                         net (fo=8, routed)           0.597   447.409    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[7]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.409    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.412%)  route 0.598ns (53.588%))
  Logic Levels:           0  
  Clock Path Skew:        -3.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 445.098 - 440.000 ) 
    Source Clock Delay      (SCD):    8.794ns = ( 446.294 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.545   446.294    QLINK1/CLK
    SLICE_X54Y78         FDRE                                         r  QLINK1/adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518   446.812 r  QLINK1/adr_reg[7]/Q
                         net (fo=8, routed)           0.598   447.410    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[7]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465   445.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.194   445.291    
                         clock uncertainty           -0.081   445.210    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   444.644    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.644    
                         arrival time                        -447.410    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.470%)  route 0.593ns (56.530%))
  Logic Levels:           0  
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.790ns = ( 446.290 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.541   446.290    QLINK1/CLK
    SLICE_X57Y76         FDRE                                         r  QLINK1/adr_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456   446.746 r  QLINK1/adr_reg[1]_replica/Q
                         net (fo=2, routed)           0.593   447.339    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/adr_reg[7]_0[1]_repN_alias
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.339    
  -------------------------------------------------------------------
                         slack                                 -2.701    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.406%)  route 0.595ns (56.595%))
  Logic Levels:           0  
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 445.098 - 440.000 ) 
    Source Clock Delay      (SCD):    8.790ns = ( 446.290 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.541   446.290    QLINK1/CLK
    SLICE_X57Y76         FDRE                                         r  QLINK1/adr_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456   446.746 r  QLINK1/adr_reg[1]_replica/Q
                         net (fo=2, routed)           0.595   447.341    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/adr_reg[7]_0[1]_repN_alias
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465   445.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.194   445.291    
                         clock uncertainty           -0.081   445.210    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   444.644    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.644    
                         arrival time                        -447.341    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 QLINK1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.617%)  route 0.566ns (55.383%))
  Logic Levels:           0  
  Clock Path Skew:        -3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 445.098 - 440.000 ) 
    Source Clock Delay      (SCD):    8.791ns = ( 446.291 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.542   446.291    QLINK1/CLK
    SLICE_X57Y77         FDRE                                         r  QLINK1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456   446.747 r  QLINK1/wr_reg/Q
                         net (fo=13, routed)          0.566   447.313    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/wea[0]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465   445.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.194   445.291    
                         clock uncertainty           -0.081   445.210    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532   444.678    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.678    
                         arrival time                        -447.313    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.633ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        0.981ns  (logic 0.518ns (52.789%)  route 0.463ns (47.211%))
  Logic Levels:           0  
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.790ns = ( 446.290 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.541   446.290    QLINK1/CLK
    SLICE_X54Y76         FDRE                                         r  QLINK1/adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518   446.808 r  QLINK1/adr_reg[3]/Q
                         net (fo=9, routed)           0.463   447.271    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.271    
  -------------------------------------------------------------------
                         slack                                 -2.633    

Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.706%)  route 0.465ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 445.098 - 440.000 ) 
    Source Clock Delay      (SCD):    8.790ns = ( 446.290 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.541   446.290    QLINK1/CLK
    SLICE_X54Y76         FDRE                                         r  QLINK1/adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518   446.808 r  QLINK1/adr_reg[3]/Q
                         net (fo=9, routed)           0.465   447.273    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465   445.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.194   445.291    
                         clock uncertainty           -0.081   445.210    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   444.644    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.644    
                         arrival time                        -447.273    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        0.924ns  (logic 0.456ns (49.337%)  route 0.468ns (50.663%))
  Logic Levels:           0  
  Clock Path Skew:        -3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.794ns = ( 446.294 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.545   446.294    QLINK1/CLK
    SLICE_X55Y78         FDRE                                         r  QLINK1/adr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456   446.750 r  QLINK1/adr_reg[2]/Q
                         net (fo=9, routed)           0.468   447.218    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[2]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.218    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.390%)  route 0.467ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        -3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.794ns = ( 446.294 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.545   446.294    QLINK1/CLK
    SLICE_X57Y78         FDRE                                         r  QLINK1/adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456   446.750 r  QLINK1/adr_reg[5]/Q
                         net (fo=8, routed)           0.467   447.217    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.217    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 QLINK1/adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK_I rise@440.000ns - clk48 rise@437.500ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.605%)  route 0.463ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        -3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 445.092 - 440.000 ) 
    Source Clock Delay      (SCD):    8.794ns = ( 446.294 - 437.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)    437.500   437.500 r  
    A16                                               0.000   437.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   437.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   438.957 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   441.230    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   441.326 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577   442.904    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   442.992 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661   444.653    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   444.749 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.545   446.294    QLINK1/CLK
    SLICE_X55Y78         FDRE                                         r  QLINK1/adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456   446.750 r  QLINK1/adr_reg[0]/Q
                         net (fo=6, routed)           0.463   447.213    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[0]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)    440.000   440.000 r  
    A16                                               0.000   440.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   440.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   441.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   443.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   443.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459   445.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.194   445.285    
                         clock uncertainty           -0.081   445.204    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   444.638    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        444.638    
                         arrival time                        -447.213    
  -------------------------------------------------------------------
                         slack                                 -2.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.426%)  route 0.133ns (48.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.551     2.716    QLINK1/CLK
    SLICE_X55Y75         FDRE                                         r  QLINK1/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     2.857 r  QLINK1/data32_reg[26]/Q
                         net (fo=7, routed)           0.133     2.990    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/dina[26]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     2.149    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.426%)  route 0.133ns (48.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.551     2.716    QLINK1/CLK
    SLICE_X55Y75         FDRE                                         r  QLINK1/data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     2.857 r  QLINK1/data32_reg[27]/Q
                         net (fo=7, routed)           0.133     2.990    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/dina[27]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     2.149    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.741%)  route 0.167ns (54.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.553     2.718    QLINK1/CLK
    SLICE_X57Y75         FDRE                                         r  QLINK1/adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     2.859 r  QLINK1/adr_reg[6]/Q
                         net (fo=8, routed)           0.167     3.026    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[6]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     2.169    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.254     1.916    
                         clock uncertainty            0.081     1.997    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.180    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.741%)  route 0.167ns (54.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.553     2.718    QLINK1/CLK
    SLICE_X57Y75         FDRE                                         r  QLINK1/adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     2.859 r  QLINK1/adr_reg[6]/Q
                         net (fo=8, routed)           0.167     3.026    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[6]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.177    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.220%)  route 0.118ns (41.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.553     2.718    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     2.882 r  QLINK1/data32_reg[20]/Q
                         net (fo=4, routed)           0.118     3.000    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/dina[20]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     2.149    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.511%)  route 0.169ns (54.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.556     2.721    QLINK1/CLK
    SLICE_X57Y78         FDRE                                         r  QLINK1/adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  QLINK1/adr_reg[5]/Q
                         net (fo=8, routed)           0.169     3.031    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     2.169    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.254     1.916    
                         clock uncertainty            0.081     1.997    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.180    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.741%)  route 0.167ns (54.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.556     2.721    QLINK1/CLK
    SLICE_X57Y78         FDRE                                         r  QLINK1/adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  QLINK1/adr_reg[5]/Q
                         net (fo=8, routed)           0.167     3.029    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.177    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.556     2.721    QLINK1/CLK
    SLICE_X57Y78         FDRE                                         r  QLINK1/adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  QLINK1/adr_reg[4]/Q
                         net (fo=6, routed)           0.172     3.034    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[4]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     2.169    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.254     1.916    
                         clock uncertainty            0.081     1.997    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.180    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 QLINK1/adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.205%)  route 0.171ns (54.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.556     2.721    QLINK1/CLK
    SLICE_X57Y78         FDRE                                         r  QLINK1/adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     2.862 r  QLINK1/adr_reg[4]/Q
                         net (fo=6, routed)           0.171     3.033    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/addra[4]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.177    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.313%)  route 0.127ns (43.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.551     1.603    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         0.553     2.718    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     2.882 r  QLINK1/data32_reg[22]/Q
                         net (fo=6, routed)           0.127     3.009    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/dina[22]
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.860     2.166    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     1.913    
                         clock uncertainty            0.081     1.994    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     2.149    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  clk48

Setup :           20  Failing Endpoints,  Worst Slack       -1.083ns,  Total Violation       -7.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.658ns  (logic 1.006ns (15.109%)  route 5.652ns (84.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 570.844 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[6]
                         net (fo=1, routed)           5.652   571.946    QLINK1/U1/douta[6]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124   572.070 r  QLINK1/U1/data32[6]_i_1/O
                         net (fo=1, routed)           0.000   572.070    QLINK1/U1_n_54
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496   570.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[6]/C
                         clock pessimism              0.194   571.037    
                         clock uncertainty           -0.081   570.956    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)        0.031   570.987    QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                        570.987    
                         arrival time                        -572.070    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.610ns  (logic 1.006ns (15.220%)  route 5.604ns (84.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 570.841 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[14]
                         net (fo=1, routed)           5.604   571.897    QLINK1/U1/douta[14]
    SLICE_X58Y76         LUT5 (Prop_lut5_I3_O)        0.124   572.021 r  QLINK1/U1/data32[14]_i_1/O
                         net (fo=1, routed)           0.000   572.021    QLINK1/U1_n_46
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.493   570.841    QLINK1/CLK
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[14]/C
                         clock pessimism              0.194   571.034    
                         clock uncertainty           -0.081   570.953    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.031   570.984    QLINK1/data32_reg[14]
  -------------------------------------------------------------------
                         required time                        570.984    
                         arrival time                        -572.021    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.406ns  (logic 1.006ns (15.705%)  route 5.400ns (84.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 570.839 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[2]
                         net (fo=1, routed)           5.400   571.693    QLINK1/U1/douta[2]
    SLICE_X59Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.818 r  QLINK1/U1/data32[2]_i_1/O
                         net (fo=1, routed)           0.000   571.818    QLINK1/U1_n_58
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.491   570.839    QLINK1/CLK
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[2]/C
                         clock pessimism              0.194   571.032    
                         clock uncertainty           -0.081   570.951    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)        0.031   570.982    QLINK1/data32_reg[2]
  -------------------------------------------------------------------
                         required time                        570.982    
                         arrival time                        -571.817    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.280ns  (logic 1.006ns (16.020%)  route 5.274ns (83.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 570.839 - 562.500 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 565.408 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.581   565.408    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882   566.290 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           5.274   571.563    QLINK1/U1/douta[18]
    SLICE_X58Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.688 r  QLINK1/U1/data32[18]_i_1/O
                         net (fo=1, routed)           0.000   571.688    QLINK1/U1_n_42
    SLICE_X58Y75         FDRE                                         r  QLINK1/data32_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.491   570.839    QLINK1/CLK
    SLICE_X58Y75         FDRE                                         r  QLINK1/data32_reg[18]/C
                         clock pessimism              0.194   571.032    
                         clock uncertainty           -0.081   570.951    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.031   570.982    QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                        570.982    
                         arrival time                        -571.687    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.123ns  (logic 1.006ns (16.430%)  route 5.117ns (83.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 570.774 - 562.500 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 565.408 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.581   565.408    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.882   566.290 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[4]
                         net (fo=1, routed)           5.117   571.407    QLINK1/U1/douta[22]
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.531 r  QLINK1/U1/data32[22]_i_1/O
                         net (fo=1, routed)           0.000   571.531    QLINK1/U1_n_38
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426   570.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[22]/C
                         clock pessimism              0.194   570.967    
                         clock uncertainty           -0.081   570.886    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.081   570.967    QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                        570.967    
                         arrival time                        -571.531    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.100ns  (logic 1.006ns (16.493%)  route 5.094ns (83.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 570.844 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[7]
                         net (fo=1, routed)           5.094   571.387    QLINK1/U1/douta[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.124   571.511 r  QLINK1/U1/data32[7]_i_2/O
                         net (fo=1, routed)           0.000   571.511    QLINK1/U1_n_53
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.496   570.844    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[7]/C
                         clock pessimism              0.194   571.037    
                         clock uncertainty           -0.081   570.956    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)        0.031   570.987    QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                        570.987    
                         arrival time                        -571.511    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.043ns  (logic 1.006ns (16.648%)  route 5.037ns (83.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 570.839 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[10]
                         net (fo=1, routed)           5.037   571.331    QLINK1/U1/douta[10]
    SLICE_X58Y74         LUT5 (Prop_lut5_I3_O)        0.124   571.455 r  QLINK1/U1/data32[10]_i_1/O
                         net (fo=1, routed)           0.000   571.455    QLINK1/U1_n_50
    SLICE_X58Y74         FDRE                                         r  QLINK1/data32_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.491   570.839    QLINK1/CLK
    SLICE_X58Y74         FDRE                                         r  QLINK1/data32_reg[10]/C
                         clock pessimism              0.194   571.032    
                         clock uncertainty           -0.081   570.951    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.032   570.983    QLINK1/data32_reg[10]
  -------------------------------------------------------------------
                         required time                        570.983    
                         arrival time                        -571.454    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        6.029ns  (logic 1.006ns (16.687%)  route 5.023ns (83.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 570.839 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[1]
                         net (fo=1, routed)           5.023   571.316    QLINK1/U1/douta[1]
    SLICE_X59Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.440 r  QLINK1/U1/data32[1]_i_1/O
                         net (fo=1, routed)           0.000   571.440    QLINK1/U1_n_59
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.491   570.839    QLINK1/CLK
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[1]/C
                         clock pessimism              0.194   571.032    
                         clock uncertainty           -0.081   570.951    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)        0.029   570.980    QLINK1/data32_reg[1]
  -------------------------------------------------------------------
                         required time                        570.980    
                         arrival time                        -571.440    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        5.904ns  (logic 1.006ns (17.040%)  route 4.898ns (82.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.274ns = ( 570.774 - 562.500 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 565.408 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.581   565.408    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882   566.290 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[5]
                         net (fo=1, routed)           4.898   571.187    QLINK1/U1/douta[23]
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.311 r  QLINK1/U1/data32[23]_i_2/O
                         net (fo=1, routed)           0.000   571.311    QLINK1/U1_n_37
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.426   570.774    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[23]/C
                         clock pessimism              0.194   570.967    
                         clock uncertainty           -0.081   570.886    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.079   570.965    QLINK1/data32_reg[23]
  -------------------------------------------------------------------
                         required time                        570.965    
                         arrival time                        -571.311    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk48 rise@562.500ns - CLK_I rise@560.000ns)
  Data Path Delay:        5.900ns  (logic 1.006ns (17.050%)  route 4.894ns (82.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 570.839 - 562.500 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 565.412 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)    560.000   560.000 r  
    A16                                               0.000   560.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   560.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457   561.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273   563.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   563.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.585   565.412    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882   566.294 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[0]
                         net (fo=1, routed)           4.894   571.188    QLINK1/U1/douta[0]
    SLICE_X59Y75         LUT5 (Prop_lut5_I3_O)        0.124   571.312 r  QLINK1/U1/data32[0]_i_1/O
                         net (fo=1, routed)           0.000   571.312    QLINK1/U1_n_60
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)    562.500   562.500 r  
    A16                                               0.000   562.500 r  CLK_I (IN)
                         net (fo=0)                   0.000   562.500    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387   563.887 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155   566.042    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   566.133 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.460   567.593    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   567.676 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   569.257    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   569.348 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.491   570.839    QLINK1/CLK
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[0]/C
                         clock pessimism              0.194   571.032    
                         clock uncertainty           -0.081   570.951    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)        0.032   570.983    QLINK1/data32_reg[0]
  -------------------------------------------------------------------
                         required time                        570.983    
                         arrival time                        -571.312    
  -------------------------------------------------------------------
                         slack                                 -0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.568ns (13.229%)  route 3.726ns (86.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.854ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[3]
                         net (fo=1, routed)           3.726     9.291    QLINK1/U1/douta[3]
    SLICE_X59Y75         LUT5 (Prop_lut5_I3_O)        0.100     9.391 r  QLINK1/U1/data32[3]_i_2/O
                         net (fo=1, routed)           0.000     9.391    QLINK1/U1_n_57
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.605     8.854    QLINK1/CLK
    SLICE_X59Y75         FDRE                                         r  QLINK1/data32_reg[3]/C
                         clock pessimism             -0.194     8.660    
                         clock uncertainty            0.081     8.742    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.270     9.012    QLINK1/data32_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.012    
                         arrival time                           9.391    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.568ns (12.907%)  route 3.833ns (87.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.856ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[12]
                         net (fo=1, routed)           3.833     9.398    QLINK1/U1/douta[12]
    SLICE_X58Y76         LUT5 (Prop_lut5_I3_O)        0.100     9.498 r  QLINK1/U1/data32[12]_i_1/O
                         net (fo=1, routed)           0.000     9.498    QLINK1/U1_n_48
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.607     8.856    QLINK1/CLK
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[12]/C
                         clock pessimism             -0.194     8.662    
                         clock uncertainty            0.081     8.744    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.271     9.015    QLINK1/data32_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.015    
                         arrival time                           9.498    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.568ns (12.886%)  route 3.840ns (87.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.856ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[13]
                         net (fo=1, routed)           3.840     9.406    QLINK1/U1/douta[13]
    SLICE_X58Y76         LUT5 (Prop_lut5_I3_O)        0.100     9.506 r  QLINK1/U1/data32[13]_i_1/O
                         net (fo=1, routed)           0.000     9.506    QLINK1/U1_n_47
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.607     8.856    QLINK1/CLK
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[13]/C
                         clock pessimism             -0.194     8.662    
                         clock uncertainty            0.081     8.744    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.269     9.013    QLINK1/data32_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.013    
                         arrival time                           9.506    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.568ns (12.835%)  route 3.857ns (87.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.854ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOPADOP[1]
                         net (fo=1, routed)           3.857     9.423    QLINK1/U1/douta[17]
    SLICE_X58Y75         LUT5 (Prop_lut5_I3_O)        0.100     9.523 r  QLINK1/U1/data32[17]_i_1/O
                         net (fo=1, routed)           0.000     9.523    QLINK1/U1_n_43
    SLICE_X58Y75         FDRE                                         r  QLINK1/data32_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.605     8.854    QLINK1/CLK
    SLICE_X58Y75         FDRE                                         r  QLINK1/data32_reg[17]/C
                         clock pessimism             -0.194     8.660    
                         clock uncertainty            0.081     8.742    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.269     9.011    QLINK1/data32_reg[17]
  -------------------------------------------------------------------
                         required time                         -9.011    
                         arrival time                           9.523    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.568ns (12.795%)  route 3.871ns (87.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.857ns
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459     5.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.468     5.560 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[7]
                         net (fo=1, routed)           3.871     9.431    QLINK1/U1/douta[25]
    SLICE_X59Y77         LUT5 (Prop_lut5_I3_O)        0.100     9.531 r  QLINK1/U1/data32[25]_i_1/O
                         net (fo=1, routed)           0.000     9.531    QLINK1/U1_n_35
    SLICE_X59Y77         FDRE                                         r  QLINK1/data32_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.608     8.857    QLINK1/CLK
    SLICE_X59Y77         FDRE                                         r  QLINK1/data32_reg[25]/C
                         clock pessimism             -0.194     8.663    
                         clock uncertainty            0.081     8.745    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.270     9.015    QLINK1/data32_reg[25]
  -------------------------------------------------------------------
                         required time                         -9.015    
                         arrival time                           9.531    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.568ns (12.983%)  route 3.807ns (87.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.788ns
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459     5.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.468     5.560 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[11]
                         net (fo=1, routed)           3.807     9.367    QLINK1/U1/douta[29]
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.100     9.467 r  QLINK1/U1/data32[29]_i_1/O
                         net (fo=1, routed)           0.000     9.467    QLINK1/U1_n_31
    SLICE_X57Y74         FDRE                                         r  QLINK1/data32_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.539     8.788    QLINK1/CLK
    SLICE_X57Y74         FDRE                                         r  QLINK1/data32_reg[29]/C
                         clock pessimism             -0.194     8.594    
                         clock uncertainty            0.081     8.676    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.270     8.946    QLINK1/data32_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.946    
                         arrival time                           9.467    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.568ns (12.975%)  route 3.809ns (87.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.788ns
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459     5.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.468     5.560 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[10]
                         net (fo=1, routed)           3.809     9.369    QLINK1/U1/douta[28]
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.100     9.469 r  QLINK1/U1/data32[28]_i_1/O
                         net (fo=1, routed)           0.000     9.469    QLINK1/U1_n_32
    SLICE_X57Y74         FDRE                                         r  QLINK1/data32_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.539     8.788    QLINK1/CLK
    SLICE_X57Y74         FDRE                                         r  QLINK1/data32_reg[28]/C
                         clock pessimism             -0.194     8.594    
                         clock uncertainty            0.081     8.676    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.270     8.946    QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         -8.946    
                         arrival time                           9.469    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.568ns (12.780%)  route 3.876ns (87.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.860ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[5]
                         net (fo=1, routed)           3.876     9.442    QLINK1/U1/douta[5]
    SLICE_X58Y78         LUT5 (Prop_lut5_I3_O)        0.100     9.542 r  QLINK1/U1/data32[5]_i_1/O
                         net (fo=1, routed)           0.000     9.542    QLINK1/U1_n_55
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.611     8.860    QLINK1/CLK
    SLICE_X58Y78         FDRE                                         r  QLINK1/data32_reg[5]/C
                         clock pessimism             -0.194     8.666    
                         clock uncertainty            0.081     8.748    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.269     9.017    QLINK1/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.017    
                         arrival time                           9.542    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.568ns (12.765%)  route 3.882ns (87.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.788ns
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.459     5.092    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.468     5.560 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[3]
                         net (fo=1, routed)           3.882     9.441    QLINK1/U1/douta[21]
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.100     9.541 r  QLINK1/U1/data32[21]_i_1/O
                         net (fo=1, routed)           0.000     9.541    QLINK1/U1_n_39
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.539     8.788    QLINK1/CLK
    SLICE_X56Y75         FDRE                                         r  QLINK1/data32_reg[21]/C
                         clock pessimism             -0.194     8.594    
                         clock uncertainty            0.081     8.676    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.330     9.006    QLINK1/data32_reg[21]
  -------------------------------------------------------------------
                         required time                         -9.006    
                         arrival time                           9.541    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_I  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            QLINK1/data32_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.568ns (12.728%)  route 3.894ns (87.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.856ns
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.465     5.098    DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y30         RAMB18E1                                     r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.468     5.566 r  DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[15]
                         net (fo=1, routed)           3.894     9.460    QLINK1/U1/douta[15]
    SLICE_X58Y76         LUT5 (Prop_lut5_I3_O)        0.100     9.560 r  QLINK1/U1/data32[15]_i_2/O
                         net (fo=1, routed)           0.000     9.560    QLINK1/U1_n_45
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.577     5.404    QLINK1/MMCM48_INST/clka
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  clk48_BUFG_inst/O
                         net (fo=194, routed)         1.607     8.856    QLINK1/CLK
    SLICE_X58Y76         FDRE                                         r  QLINK1/data32_reg[15]/C
                         clock pessimism             -0.194     8.662    
                         clock uncertainty            0.081     8.744    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.270     9.014    QLINK1/data32_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.014    
                         arrival time                           9.560    
  -------------------------------------------------------------------
                         slack                                  0.546    





