$date
	Thu Dec 21 19:52:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module InstMem_tb $end
$var wire 32 ! inst [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clock $end
$scope module uut $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clock $end
$var reg 32 % inst [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 &
bx %
b0 $
0#
b0 "
bx !
$end
#10000
b1000100001100000100000 !
b1000100001100000100000 %
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
#110000
1#
#120000
0#
b100 "
b100 $
#130000
b10101100000000010000000000000000 !
b10101100000000010000000000000000 %
1#
#140000
0#
b1000 "
b1000 $
#150000
b10001100001001000000000000000000 !
b10001100001001000000000000000000 %
1#
#160000
0#
b1100 "
b1100 $
#170000
b10000001000010000000000000001 !
b10000001000010000000000000001 %
1#
#180000
0#
