{"vcs1":{"timestamp_begin":1709184509.016445391, "rt":1.15, "ut":0.31, "st":0.20}}
{"vcselab":{"timestamp_begin":1709184510.241903130, "rt":0.73, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1709184511.042092112, "rt":0.29, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709184508.482485966}
{"VCS_COMP_START_TIME": 1709184508.482485966}
{"VCS_COMP_END_TIME": 1709184513.041960835}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330172}}
{"stitch_vcselab": {"peak_mem": 231548}}
