INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA PROTOTYPING/tutorial/tutorial.sim/sim_1/synth/func/counter_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA PROTOTYPING/tutorial/tutorial.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_tb
