#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f0fe627fd80 .scope module, "axioma_cpu_v4_tb" "axioma_cpu_v4_tb" 2 3;
 .timescale -9 -12;
L_0x78b08a46b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64cfb40_0 .net/2u *"_ivl_0", 0 0, L_0x78b08a46b018;  1 drivers
o0x78b08a4c3e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64cfc40_0 name=_ivl_2
L_0x78b08a46b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64cfd20_0 .net/2u *"_ivl_6", 0 0, L_0x78b08a46b060;  1 drivers
o0x78b08a4c3eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64cfe10_0 name=_ivl_8
v0x5f0fe64cfef0_0 .var "adc_channels", 7 0;
v0x5f0fe64d0000_0 .var "aref_voltage", 0 0;
v0x5f0fe64d00f0_0 .var "avcc_voltage", 0 0;
v0x5f0fe64d01e0_0 .var "bootloader_enable", 0 0;
v0x5f0fe64d0280_0 .var "clk_32khz", 0 0;
v0x5f0fe64d0320_0 .var "clk_ext", 0 0;
v0x5f0fe64d0410_0 .var "clock_prescaler", 3 0;
v0x5f0fe64d0520_0 .var "clock_select", 3 0;
v0x5f0fe64d0630_0 .net "cpu_halted", 0 0, L_0x5f0fe64e7930;  1 drivers
v0x5f0fe64d0720_0 .var/i "cycle_count", 31 0;
v0x5f0fe64d0800_0 .net "debug_adc_state", 7 0, L_0x5f0fe64f77d0;  1 drivers
v0x5f0fe64d0910_0 .net "debug_i2c_state", 7 0, L_0x5f0fe64f6840;  1 drivers
v0x5f0fe64d0a20_0 .net "debug_instruction", 15 0, L_0x5f0fe64e7b90;  1 drivers
v0x5f0fe64d0c40_0 .net "debug_interrupt_active", 0 0, L_0x5f0fe64e7da0;  1 drivers
v0x5f0fe64d0d30_0 .net "debug_pc", 15 0, L_0x5f0fe64e7b20;  1 drivers
v0x5f0fe64d0e40_0 .net "debug_spi_state", 7 0, L_0x5f0fe64f5450;  1 drivers
v0x5f0fe64d0f50_0 .net "debug_sreg", 7 0, L_0x5f0fe64e7cf0;  1 drivers
v0x5f0fe64d1060_0 .net "debug_stack_pointer", 15 0, L_0x5f0fe64e7c30;  1 drivers
v0x5f0fe64d1170_0 .net "debug_timer1_counter", 15 0, L_0x5f0fe64f41b0;  1 drivers
v0x5f0fe64d1280_0 .var "icp1_pin", 0 0;
v0x5f0fe64d1370_0 .var "int0_pin", 0 0;
v0x5f0fe64d1410_0 .var "int1_pin", 0 0;
v0x5f0fe64d14b0_0 .net "mcusr_reg", 7 0, L_0x5f0fe648ba40;  1 drivers
v0x5f0fe64d15c0_0 .net "oc0a_pin", 0 0, L_0x5f0fe64f1fb0;  1 drivers
v0x5f0fe64d16b0_0 .net "oc0b_pin", 0 0, L_0x5f0fe64f2240;  1 drivers
v0x5f0fe64d17a0_0 .net "oc1a_pin", 0 0, L_0x5f0fe64f34b0;  1 drivers
v0x5f0fe64d1890_0 .net "oc1b_pin", 0 0, L_0x5f0fe64f3bb0;  1 drivers
L_0x78b08a46c338 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64d1980_0 .net "portb_ddr", 7 0, L_0x78b08a46c338;  1 drivers
L_0x78b08a46c2f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64d1a90_0 .net "portb_out", 7 0, L_0x78b08a46c2f0;  1 drivers
v0x5f0fe64d1ba0_0 .var "portb_pin", 7 0;
v0x5f0fe64d1c60_0 .net "portc_ddr", 6 0, L_0x5f0fe64edfa0;  1 drivers
v0x5f0fe64d1d70_0 .net "portc_out", 6 0, L_0x5f0fe64ede20;  1 drivers
v0x5f0fe64d1e80_0 .var "portc_pin", 6 0;
L_0x78b08a46c458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64d1f90_0 .net "portd_ddr", 7 0, L_0x78b08a46c458;  1 drivers
L_0x78b08a46c410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64d20a0_0 .net "portd_out", 7 0, L_0x78b08a46c410;  1 drivers
v0x5f0fe64d21b0_0 .var "portd_pin", 7 0;
v0x5f0fe64d2270_0 .var "power_on_reset_n", 0 0;
v0x5f0fe64d2360_0 .var "reset_ext_n", 0 0;
RS_0x78b08a4bedb8 .resolv tri, L_0x5f0fe64d3030, L_0x5f0fe64f6550;
v0x5f0fe64d2450_0 .net8 "scl", 0 0, RS_0x78b08a4bedb8;  2 drivers
v0x5f0fe64d2540_0 .var "scl_drive", 0 0;
RS_0x78b08a4bef08 .resolv tri, L_0x5f0fe64d2f40, L_0x5f0fe64f6200;
v0x5f0fe64d2600_0 .net8 "sda", 0 0, RS_0x78b08a4bef08;  2 drivers
v0x5f0fe64d26f0_0 .var "sda_drive", 0 0;
v0x5f0fe64d27b0_0 .var "spi_miso", 0 0;
L_0x78b08a46c4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x78b08a4bc658 .resolv tri, L_0x78b08a46c4e8, L_0x5f0fe64f4da0;
v0x5f0fe64d2850_0 .net8 "spi_mosi", 0 0, RS_0x78b08a4bc658;  2 drivers
L_0x78b08a46c530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x78b08a4bc688 .resolv tri, L_0x78b08a46c530, L_0x5f0fe64f4fa0;
v0x5f0fe64d28f0_0 .net8 "spi_sck", 0 0, RS_0x78b08a4bc688;  2 drivers
L_0x78b08a46c578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x78b08a4bc6b8 .resolv tri, L_0x78b08a46c578, L_0x5f0fe64f51a0;
v0x5f0fe64d2990_0 .net8 "spi_ss", 0 0, RS_0x78b08a4bc6b8;  2 drivers
v0x5f0fe64d2a30_0 .net "status_reg", 7 0, L_0x5f0fe64e7ab0;  1 drivers
v0x5f0fe64d2b40_0 .net "system_clock_ready", 0 0, L_0x5f0fe64d36b0;  1 drivers
v0x5f0fe64d2c30_0 .var/i "test_phase", 31 0;
v0x5f0fe64d2d10_0 .var "uart_rx", 0 0;
L_0x78b08a46c4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x78b08a4bc7a8 .resolv tri, L_0x78b08a46c4a0, v0x5f0fe64c41c0_0;
v0x5f0fe64d2db0_0 .net8 "uart_tx", 0 0, RS_0x78b08a4bc7a8;  2 drivers
v0x5f0fe64d2e50_0 .var "vcc_voltage_ok", 0 0;
E_0x5f0fe623a400 .event posedge, v0x5f0fe63c3e20_0;
E_0x5f0fe6239fd0 .event edge, v0x5f0fe6275dc0_0;
L_0x5f0fe64d2f40 .functor MUXZ 1, o0x78b08a4c3e58, L_0x78b08a46b018, v0x5f0fe64d26f0_0, C4<>;
L_0x5f0fe64d3030 .functor MUXZ 1, o0x78b08a4c3eb8, L_0x78b08a46b060, v0x5f0fe64d2540_0, C4<>;
S_0x5f0fe6329070 .scope module, "dut" "axioma_cpu_v4" 2 65, 3 7 0, S_0x5f0fe627fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_ext";
    .port_info 1 /INPUT 1 "reset_ext_n";
    .port_info 2 /INPUT 8 "portb_pin";
    .port_info 3 /OUTPUT 8 "portb_out";
    .port_info 4 /OUTPUT 8 "portb_ddr";
    .port_info 5 /INPUT 7 "portc_pin";
    .port_info 6 /OUTPUT 7 "portc_out";
    .port_info 7 /OUTPUT 7 "portc_ddr";
    .port_info 8 /INPUT 8 "portd_pin";
    .port_info 9 /OUTPUT 8 "portd_out";
    .port_info 10 /OUTPUT 8 "portd_ddr";
    .port_info 11 /INPUT 1 "uart_rx";
    .port_info 12 /OUTPUT 1 "uart_tx";
    .port_info 13 /INPUT 1 "spi_miso";
    .port_info 14 /OUTPUT 1 "spi_mosi";
    .port_info 15 /OUTPUT 1 "spi_sck";
    .port_info 16 /OUTPUT 1 "spi_ss";
    .port_info 17 /INOUT 1 "sda";
    .port_info 18 /INOUT 1 "scl";
    .port_info 19 /OUTPUT 1 "oc0a_pin";
    .port_info 20 /OUTPUT 1 "oc0b_pin";
    .port_info 21 /OUTPUT 1 "oc1a_pin";
    .port_info 22 /OUTPUT 1 "oc1b_pin";
    .port_info 23 /INPUT 1 "icp1_pin";
    .port_info 24 /INPUT 8 "adc_channels";
    .port_info 25 /INPUT 1 "aref_voltage";
    .port_info 26 /INPUT 1 "avcc_voltage";
    .port_info 27 /INPUT 1 "int0_pin";
    .port_info 28 /INPUT 1 "int1_pin";
    .port_info 29 /INPUT 1 "clk_32khz";
    .port_info 30 /INPUT 1 "power_on_reset_n";
    .port_info 31 /INPUT 1 "vcc_voltage_ok";
    .port_info 32 /INPUT 4 "clock_select";
    .port_info 33 /INPUT 4 "clock_prescaler";
    .port_info 34 /INPUT 1 "bootloader_enable";
    .port_info 35 /OUTPUT 1 "cpu_halted";
    .port_info 36 /OUTPUT 8 "status_reg";
    .port_info 37 /OUTPUT 16 "debug_pc";
    .port_info 38 /OUTPUT 16 "debug_instruction";
    .port_info 39 /OUTPUT 16 "debug_stack_pointer";
    .port_info 40 /OUTPUT 8 "debug_sreg";
    .port_info 41 /OUTPUT 1 "debug_interrupt_active";
    .port_info 42 /OUTPUT 1 "system_clock_ready";
    .port_info 43 /OUTPUT 8 "mcusr_reg";
    .port_info 44 /OUTPUT 8 "debug_spi_state";
    .port_info 45 /OUTPUT 8 "debug_i2c_state";
    .port_info 46 /OUTPUT 8 "debug_adc_state";
    .port_info 47 /OUTPUT 16 "debug_timer1_counter";
L_0x78b08a46cde8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64ef350 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f6b80, C4<1>, C4<1>;
L_0x78b08a46ce30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64ef3f0 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f6b80, C4<1>, C4<1>;
L_0x5f0fe64f1230 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f81f0, C4<1>, C4<1>;
L_0x5f0fe64f1320 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f81f0, C4<1>, C4<1>;
L_0x5f0fe64f2970 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f8b50, C4<1>, C4<1>;
L_0x5f0fe64f29e0 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f8b50, C4<1>, C4<1>;
L_0x5f0fe64f43f0 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f9070, C4<1>, C4<1>;
L_0x5f0fe64f4460 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f9070, C4<1>, C4<1>;
L_0x5f0fe64f5610 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f9000, C4<1>, C4<1>;
L_0x5f0fe64f56e0 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f9000, C4<1>, C4<1>;
L_0x5f0fe64f6a50 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64f9be0, C4<1>, C4<1>;
L_0x5f0fe64f6ac0 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64f9be0, C4<1>, C4<1>;
L_0x5f0fe64f7980 .functor AND 1, L_0x78b08a46cde8, L_0x5f0fe64fa050, C4<1>, C4<1>;
L_0x5f0fe64f7a50 .functor AND 1, L_0x78b08a46ce30, L_0x5f0fe64fa050, C4<1>, C4<1>;
L_0x5f0fe64f6b80 .functor AND 1, L_0x5f0fe64f7bf0, L_0x5f0fe64f7e20, C4<1>, C4<1>;
L_0x5f0fe64f81f0 .functor AND 1, L_0x5f0fe64f7fe0, L_0x5f0fe64f8100, C4<1>, C4<1>;
L_0x5f0fe64f8570 .functor AND 1, L_0x5f0fe64f8390, L_0x5f0fe64f8480, C4<1>, C4<1>;
L_0x5f0fe64f88b0 .functor AND 1, L_0x5f0fe64f8680, L_0x5f0fe64f87c0, C4<1>, C4<1>;
L_0x5f0fe64f8b50 .functor AND 1, L_0x5f0fe64f8570, L_0x5f0fe64f8a60, C4<1>, C4<1>;
L_0x5f0fe64f9070 .functor AND 1, L_0x5f0fe64f8c10, L_0x5f0fe64f8f10, C4<1>, C4<1>;
L_0x5f0fe64f9000 .functor AND 1, L_0x5f0fe64f89c0, L_0x5f0fe64f9280, C4<1>, C4<1>;
L_0x5f0fe64f9680 .functor AND 1, L_0x5f0fe64f9410, L_0x5f0fe64f9500, C4<1>, C4<1>;
L_0x5f0fe64f9ad0 .functor OR 1, L_0x5f0fe64f9850, L_0x5f0fe64f9940, C4<0>, C4<0>;
L_0x5f0fe64f9be0 .functor AND 1, L_0x5f0fe64f9680, L_0x5f0fe64f9ad0, C4<1>, C4<1>;
L_0x5f0fe64fa050 .functor AND 1, L_0x5f0fe64f9dc0, L_0x5f0fe64f9eb0, C4<1>, C4<1>;
L_0x5f0fe64fae20 .functor OR 1, L_0x5f0fe64f0da0, L_0x5f0fe64f0e60, C4<0>, C4<0>;
L_0x5f0fe64faf70 .functor OR 1, L_0x5f0fe64fae20, L_0x5f0fe64f0fc0, C4<0>, C4<0>;
L_0x5f0fe64fb030 .functor OR 1, L_0x5f0fe64faf70, L_0x5f0fe64f22e0, C4<0>, C4<0>;
L_0x5f0fe64fb1e0 .functor OR 1, L_0x5f0fe64fb030, L_0x5f0fe64f2440, C4<0>, C4<0>;
L_0x5f0fe64fb2a0 .functor OR 1, L_0x5f0fe64fb1e0, L_0x5f0fe64f25d0, C4<0>, C4<0>;
L_0x5f0fe64fb460 .functor OR 1, L_0x5f0fe64fb2a0, L_0x5f0fe64f3c50, C4<0>, C4<0>;
L_0x5f0fe64fb520 .functor OR 1, L_0x5f0fe64fb460, L_0x5f0fe64f3d60, C4<0>, C4<0>;
L_0x5f0fe64fb6f0 .functor OR 1, L_0x5f0fe64fb520, L_0x5f0fe64f3ef0, C4<0>, C4<0>;
L_0x5f0fe64fb7b0 .functor OR 1, L_0x5f0fe64fb6f0, L_0x5f0fe64f4050, C4<0>, C4<0>;
L_0x5f0fe64fb990 .functor OR 1, L_0x5f0fe64fb7b0, L_0x5f0fe64f52c0, C4<0>, C4<0>;
L_0x5f0fe64fba50 .functor OR 1, L_0x5f0fe64fb990, L_0x5f0fe64f66e0, C4<0>, C4<0>;
L_0x5f0fe64fb870 .functor OR 1, L_0x5f0fe64fba50, L_0x5f0fe64f7670, C4<0>, C4<0>;
L_0x78b08a46ca88 .functor BUFT 1, C4<101111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c5ba0_0 .net/2u *"_ivl_100", 5 0, L_0x78b08a46ca88;  1 drivers
v0x5f0fe64c5ca0_0 .net *"_ivl_102", 0 0, L_0x5f0fe64f8f10;  1 drivers
L_0x78b08a46cad0 .functor BUFT 1, C4<101100>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c5d60_0 .net/2u *"_ivl_106", 5 0, L_0x78b08a46cad0;  1 drivers
v0x5f0fe64c5e50_0 .net *"_ivl_108", 0 0, L_0x5f0fe64f89c0;  1 drivers
L_0x78b08a46cb18 .functor BUFT 1, C4<101110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c5f10_0 .net/2u *"_ivl_110", 5 0, L_0x78b08a46cb18;  1 drivers
v0x5f0fe64c5ff0_0 .net *"_ivl_112", 0 0, L_0x5f0fe64f9280;  1 drivers
L_0x78b08a46cb60 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c60b0_0 .net/2u *"_ivl_116", 5 0, L_0x78b08a46cb60;  1 drivers
v0x5f0fe64c6190_0 .net *"_ivl_118", 0 0, L_0x5f0fe64f9410;  1 drivers
L_0x78b08a46cba8 .functor BUFT 1, C4<110110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c6250_0 .net/2u *"_ivl_120", 5 0, L_0x78b08a46cba8;  1 drivers
v0x5f0fe64c6330_0 .net *"_ivl_122", 0 0, L_0x5f0fe64f9500;  1 drivers
v0x5f0fe64c63f0_0 .net *"_ivl_125", 0 0, L_0x5f0fe64f9680;  1 drivers
L_0x78b08a46cbf0 .functor BUFT 1, C4<110110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c64b0_0 .net/2u *"_ivl_126", 5 0, L_0x78b08a46cbf0;  1 drivers
v0x5f0fe64c6590_0 .net *"_ivl_128", 0 0, L_0x5f0fe64f9850;  1 drivers
L_0x78b08a46cc38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c6650_0 .net/2u *"_ivl_130", 5 0, L_0x78b08a46cc38;  1 drivers
v0x5f0fe64c6730_0 .net *"_ivl_132", 0 0, L_0x5f0fe64f9940;  1 drivers
v0x5f0fe64c67f0_0 .net *"_ivl_135", 0 0, L_0x5f0fe64f9ad0;  1 drivers
L_0x78b08a46cc80 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c68b0_0 .net/2u *"_ivl_138", 5 0, L_0x78b08a46cc80;  1 drivers
L_0x78b08a46c608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c6990_0 .net/2u *"_ivl_14", 0 0, L_0x78b08a46c608;  1 drivers
v0x5f0fe64c6a70_0 .net *"_ivl_140", 0 0, L_0x5f0fe64f9dc0;  1 drivers
L_0x78b08a46ccc8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c6b30_0 .net/2u *"_ivl_142", 5 0, L_0x78b08a46ccc8;  1 drivers
v0x5f0fe64c6c10_0 .net *"_ivl_144", 0 0, L_0x5f0fe64f9eb0;  1 drivers
L_0x78b08a46cd10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c6cd0_0 .net/2u *"_ivl_148", 7 0, L_0x78b08a46cd10;  1 drivers
v0x5f0fe64c6db0_0 .net *"_ivl_150", 7 0, L_0x5f0fe64f9a30;  1 drivers
v0x5f0fe64c6e90_0 .net *"_ivl_152", 7 0, L_0x5f0fe64fa1b0;  1 drivers
v0x5f0fe64c6f70_0 .net *"_ivl_154", 7 0, L_0x5f0fe64fa360;  1 drivers
v0x5f0fe64c7050_0 .net *"_ivl_156", 7 0, L_0x5f0fe64fa450;  1 drivers
v0x5f0fe64c7130_0 .net *"_ivl_158", 7 0, L_0x5f0fe64fa6a0;  1 drivers
v0x5f0fe64c7210_0 .net *"_ivl_160", 7 0, L_0x5f0fe64fa820;  1 drivers
v0x5f0fe64c72f0_0 .net *"_ivl_173", 0 0, L_0x5f0fe64fae20;  1 drivers
v0x5f0fe64c73b0_0 .net *"_ivl_175", 0 0, L_0x5f0fe64faf70;  1 drivers
v0x5f0fe64c7470_0 .net *"_ivl_177", 0 0, L_0x5f0fe64fb030;  1 drivers
v0x5f0fe64c7530_0 .net *"_ivl_179", 0 0, L_0x5f0fe64fb1e0;  1 drivers
v0x5f0fe64c75f0_0 .net *"_ivl_181", 0 0, L_0x5f0fe64fb2a0;  1 drivers
v0x5f0fe64c78c0_0 .net *"_ivl_183", 0 0, L_0x5f0fe64fb460;  1 drivers
v0x5f0fe64c7980_0 .net *"_ivl_185", 0 0, L_0x5f0fe64fb520;  1 drivers
v0x5f0fe64c7a40_0 .net *"_ivl_187", 0 0, L_0x5f0fe64fb6f0;  1 drivers
v0x5f0fe64c7b00_0 .net *"_ivl_189", 0 0, L_0x5f0fe64fb7b0;  1 drivers
v0x5f0fe64c7bc0_0 .net *"_ivl_191", 0 0, L_0x5f0fe64fb990;  1 drivers
v0x5f0fe64c7c80_0 .net *"_ivl_193", 0 0, L_0x5f0fe64fba50;  1 drivers
L_0x78b08a46ce78 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c7d40_0 .net/2u *"_ivl_196", 5 0, L_0x78b08a46ce78;  1 drivers
L_0x78b08a46cec0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c7e20_0 .net/2u *"_ivl_198", 5 0, L_0x78b08a46cec0;  1 drivers
L_0x78b08a46cf08 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c7f00_0 .net/2u *"_ivl_200", 5 0, L_0x78b08a46cf08;  1 drivers
L_0x78b08a46cf50 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c7fe0_0 .net/2u *"_ivl_202", 5 0, L_0x78b08a46cf50;  1 drivers
L_0x78b08a46cf98 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c80c0_0 .net/2u *"_ivl_204", 5 0, L_0x78b08a46cf98;  1 drivers
L_0x78b08a46cfe0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c81a0_0 .net/2u *"_ivl_206", 5 0, L_0x78b08a46cfe0;  1 drivers
L_0x78b08a46d028 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c8280_0 .net/2u *"_ivl_208", 5 0, L_0x78b08a46d028;  1 drivers
L_0x78b08a46d070 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c8360_0 .net/2u *"_ivl_210", 5 0, L_0x78b08a46d070;  1 drivers
L_0x78b08a46d0b8 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c8440_0 .net/2u *"_ivl_212", 5 0, L_0x78b08a46d0b8;  1 drivers
L_0x78b08a46d100 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c8520_0 .net/2u *"_ivl_214", 5 0, L_0x78b08a46d100;  1 drivers
L_0x78b08a46d148 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c8600_0 .net/2u *"_ivl_216", 5 0, L_0x78b08a46d148;  1 drivers
L_0x78b08a46d190 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c86e0_0 .net/2u *"_ivl_218", 5 0, L_0x78b08a46d190;  1 drivers
L_0x78b08a46d1d8 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c87c0_0 .net/2u *"_ivl_220", 5 0, L_0x78b08a46d1d8;  1 drivers
L_0x78b08a46d220 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c88a0_0 .net/2u *"_ivl_222", 5 0, L_0x78b08a46d220;  1 drivers
v0x5f0fe64c8980_0 .net *"_ivl_224", 5 0, L_0x5f0fe64fbcd0;  1 drivers
v0x5f0fe64c8a60_0 .net *"_ivl_226", 5 0, L_0x5f0fe64fbee0;  1 drivers
v0x5f0fe64c8b40_0 .net *"_ivl_228", 5 0, L_0x5f0fe64fbfd0;  1 drivers
v0x5f0fe64c8c20_0 .net *"_ivl_230", 5 0, L_0x5f0fe64fc1c0;  1 drivers
v0x5f0fe64c8d00_0 .net *"_ivl_232", 5 0, L_0x5f0fe64fc340;  1 drivers
v0x5f0fe64c8de0_0 .net *"_ivl_234", 5 0, L_0x5f0fe64fc5d0;  1 drivers
v0x5f0fe64c8ec0_0 .net *"_ivl_236", 5 0, L_0x5f0fe64fc750;  1 drivers
v0x5f0fe64c8fa0_0 .net *"_ivl_238", 5 0, L_0x5f0fe64fc9f0;  1 drivers
v0x5f0fe64c9080_0 .net *"_ivl_240", 5 0, L_0x5f0fe64fcb70;  1 drivers
v0x5f0fe64c9160_0 .net *"_ivl_242", 5 0, L_0x5f0fe64fcd40;  1 drivers
v0x5f0fe64c9240_0 .net *"_ivl_244", 5 0, L_0x5f0fe64fcec0;  1 drivers
v0x5f0fe64c9320_0 .net *"_ivl_246", 5 0, L_0x5f0fe64fd180;  1 drivers
L_0x78b08a46c800 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c9810_0 .net/2u *"_ivl_52", 5 0, L_0x78b08a46c800;  1 drivers
v0x5f0fe64c98f0_0 .net *"_ivl_54", 0 0, L_0x5f0fe64f7bf0;  1 drivers
L_0x78b08a46c848 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c99b0_0 .net/2u *"_ivl_56", 5 0, L_0x78b08a46c848;  1 drivers
v0x5f0fe64c9a90_0 .net *"_ivl_58", 0 0, L_0x5f0fe64f7e20;  1 drivers
L_0x78b08a46c890 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c9b50_0 .net/2u *"_ivl_62", 5 0, L_0x78b08a46c890;  1 drivers
v0x5f0fe64c9c30_0 .net *"_ivl_64", 0 0, L_0x5f0fe64f7fe0;  1 drivers
L_0x78b08a46c8d8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c9cf0_0 .net/2u *"_ivl_66", 5 0, L_0x78b08a46c8d8;  1 drivers
v0x5f0fe64c9dd0_0 .net *"_ivl_68", 0 0, L_0x5f0fe64f8100;  1 drivers
L_0x78b08a46c920 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64c9e90_0 .net/2u *"_ivl_72", 5 0, L_0x78b08a46c920;  1 drivers
v0x5f0fe64c9f70_0 .net *"_ivl_74", 0 0, L_0x5f0fe64f8390;  1 drivers
L_0x78b08a46c968 .functor BUFT 1, C4<101110>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64ca030_0 .net/2u *"_ivl_76", 5 0, L_0x78b08a46c968;  1 drivers
v0x5f0fe64ca110_0 .net *"_ivl_78", 0 0, L_0x5f0fe64f8480;  1 drivers
v0x5f0fe64ca1d0_0 .net *"_ivl_81", 0 0, L_0x5f0fe64f8570;  1 drivers
L_0x78b08a46c9b0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64ca290_0 .net/2u *"_ivl_82", 5 0, L_0x78b08a46c9b0;  1 drivers
v0x5f0fe64ca370_0 .net *"_ivl_84", 0 0, L_0x5f0fe64f8680;  1 drivers
L_0x78b08a46c9f8 .functor BUFT 1, C4<101111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64ca430_0 .net/2u *"_ivl_86", 5 0, L_0x78b08a46c9f8;  1 drivers
v0x5f0fe64ca510_0 .net *"_ivl_88", 0 0, L_0x5f0fe64f87c0;  1 drivers
v0x5f0fe64ca5d0_0 .net *"_ivl_91", 0 0, L_0x5f0fe64f88b0;  1 drivers
v0x5f0fe64ca690_0 .net *"_ivl_93", 0 0, L_0x5f0fe64f8a60;  1 drivers
L_0x78b08a46ca40 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64ca750_0 .net/2u *"_ivl_96", 5 0, L_0x78b08a46ca40;  1 drivers
v0x5f0fe64ca830_0 .net *"_ivl_98", 0 0, L_0x5f0fe64f8c10;  1 drivers
v0x5f0fe64ca8f0_0 .net "adc_channels", 7 0, v0x5f0fe64cfef0_0;  1 drivers
v0x5f0fe64ca9b0_0 .net "adc_data_out", 7 0, v0x5f0fe644cd60_0;  1 drivers
v0x5f0fe64caa70_0 .net "adc_interrupt", 0 0, L_0x5f0fe64f7670;  1 drivers
v0x5f0fe64cab10_0 .net "adc_io_active", 0 0, L_0x5f0fe64fa050;  1 drivers
v0x5f0fe64cabb0_0 .net "aref_voltage", 0 0, v0x5f0fe64d0000_0;  1 drivers
v0x5f0fe64cac50_0 .net "avcc_voltage", 0 0, v0x5f0fe64d00f0_0;  1 drivers
v0x5f0fe64cad20_0 .net "bootloader_enable", 0 0, v0x5f0fe64d01e0_0;  1 drivers
v0x5f0fe64cae10_0 .net "clk_32khz", 0 0, v0x5f0fe64d0280_0;  1 drivers
v0x5f0fe64caeb0_0 .net "clk_adc", 0 0, L_0x5f0fe6462070;  1 drivers
v0x5f0fe64cafa0_0 .net "clk_cpu", 0 0, L_0x5f0fe639bac0;  1 drivers
v0x5f0fe64cb040_0 .net "clk_ext", 0 0, v0x5f0fe64d0320_0;  1 drivers
v0x5f0fe64cb0e0_0 .net "clk_io", 0 0, L_0x5f0fe6381270;  1 drivers
v0x5f0fe64cb180_0 .net "clk_timer_async", 0 0, L_0x5f0fe6209ea0;  1 drivers
v0x5f0fe64cb250_0 .net "clock_prescaler", 3 0, v0x5f0fe64d0410_0;  1 drivers
v0x5f0fe64cb320_0 .net "clock_select", 3 0, v0x5f0fe64d0520_0;  1 drivers
v0x5f0fe64cb3f0_0 .net "cpu_halted", 0 0, L_0x5f0fe64e7930;  alias, 1 drivers
v0x5f0fe64cb4c0_0 .net "debug_adc_state", 7 0, L_0x5f0fe64f77d0;  alias, 1 drivers
v0x5f0fe64cb590_0 .net "debug_i2c_state", 7 0, L_0x5f0fe64f6840;  alias, 1 drivers
v0x5f0fe64cb630_0 .net "debug_instruction", 15 0, L_0x5f0fe64e7b90;  alias, 1 drivers
v0x5f0fe64cb700_0 .net "debug_interrupt_active", 0 0, L_0x5f0fe64e7da0;  alias, 1 drivers
v0x5f0fe64cb7d0_0 .net "debug_pc", 15 0, L_0x5f0fe64e7b20;  alias, 1 drivers
v0x5f0fe64cb8a0_0 .net "debug_spi_state", 7 0, L_0x5f0fe64f5450;  alias, 1 drivers
v0x5f0fe64cb970_0 .net "debug_sreg", 7 0, L_0x5f0fe64e7cf0;  alias, 1 drivers
v0x5f0fe64cba40_0 .net "debug_stack_pointer", 15 0, L_0x5f0fe64e7c30;  alias, 1 drivers
v0x5f0fe64cbb10_0 .net "debug_timer1_counter", 15 0, L_0x5f0fe64f41b0;  alias, 1 drivers
v0x5f0fe64cbbb0_0 .net "gpio_data_out", 7 0, v0x5f0fe64b2350_0;  1 drivers
v0x5f0fe64cbc80_0 .net "gpio_io_active", 0 0, L_0x5f0fe64f6b80;  1 drivers
v0x5f0fe64cbd20_0 .net "i2c_data_out", 7 0, v0x5f0fe64b48e0_0;  1 drivers
v0x5f0fe64cbdf0_0 .net "i2c_io_active", 0 0, L_0x5f0fe64f9be0;  1 drivers
v0x5f0fe64cbe90_0 .net "icp1_pin", 0 0, v0x5f0fe64d1280_0;  1 drivers
v0x5f0fe64cbf60_0 .net "int0_pin", 0 0, v0x5f0fe64d1370_0;  1 drivers
v0x5f0fe64cc050_0 .net "int1_pin", 0 0, v0x5f0fe64d1410_0;  1 drivers
v0x5f0fe64cc140_0 .net "interrupt_request_expanded", 0 0, L_0x5f0fe64fb870;  1 drivers
v0x5f0fe64cc1e0_0 .net "interrupt_vector_expanded", 5 0, L_0x5f0fe64fd300;  1 drivers
L_0x78b08a46cd58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64cc280_0 .net "io_addr_cpu", 5 0, L_0x78b08a46cd58;  1 drivers
L_0x78b08a46cda0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64cc320_0 .net "io_data_in_cpu", 7 0, L_0x78b08a46cda0;  1 drivers
v0x5f0fe64cc3e0_0 .net "io_data_out_cpu", 7 0, L_0x5f0fe64faa80;  1 drivers
v0x5f0fe64cc4c0_0 .net "io_read_cpu", 0 0, L_0x78b08a46cde8;  1 drivers
v0x5f0fe64cc580_0 .net "io_write_cpu", 0 0, L_0x78b08a46ce30;  1 drivers
v0x5f0fe64cc640_0 .net "mcucr_reg", 7 0, L_0x5f0fe64d35f0;  1 drivers
v0x5f0fe64cc700_0 .net "mcusr_reg", 7 0, L_0x5f0fe648ba40;  alias, 1 drivers
v0x5f0fe64cc7a0_0 .net "oc0a_pin", 0 0, L_0x5f0fe64f1fb0;  alias, 1 drivers
v0x5f0fe64cc870_0 .net "oc0b_pin", 0 0, L_0x5f0fe64f2240;  alias, 1 drivers
v0x5f0fe64cd150_0 .net "oc1a_pin", 0 0, L_0x5f0fe64f34b0;  alias, 1 drivers
v0x5f0fe64cd220_0 .net "oc1b_pin", 0 0, L_0x5f0fe64f3bb0;  alias, 1 drivers
v0x5f0fe64cd2f0_0 .net "portb_ddr", 7 0, L_0x78b08a46c338;  alias, 1 drivers
v0x5f0fe64cd3c0_0 .net "portb_out", 7 0, L_0x78b08a46c2f0;  alias, 1 drivers
v0x5f0fe64cd490_0 .net "portb_pin", 7 0, v0x5f0fe64d1ba0_0;  1 drivers
v0x5f0fe64cd580_0 .net "portc_ddr", 6 0, L_0x5f0fe64edfa0;  alias, 1 drivers
v0x5f0fe64cd620_0 .net "portc_out", 6 0, L_0x5f0fe64ede20;  alias, 1 drivers
v0x5f0fe64cd6f0_0 .net "portc_pin", 6 0, v0x5f0fe64d1e80_0;  1 drivers
v0x5f0fe64cd7c0_0 .net "portd_ddr", 7 0, L_0x78b08a46c458;  alias, 1 drivers
v0x5f0fe64cd890_0 .net "portd_out", 7 0, L_0x78b08a46c410;  alias, 1 drivers
v0x5f0fe64cd960_0 .net "portd_pin", 7 0, v0x5f0fe64d21b0_0;  1 drivers
v0x5f0fe64cda50_0 .net "power_on_reset_n", 0 0, v0x5f0fe64d2270_0;  1 drivers
v0x5f0fe64cdaf0_0 .net "reset_bod_n", 0 0, L_0x5f0fe64d34c0;  1 drivers
v0x5f0fe64cdbc0_0 .net "reset_ext_n", 0 0, v0x5f0fe64d2360_0;  1 drivers
v0x5f0fe64cdc90_0 .net "reset_system_n", 0 0, L_0x5f0fe648ad80;  1 drivers
v0x5f0fe64cdd30_0 .net "reset_wdt_n", 0 0, L_0x5f0fe64d3420;  1 drivers
v0x5f0fe64cde00_0 .net8 "scl", 0 0, RS_0x78b08a4bedb8;  alias, 2 drivers
v0x5f0fe64cded0_0 .net8 "sda", 0 0, RS_0x78b08a4bef08;  alias, 2 drivers
v0x5f0fe64cdfa0_0 .net "spi_data_out", 7 0, v0x5f0fe64b76c0_0;  1 drivers
v0x5f0fe64ce070_0 .net "spi_interrupt", 0 0, L_0x5f0fe64f52c0;  1 drivers
v0x5f0fe64ce140_0 .net "spi_io_active", 0 0, L_0x5f0fe64f9000;  1 drivers
v0x5f0fe64ce1e0_0 .net "spi_miso", 0 0, v0x5f0fe64d27b0_0;  1 drivers
v0x5f0fe64ce2d0_0 .net8 "spi_mosi", 0 0, RS_0x78b08a4bc658;  alias, 2 drivers
v0x5f0fe64ce3c0_0 .net8 "spi_sck", 0 0, RS_0x78b08a4bc688;  alias, 2 drivers
v0x5f0fe64ce4b0_0 .net8 "spi_ss", 0 0, RS_0x78b08a4bc6b8;  alias, 2 drivers
v0x5f0fe64ce5a0_0 .net "status_reg", 7 0, L_0x5f0fe64e7ab0;  alias, 1 drivers
v0x5f0fe64ce640_0 .net "system_clock_ready", 0 0, L_0x5f0fe64d36b0;  alias, 1 drivers
v0x5f0fe64ce6e0_0 .net "timer0_compa", 0 0, L_0x5f0fe64f2440;  1 drivers
v0x5f0fe64ce780_0 .net "timer0_compb", 0 0, L_0x5f0fe64f25d0;  1 drivers
v0x5f0fe64ce820_0 .net "timer0_data_out", 7 0, v0x5f0fe64baa90_0;  1 drivers
v0x5f0fe64ce8f0_0 .net "timer0_io_active", 0 0, L_0x5f0fe64f8b50;  1 drivers
v0x5f0fe64ce990_0 .net "timer0_overflow", 0 0, L_0x5f0fe64f22e0;  1 drivers
v0x5f0fe64cea60_0 .net "timer1_capt", 0 0, L_0x5f0fe64f4050;  1 drivers
v0x5f0fe64ceb30_0 .net "timer1_compa", 0 0, L_0x5f0fe64f3d60;  1 drivers
v0x5f0fe64cec00_0 .net "timer1_compb", 0 0, L_0x5f0fe64f3ef0;  1 drivers
v0x5f0fe64cecd0_0 .net "timer1_data_out", 7 0, v0x5f0fe64bf4a0_0;  1 drivers
v0x5f0fe64ceda0_0 .net "timer1_io_active", 0 0, L_0x5f0fe64f9070;  1 drivers
v0x5f0fe64cee40_0 .net "timer1_overflow", 0 0, L_0x5f0fe64f3c50;  1 drivers
v0x5f0fe64cef10_0 .net "twi_interrupt", 0 0, L_0x5f0fe64f66e0;  1 drivers
v0x5f0fe64cefe0_0 .net "uart_data_out", 7 0, v0x5f0fe64c3200_0;  1 drivers
v0x5f0fe64cf0b0_0 .net "uart_io_active", 0 0, L_0x5f0fe64f81f0;  1 drivers
v0x5f0fe64cf150_0 .net "uart_rx", 0 0, v0x5f0fe64d2d10_0;  1 drivers
v0x5f0fe64cf240_0 .net8 "uart_tx", 0 0, RS_0x78b08a4bc7a8;  alias, 2 drivers
v0x5f0fe64cf330_0 .net "usart_rx_complete", 0 0, L_0x5f0fe64f0da0;  1 drivers
v0x5f0fe64cf3d0_0 .net "usart_tx_complete", 0 0, L_0x5f0fe64f0fc0;  1 drivers
v0x5f0fe64cf470_0 .net "usart_udre", 0 0, L_0x5f0fe64f0e60;  1 drivers
v0x5f0fe64cf540_0 .net "vcc_voltage_ok", 0 0, v0x5f0fe64d2e50_0;  1 drivers
L_0x5f0fe64e80a0 .concat [ 7 1 0 0], v0x5f0fe64d1e80_0, L_0x78b08a46c608;
L_0x5f0fe64f7bf0 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46c800;
L_0x5f0fe64f7e20 .cmp/ge 6, L_0x78b08a46c848, L_0x78b08a46cd58;
L_0x5f0fe64f7fe0 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46c890;
L_0x5f0fe64f8100 .cmp/ge 6, L_0x78b08a46c8d8, L_0x78b08a46cd58;
L_0x5f0fe64f8390 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46c920;
L_0x5f0fe64f8480 .cmp/ge 6, L_0x78b08a46c968, L_0x78b08a46cd58;
L_0x5f0fe64f8680 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46c9b0;
L_0x5f0fe64f87c0 .cmp/ge 6, L_0x78b08a46c9f8, L_0x78b08a46cd58;
L_0x5f0fe64f8a60 .reduce/nor L_0x5f0fe64f88b0;
L_0x5f0fe64f8c10 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46ca40;
L_0x5f0fe64f8f10 .cmp/ge 6, L_0x78b08a46ca88, L_0x78b08a46cd58;
L_0x5f0fe64f89c0 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46cad0;
L_0x5f0fe64f9280 .cmp/ge 6, L_0x78b08a46cb18, L_0x78b08a46cd58;
L_0x5f0fe64f9410 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46cb60;
L_0x5f0fe64f9500 .cmp/ge 6, L_0x78b08a46cba8, L_0x78b08a46cd58;
L_0x5f0fe64f9850 .cmp/eq 6, L_0x78b08a46cd58, L_0x78b08a46cbf0;
L_0x5f0fe64f9940 .cmp/ge 6, L_0x78b08a46cc38, L_0x78b08a46cd58;
L_0x5f0fe64f9dc0 .cmp/ge 6, L_0x78b08a46cd58, L_0x78b08a46cc80;
L_0x5f0fe64f9eb0 .cmp/ge 6, L_0x78b08a46ccc8, L_0x78b08a46cd58;
L_0x5f0fe64f9a30 .functor MUXZ 8, L_0x78b08a46cd10, v0x5f0fe644cd60_0, L_0x5f0fe64fa050, C4<>;
L_0x5f0fe64fa1b0 .functor MUXZ 8, L_0x5f0fe64f9a30, v0x5f0fe64b48e0_0, L_0x5f0fe64f9be0, C4<>;
L_0x5f0fe64fa360 .functor MUXZ 8, L_0x5f0fe64fa1b0, v0x5f0fe64b76c0_0, L_0x5f0fe64f9000, C4<>;
L_0x5f0fe64fa450 .functor MUXZ 8, L_0x5f0fe64fa360, v0x5f0fe64bf4a0_0, L_0x5f0fe64f9070, C4<>;
L_0x5f0fe64fa6a0 .functor MUXZ 8, L_0x5f0fe64fa450, v0x5f0fe64baa90_0, L_0x5f0fe64f8b50, C4<>;
L_0x5f0fe64fa820 .functor MUXZ 8, L_0x5f0fe64fa6a0, v0x5f0fe64c3200_0, L_0x5f0fe64f81f0, C4<>;
L_0x5f0fe64faa80 .functor MUXZ 8, L_0x5f0fe64fa820, v0x5f0fe64b2350_0, L_0x5f0fe64f6b80, C4<>;
L_0x5f0fe64fbcd0 .functor MUXZ 6, L_0x78b08a46d220, L_0x78b08a46d1d8, L_0x5f0fe64f0fc0, C4<>;
L_0x5f0fe64fbee0 .functor MUXZ 6, L_0x5f0fe64fbcd0, L_0x78b08a46d190, L_0x5f0fe64f0e60, C4<>;
L_0x5f0fe64fbfd0 .functor MUXZ 6, L_0x5f0fe64fbee0, L_0x78b08a46d148, L_0x5f0fe64f0da0, C4<>;
L_0x5f0fe64fc1c0 .functor MUXZ 6, L_0x5f0fe64fbfd0, L_0x78b08a46d100, L_0x5f0fe64f22e0, C4<>;
L_0x5f0fe64fc340 .functor MUXZ 6, L_0x5f0fe64fc1c0, L_0x78b08a46d0b8, L_0x5f0fe64f25d0, C4<>;
L_0x5f0fe64fc5d0 .functor MUXZ 6, L_0x5f0fe64fc340, L_0x78b08a46d070, L_0x5f0fe64f2440, C4<>;
L_0x5f0fe64fc750 .functor MUXZ 6, L_0x5f0fe64fc5d0, L_0x78b08a46d028, L_0x5f0fe64f3c50, C4<>;
L_0x5f0fe64fc9f0 .functor MUXZ 6, L_0x5f0fe64fc750, L_0x78b08a46cfe0, L_0x5f0fe64f3ef0, C4<>;
L_0x5f0fe64fcb70 .functor MUXZ 6, L_0x5f0fe64fc9f0, L_0x78b08a46cf98, L_0x5f0fe64f3d60, C4<>;
L_0x5f0fe64fcd40 .functor MUXZ 6, L_0x5f0fe64fcb70, L_0x78b08a46cf50, L_0x5f0fe64f4050, C4<>;
L_0x5f0fe64fcec0 .functor MUXZ 6, L_0x5f0fe64fcd40, L_0x78b08a46cf08, L_0x5f0fe64f7670, C4<>;
L_0x5f0fe64fd180 .functor MUXZ 6, L_0x5f0fe64fcec0, L_0x78b08a46cec0, L_0x5f0fe64f66e0, C4<>;
L_0x5f0fe64fd300 .functor MUXZ 6, L_0x5f0fe64fd180, L_0x78b08a46ce78, L_0x5f0fe64f52c0, C4<>;
S_0x5f0fe63f7160 .scope module, "adc_inst" "axioma_adc" 3 316, 4 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 8 "adc_channels";
    .port_info 8 /INPUT 1 "aref_voltage";
    .port_info 9 /INPUT 1 "avcc_voltage";
    .port_info 10 /INPUT 1 "adc_trigger";
    .port_info 11 /OUTPUT 1 "adc_interrupt";
    .port_info 12 /OUTPUT 8 "debug_state";
    .port_info 13 /OUTPUT 10 "debug_result";
P_0x5f0fe64ac1c0 .param/l "ADC_COMPLETE" 1 4 49, C4<100>;
P_0x5f0fe64ac200 .param/l "ADC_CONVERT" 1 4 48, C4<011>;
P_0x5f0fe64ac240 .param/l "ADC_IDLE" 1 4 45, C4<000>;
P_0x5f0fe64ac280 .param/l "ADC_SAMPLE" 1 4 47, C4<010>;
P_0x5f0fe64ac2c0 .param/l "ADC_START" 1 4 46, C4<001>;
P_0x5f0fe64ac300 .param/l "ADDR_ADCH" 1 4 40, C4<100101>;
P_0x5f0fe64ac340 .param/l "ADDR_ADCL" 1 4 39, C4<100100>;
P_0x5f0fe64ac380 .param/l "ADDR_ADCSRA" 1 4 38, C4<100110>;
P_0x5f0fe64ac3c0 .param/l "ADDR_ADCSRB" 1 4 41, C4<100011>;
P_0x5f0fe64ac400 .param/l "ADDR_ADMUX" 1 4 37, C4<100111>;
P_0x5f0fe64ac440 .param/l "ADDR_DIDR0" 1 4 42, C4<100001>;
L_0x5f0fe64f75d0 .functor AND 1, v0x5f0fe63bd250_0, L_0x5f0fe64f6e50, C4<1>, C4<1>;
L_0x5f0fe64f7670 .functor AND 1, L_0x5f0fe64f7110, L_0x5f0fe64f7240, C4<1>, C4<1>;
L_0x5f0fe64f78e0 .functor BUFZ 10, v0x5f0fe6056870_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5f0fe63bf5e0_0 .net "adc_channels", 7 0, v0x5f0fe64cfef0_0;  alias, 1 drivers
v0x5f0fe63be3d0_0 .var "adc_clock_counter", 7 0;
v0x5f0fe63bd250_0 .var "adc_clock_enable", 0 0;
v0x5f0fe6328bd0_0 .net "adc_clock_tick", 0 0, L_0x5f0fe64f75d0;  1 drivers
v0x5f0fe63280a0_0 .net "adc_interrupt", 0 0, L_0x5f0fe64f7670;  alias, 1 drivers
v0x5f0fe6011350_0 .var "adc_prescaler", 7 0;
v0x5f0fe6056870_0 .var "adc_result", 9 0;
v0x5f0fe63c9990_0 .var "adc_state", 2 0;
L_0x78b08a46c7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe644feb0_0 .net "adc_trigger", 0 0, L_0x78b08a46c7b8;  1 drivers
v0x5f0fe638f3f0_0 .net "adcsra_adate", 0 0, L_0x5f0fe64f7070;  1 drivers
v0x5f0fe6392980_0 .net "adcsra_aden", 0 0, L_0x5f0fe64f6e50;  1 drivers
v0x5f0fe6398830_0 .net "adcsra_adie", 0 0, L_0x5f0fe64f7240;  1 drivers
v0x5f0fe63585e0_0 .net "adcsra_adif", 0 0, L_0x5f0fe64f7110;  1 drivers
v0x5f0fe64621d0_0 .net "adcsra_adps", 2 0, L_0x5f0fe64f7360;  1 drivers
v0x5f0fe63d1400_0 .net "adcsra_adsc", 0 0, L_0x5f0fe64f6f80;  1 drivers
v0x5f0fe648af50_0 .net "adcsrb_acme", 0 0, L_0x5f0fe64f7430;  1 drivers
v0x5f0fe62a0070_0 .net "adcsrb_adts", 2 0, L_0x5f0fe64f7530;  1 drivers
v0x5f0fe607d310_0 .net "admux_adlar", 0 0, L_0x5f0fe64f6cc0;  1 drivers
v0x5f0fe60f4f90_0 .net "admux_mux", 3 0, L_0x5f0fe64f6db0;  1 drivers
v0x5f0fe63d5710_0 .net "admux_refs", 1 0, L_0x5f0fe64f6bf0;  1 drivers
v0x5f0fe63ad0a0_0 .net "aref_voltage", 0 0, v0x5f0fe64d0000_0;  alias, 1 drivers
v0x5f0fe615d620_0 .net "avcc_voltage", 0 0, v0x5f0fe64d00f0_0;  alias, 1 drivers
v0x5f0fe60ca8f0_0 .net "clk", 0 0, L_0x5f0fe6462070;  alias, 1 drivers
v0x5f0fe61e6c30_0 .var "conversion_complete", 0 0;
v0x5f0fe620c8f0_0 .var "conversion_counter", 7 0;
v0x5f0fe6119210_0 .var "current_channel", 3 0;
v0x5f0fe644ff80_0 .net "debug_result", 9 0, L_0x5f0fe64f78e0;  1 drivers
v0x5f0fe6381400_0 .net "debug_state", 7 0, L_0x5f0fe64f77d0;  alias, 1 drivers
v0x5f0fe64622a0_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe63c07f0_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe644cd60_0 .var "io_data_out", 7 0;
v0x5f0fe644c390_0 .net "io_read", 0 0, L_0x5f0fe64f7980;  1 drivers
v0x5f0fe644baa0_0 .net "io_write", 0 0, L_0x5f0fe64f7a50;  1 drivers
v0x5f0fe644b0d0_0 .var "noise_lfsr", 7 0;
v0x5f0fe643a480_0 .var "reg_adch", 7 0;
v0x5f0fe6439860_0 .var "reg_adcl", 7 0;
v0x5f0fe6438d10_0 .var "reg_adcsra", 7 0;
v0x5f0fe63d4440_0 .var "reg_adcsrb", 7 0;
v0x5f0fe63d3230_0 .var "reg_admux", 7 0;
v0x5f0fe63d2020_0 .var "reg_didr0", 7 0;
v0x5f0fe63d0e10_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe63cfc00 .array "simulated_values", 7 0, 9 0;
v0x5f0fe63ce9f0_0 .var "start_conversion", 0 0;
E_0x5f0fe6033db0/0 .event edge, v0x5f0fe644c390_0, v0x5f0fe64622a0_0, v0x5f0fe63d3230_0, v0x5f0fe6438d10_0;
E_0x5f0fe6033db0/1 .event edge, v0x5f0fe6439860_0, v0x5f0fe643a480_0, v0x5f0fe63d4440_0, v0x5f0fe63d2020_0;
E_0x5f0fe6033db0 .event/or E_0x5f0fe6033db0/0, E_0x5f0fe6033db0/1;
E_0x5f0fe64aa8e0/0 .event negedge, v0x5f0fe63d0e10_0;
E_0x5f0fe64aa8e0/1 .event posedge, v0x5f0fe60ca8f0_0;
E_0x5f0fe64aa8e0 .event/or E_0x5f0fe64aa8e0/0, E_0x5f0fe64aa8e0/1;
E_0x5f0fe64aa9a0 .event edge, v0x5f0fe64621d0_0;
L_0x5f0fe64f6bf0 .part v0x5f0fe63d3230_0, 6, 2;
L_0x5f0fe64f6cc0 .part v0x5f0fe63d3230_0, 5, 1;
L_0x5f0fe64f6db0 .part v0x5f0fe63d3230_0, 0, 4;
L_0x5f0fe64f6e50 .part v0x5f0fe6438d10_0, 7, 1;
L_0x5f0fe64f6f80 .part v0x5f0fe6438d10_0, 6, 1;
L_0x5f0fe64f7070 .part v0x5f0fe6438d10_0, 5, 1;
L_0x5f0fe64f7110 .part v0x5f0fe6438d10_0, 4, 1;
L_0x5f0fe64f7240 .part v0x5f0fe6438d10_0, 3, 1;
L_0x5f0fe64f7360 .part v0x5f0fe6438d10_0, 0, 3;
L_0x5f0fe64f7430 .part v0x5f0fe63d4440_0, 6, 1;
L_0x5f0fe64f7530 .part v0x5f0fe63d4440_0, 0, 3;
L_0x5f0fe64f77d0 .concat [ 4 1 3 0], v0x5f0fe6119210_0, L_0x5f0fe64f6e50, v0x5f0fe63c9990_0;
S_0x5f0fe6409ac0 .scope module, "clock_system_inst" "axioma_clock_system" 3 133, 5 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_ext";
    .port_info 1 /INPUT 1 "clk_32khz";
    .port_info 2 /INPUT 1 "reset_ext_n";
    .port_info 3 /INPUT 1 "power_on_reset_n";
    .port_info 4 /INPUT 4 "clock_select";
    .port_info 5 /INPUT 4 "clock_prescaler";
    .port_info 6 /INPUT 1 "wdt_enable";
    .port_info 7 /INPUT 4 "wdt_prescaler";
    .port_info 8 /INPUT 1 "wdt_reset_req";
    .port_info 9 /INPUT 1 "bod_enable";
    .port_info 10 /INPUT 3 "bod_level";
    .port_info 11 /INPUT 1 "vcc_voltage_ok";
    .port_info 12 /INPUT 1 "sleep_enable";
    .port_info 13 /INPUT 3 "sleep_mode";
    .port_info 14 /OUTPUT 1 "clk_cpu";
    .port_info 15 /OUTPUT 1 "clk_io";
    .port_info 16 /OUTPUT 1 "clk_adc";
    .port_info 17 /OUTPUT 1 "clk_timer_async";
    .port_info 18 /OUTPUT 1 "reset_system_n";
    .port_info 19 /OUTPUT 1 "reset_wdt_n";
    .port_info 20 /OUTPUT 1 "reset_bod_n";
    .port_info 21 /OUTPUT 8 "mcusr_reg";
    .port_info 22 /OUTPUT 8 "mcucr_reg";
    .port_info 23 /OUTPUT 1 "system_clock_ready";
    .port_info 24 /OUTPUT 4 "debug_clock_source";
    .port_info 25 /OUTPUT 16 "debug_wdt_counter";
P_0x5f0fe6250bd0 .param/l "CLK_SOURCE_EXT_CLOCK" 1 5 59, C4<0011>;
P_0x5f0fe6250c10 .param/l "CLK_SOURCE_EXT_XTAL" 1 5 58, C4<0010>;
P_0x5f0fe6250c50 .param/l "CLK_SOURCE_RC_128KHZ" 1 5 57, C4<0001>;
P_0x5f0fe6250c90 .param/l "CLK_SOURCE_RC_32KHZ" 1 5 60, C4<0100>;
P_0x5f0fe6250cd0 .param/l "CLK_SOURCE_RC_8MHZ" 1 5 56, C4<0000>;
P_0x5f0fe6250d10 .param/l "SLEEP_ADC_NOISE" 1 5 64, C4<001>;
P_0x5f0fe6250d50 .param/l "SLEEP_EXT_STANDBY" 1 5 68, C4<111>;
P_0x5f0fe6250d90 .param/l "SLEEP_IDLE" 1 5 63, C4<000>;
P_0x5f0fe6250dd0 .param/l "SLEEP_POWER_DOWN" 1 5 65, C4<010>;
P_0x5f0fe6250e10 .param/l "SLEEP_POWER_SAVE" 1 5 66, C4<011>;
P_0x5f0fe6250e50 .param/l "SLEEP_STANDBY" 1 5 67, C4<110>;
L_0x5f0fe639bac0 .functor AND 1, v0x5f0fe63c1a00_0, v0x5f0fe646b7c0_0, C4<1>, C4<1>;
L_0x5f0fe6381270 .functor AND 1, v0x5f0fe63c1a00_0, v0x5f0fe646b7c0_0, C4<1>, C4<1>;
L_0x5f0fe6462070 .functor AND 1, v0x5f0fe637a300_0, v0x5f0fe646b7c0_0, C4<1>, C4<1>;
L_0x5f0fe6209ea0 .functor BUFZ 1, v0x5f0fe64d0280_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe648ad80 .functor BUFZ 1, v0x5f0fe646b7c0_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe648ba40 .functor BUFZ 8, v0x5f0fe63dd850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64d35f0 .functor BUFZ 8, v0x5f0fe63bbde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64d36b0 .functor BUFZ 1, v0x5f0fe63bc5e0_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64d3770 .functor BUFZ 4, v0x5f0fe64d0520_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5f0fe64d37e0 .functor BUFZ 16, v0x5f0fe63a4950_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f0fe63cd7e0_0 .var "bod_counter", 7 0;
L_0x78b08a46b180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63cb7c0_0 .net "bod_enable", 0 0, L_0x78b08a46b180;  1 drivers
L_0x78b08a46b1c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ca5b0_0 .net "bod_level", 2 0, L_0x78b08a46b1c8;  1 drivers
v0x5f0fe63c93a0_0 .var "bod_reset_flag", 0 0;
v0x5f0fe63c8190_0 .net "clk_32khz", 0 0, v0x5f0fe64d0280_0;  alias, 1 drivers
v0x5f0fe63c6f80_0 .net "clk_adc", 0 0, L_0x5f0fe6462070;  alias, 1 drivers
v0x5f0fe63c5d70_0 .net "clk_cpu", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe63c3e20_0 .net "clk_ext", 0 0, v0x5f0fe64d0320_0;  alias, 1 drivers
v0x5f0fe63c2c10_0 .net "clk_io", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe63c1a00_0 .var "clk_prescaled", 0 0;
v0x5f0fe637a300_0 .var "clk_rc_128khz", 0 0;
v0x5f0fe637a590_0 .var "clk_rc_32khz", 0 0;
v0x5f0fe635a420_0 .var "clk_rc_8mhz", 0 0;
v0x5f0fe635aec0_0 .var "clk_selected", 0 0;
v0x5f0fe635b960_0 .net "clk_timer_async", 0 0, L_0x5f0fe6209ea0;  alias, 1 drivers
v0x5f0fe63a63b0_0 .net "clock_prescaler", 3 0, v0x5f0fe64d0410_0;  alias, 1 drivers
v0x5f0fe63a6570_0 .net "clock_select", 3 0, v0x5f0fe64d0520_0;  alias, 1 drivers
v0x5f0fe63bc5e0_0 .var "clock_stable", 0 0;
v0x5f0fe63f1640_0 .net "debug_clock_source", 3 0, L_0x5f0fe64d3770;  1 drivers
v0x5f0fe64045d0_0 .net "debug_wdt_counter", 15 0, L_0x5f0fe64d37e0;  1 drivers
v0x5f0fe63bbde0_0 .var "mcucr_internal", 7 0;
v0x5f0fe63bc0c0_0 .net "mcucr_reg", 7 0, L_0x5f0fe64d35f0;  alias, 1 drivers
v0x5f0fe63dd850_0 .var "mcusr_internal", 7 0;
v0x5f0fe63ddac0_0 .net "mcusr_reg", 7 0, L_0x5f0fe648ba40;  alias, 1 drivers
v0x5f0fe63f1020_0 .net "power_on_reset_n", 0 0, v0x5f0fe64d2270_0;  alias, 1 drivers
v0x5f0fe6404030_0 .var "prescaler_counter", 7 0;
v0x5f0fe6404260_0 .var "rc_128khz_counter", 15 0;
v0x5f0fe6435430_0 .var "rc_32khz_counter", 15 0;
v0x5f0fe64356a0_0 .var "rc_8mhz_counter", 7 0;
v0x5f0fe6447950_0 .net "reset_bod_n", 0 0, L_0x5f0fe64d34c0;  alias, 1 drivers
v0x5f0fe6447bc0_0 .net "reset_ext_n", 0 0, v0x5f0fe64d2360_0;  alias, 1 drivers
v0x5f0fe645b980_0 .net "reset_system_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe645bbf0_0 .net "reset_wdt_n", 0 0, L_0x5f0fe64d3420;  alias, 1 drivers
L_0x78b08a46b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6275c20_0 .net "sleep_enable", 0 0, L_0x78b08a46b210;  1 drivers
L_0x78b08a46b258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6275ce0_0 .net "sleep_mode", 2 0, L_0x78b08a46b258;  1 drivers
v0x5f0fe6275dc0_0 .net "system_clock_ready", 0 0, L_0x5f0fe64d36b0;  alias, 1 drivers
v0x5f0fe646b7c0_0 .var "system_reset_n", 0 0;
v0x5f0fe6328240_0 .net "vcc_voltage_ok", 0 0, v0x5f0fe64d2e50_0;  alias, 1 drivers
v0x5f0fe63a4950_0 .var "wdt_counter", 15 0;
L_0x78b08a46b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe639bbe0_0 .net "wdt_enable", 0 0, L_0x78b08a46b0a8;  1 drivers
L_0x78b08a46b0f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635e200_0 .net "wdt_prescaler", 3 0, L_0x78b08a46b0f0;  1 drivers
v0x5f0fe63b7740_0 .var "wdt_reset_flag", 0 0;
L_0x78b08a46b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe645a220_0 .net "wdt_reset_req", 0 0, L_0x78b08a46b138;  1 drivers
v0x5f0fe64465d0_0 .var "wdt_timeout", 0 0;
E_0x5f0fe64aab40 .event edge, v0x5f0fe63cb7c0_0, v0x5f0fe6275ce0_0, v0x5f0fe6275c20_0;
E_0x5f0fe6109490/0 .event negedge, v0x5f0fe63f1020_0;
E_0x5f0fe6109490/1 .event posedge, v0x5f0fe63c1a00_0;
E_0x5f0fe6109490 .event/or E_0x5f0fe6109490/0, E_0x5f0fe6109490/1;
E_0x5f0fe61094f0 .event edge, v0x5f0fe6447bc0_0, v0x5f0fe63f1020_0, v0x5f0fe63b7740_0, v0x5f0fe63c93a0_0;
E_0x5f0fe6109560/0 .event negedge, v0x5f0fe63f1020_0;
E_0x5f0fe6109560/1 .event posedge, v0x5f0fe637a590_0;
E_0x5f0fe6109560 .event/or E_0x5f0fe6109560/0, E_0x5f0fe6109560/1;
E_0x5f0fe61095f0/0 .event negedge, v0x5f0fe646b7c0_0;
E_0x5f0fe61095f0/1 .event posedge, v0x5f0fe637a300_0;
E_0x5f0fe61095f0 .event/or E_0x5f0fe61095f0/0, E_0x5f0fe61095f0/1;
E_0x5f0fe627a310/0 .event negedge, v0x5f0fe646b7c0_0;
E_0x5f0fe627a310/1 .event posedge, v0x5f0fe635aec0_0;
E_0x5f0fe627a310 .event/or E_0x5f0fe627a310/0, E_0x5f0fe627a310/1;
E_0x5f0fe627a540/0 .event edge, v0x5f0fe63a6570_0, v0x5f0fe635a420_0, v0x5f0fe637a300_0, v0x5f0fe63c3e20_0;
E_0x5f0fe627a540/1 .event edge, v0x5f0fe637a590_0;
E_0x5f0fe627a540 .event/or E_0x5f0fe627a540/0, E_0x5f0fe627a540/1;
E_0x5f0fe627a790/0 .event negedge, v0x5f0fe63f1020_0;
E_0x5f0fe627a790/1 .event posedge, v0x5f0fe63c3e20_0;
E_0x5f0fe627a790 .event/or E_0x5f0fe627a790/0, E_0x5f0fe627a790/1;
L_0x5f0fe64d3420 .reduce/nor v0x5f0fe63b7740_0;
L_0x5f0fe64d34c0 .reduce/nor v0x5f0fe63c93a0_0;
S_0x5f0fe6409ea0 .scope module, "cpu_core_inst" "axioma_cpu_v2" 3 163, 6 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "portb_in";
    .port_info 3 /OUTPUT 8 "portb_out";
    .port_info 4 /OUTPUT 8 "portb_ddr";
    .port_info 5 /INPUT 8 "portc_in";
    .port_info 6 /OUTPUT 8 "portc_out";
    .port_info 7 /OUTPUT 8 "portc_ddr";
    .port_info 8 /INPUT 8 "portd_in";
    .port_info 9 /OUTPUT 8 "portd_out";
    .port_info 10 /OUTPUT 8 "portd_ddr";
    .port_info 11 /INPUT 1 "int0_pin";
    .port_info 12 /INPUT 1 "int1_pin";
    .port_info 13 /INPUT 1 "uart_rx";
    .port_info 14 /OUTPUT 1 "uart_tx";
    .port_info 15 /INPUT 1 "spi_miso";
    .port_info 16 /OUTPUT 1 "spi_mosi";
    .port_info 17 /OUTPUT 1 "spi_sck";
    .port_info 18 /OUTPUT 1 "spi_ss";
    .port_info 19 /INPUT 1 "sda";
    .port_info 20 /INPUT 1 "scl";
    .port_info 21 /INPUT 8 "adc_channels";
    .port_info 22 /INPUT 1 "bootloader_enable";
    .port_info 23 /OUTPUT 1 "cpu_halted";
    .port_info 24 /OUTPUT 8 "status_reg";
    .port_info 25 /OUTPUT 1 "watchdog_reset";
    .port_info 26 /OUTPUT 16 "debug_pc";
    .port_info 27 /OUTPUT 16 "debug_instruction";
    .port_info 28 /OUTPUT 16 "debug_stack_pointer";
    .port_info 29 /OUTPUT 8 "debug_sreg";
    .port_info 30 /OUTPUT 1 "debug_interrupt_active";
P_0x5f0fe640b280 .param/l "STATE_DECODE" 1 6 57, C4<001>;
P_0x5f0fe640b2c0 .param/l "STATE_EXECUTE" 1 6 58, C4<010>;
P_0x5f0fe640b300 .param/l "STATE_FETCH" 1 6 56, C4<000>;
P_0x5f0fe640b340 .param/l "STATE_HALT" 1 6 61, C4<111>;
P_0x5f0fe640b380 .param/l "STATE_INTERRUPT" 1 6 60, C4<100>;
P_0x5f0fe640b3c0 .param/l "STATE_MEMORY" 1 6 59, C4<011>;
L_0x5f0fe64e6fb0 .functor NOT 1, L_0x5f0fe648ad80, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64e7ab0 .functor BUFZ 8, v0x5f0fe6387440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64e7b20 .functor BUFZ 16, v0x5f0fe63a8e70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64e7b90 .functor BUFZ 16, v0x5f0fe63ab590_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64e7c30 .functor BUFZ 16, v0x5f0fe6407980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64e7cf0 .functor BUFZ 8, v0x5f0fe6387440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64e7da0 .functor BUFZ 1, v0x5f0fe645f6c0_0, C4<0>, C4<0>, C4<0>;
L_0x78b08a46c2a8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64060e0_0 .net/2u *"_ivl_110", 2 0, L_0x78b08a46c2a8;  1 drivers
v0x5f0fe64061c0_0 .net "adc_channels", 7 0, v0x5f0fe64cfef0_0;  alias, 1 drivers
v0x5f0fe6405700_0 .net "alu_flag_c", 0 0, v0x5f0fe64049a0_0;  1 drivers
v0x5f0fe64057a0_0 .net "alu_flag_h", 0 0, v0x5f0fe6408810_0;  1 drivers
v0x5f0fe63f4e70_0 .net "alu_flag_n", 0 0, v0x5f0fe6407370_0;  1 drivers
v0x5f0fe63f4f10_0 .net "alu_flag_s", 0 0, v0x5f0fe64068f0_0;  1 drivers
v0x5f0fe63f43f0_0 .net "alu_flag_v", 0 0, v0x5f0fe6295130_0;  1 drivers
v0x5f0fe63f44c0_0 .net "alu_flag_z", 0 0, v0x5f0fe6406990_0;  1 drivers
v0x5f0fe63f3ee0_0 .net "alu_operand_b", 7 0, L_0x5f0fe64d38b0;  1 drivers
v0x5f0fe63f3fb0_0 .net "alu_result", 7 0, v0x5f0fe63f2270_0;  1 drivers
v0x5f0fe63f3160_0 .var "alu_update_flags", 0 0;
v0x5f0fe63f3200_0 .net "bootloader_enable", 0 0, v0x5f0fe64d01e0_0;  alias, 1 drivers
v0x5f0fe63f2bc0_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe63f2c60_0 .net "cpu_halted", 0 0, L_0x5f0fe64e7930;  alias, 1 drivers
v0x5f0fe63f26b0_0 .var "cpu_state", 2 0;
v0x5f0fe63f2750_0 .net "debug_instruction", 15 0, L_0x5f0fe64e7b90;  alias, 1 drivers
v0x5f0fe6436630_0 .net "debug_interrupt_active", 0 0, L_0x5f0fe64e7da0;  alias, 1 drivers
v0x5f0fe64366d0_0 .net "debug_pc", 15 0, L_0x5f0fe64e7b20;  alias, 1 drivers
v0x5f0fe64361b0_0 .net "debug_sreg", 7 0, L_0x5f0fe64e7cf0;  alias, 1 drivers
v0x5f0fe6436290_0 .net "debug_stack_pointer", 15 0, L_0x5f0fe64e7c30;  alias, 1 drivers
v0x5f0fe6435dc0_0 .net "dec_alu_op", 4 0, v0x5f0fe6438420_0;  1 drivers
v0x5f0fe6435e80_0 .net "dec_alu_use_immediate", 0 0, v0x5f0fe64384e0_0;  1 drivers
v0x5f0fe643a620_0 .net "dec_bit_clear", 0 0, v0x5f0fe6437a30_0;  1 drivers
v0x5f0fe643a6f0_0 .net "dec_bit_num", 2 0, v0x5f0fe6437af0_0;  1 drivers
v0x5f0fe6439a00_0 .net "dec_bit_set", 0 0, v0x5f0fe64375f0_0;  1 drivers
v0x5f0fe6439ad0_0 .net "dec_branch_condition", 3 0, v0x5f0fe6437690_0;  1 drivers
v0x5f0fe6437f10_0 .net "dec_branch_en", 0 0, v0x5f0fe644d990_0;  1 drivers
v0x5f0fe6437fe0_0 .net "dec_branch_offset", 11 0, v0x5f0fe644da50_0;  1 drivers
v0x5f0fe6437050_0 .net "dec_call_en", 0 0, v0x5f0fe644a2b0_0;  1 drivers
v0x5f0fe6437120_0 .net "dec_immediate", 7 0, v0x5f0fe62de260_0;  1 drivers
v0x5f0fe6436b40_0 .net "dec_instruction_decoded", 0 0, v0x5f0fe6387070_0;  1 drivers
v0x5f0fe6436c10_0 .net "dec_io_addr", 5 0, v0x5f0fe6386da0_0;  1 drivers
v0x5f0fe6448de0_0 .net "dec_io_read", 0 0, v0x5f0fe6386e60_0;  1 drivers
v0x5f0fe617e040_0 .net "dec_io_write", 0 0, v0x5f0fe63863a0_0;  1 drivers
v0x5f0fe617e110_0 .net "dec_jump_addr", 21 0, v0x5f0fe633cb30_0;  1 drivers
v0x5f0fe617e1e0_0 .net "dec_jump_en", 0 0, v0x5f0fe635e950_0;  1 drivers
v0x5f0fe6448e80_0 .net "dec_mem_mode", 2 0, v0x5f0fe63b00b0_0;  1 drivers
v0x5f0fe64488d0_0 .net "dec_mem_read", 0 0, v0x5f0fe60a4f10_0;  1 drivers
v0x5f0fe6448970_0 .net "dec_mem_write", 0 0, v0x5f0fe60a4fd0_0;  1 drivers
v0x5f0fe64483c0_0 .net "dec_pointer_post_inc", 0 0, v0x5f0fe63af960_0;  1 drivers
v0x5f0fe6448460_0 .net "dec_pointer_pre_dec", 0 0, v0x5f0fe63afa20_0;  1 drivers
v0x5f0fe644cf00_0 .net "dec_pointer_sel", 1 0, v0x5f0fe63af5a0_0;  1 drivers
v0x5f0fe644cfa0_0 .net "dec_rd_addr", 4 0, v0x5f0fe63aea60_0;  1 drivers
v0x5f0fe644bc40_0 .net "dec_rd_write_en", 0 0, v0x5f0fe63ae6a0_0;  1 drivers
v0x5f0fe644bce0_0 .net "dec_ret_en", 0 0, v0x5f0fe633c4c0_0;  1 drivers
v0x5f0fe644a750_0 .net "dec_rs1_addr", 4 0, v0x5f0fe635b210_0;  1 drivers
v0x5f0fe644a840_0 .net "dec_rs2_addr", 4 0, v0x5f0fe635a770_0;  1 drivers
v0x5f0fe6449d10_0 .net "dec_sreg_mask", 7 0, v0x5f0fe62fb600_0;  1 drivers
v0x5f0fe6449db0_0 .net "dec_sreg_update", 0 0, v0x5f0fe639ab90_0;  1 drivers
v0x5f0fe6449800_0 .net "dec_stack_pop", 0 0, v0x5f0fe639ac50_0;  1 drivers
v0x5f0fe64498a0_0 .net "dec_stack_pop_pc", 0 0, v0x5f0fe639a7e0_0;  1 drivers
v0x5f0fe64492f0_0 .net "dec_stack_push", 0 0, v0x5f0fe639a8a0_0;  1 drivers
v0x5f0fe6449390_0 .net "dec_stack_push_pc", 0 0, v0x5f0fe639a430_0;  1 drivers
v0x5f0fe63d8fb0_0 .net "dec_unsupported_instruction", 0 0, v0x5f0fe639a4f0_0;  1 drivers
v0x5f0fe63d9050_0 .net "dec_use_pointer", 0 0, v0x5f0fe639a080_0;  1 drivers
v0x5f0fe63d7410_0 .net "flash_prog_data", 15 0, v0x5f0fe63e5410_0;  1 drivers
v0x5f0fe63d74b0_0 .var "flash_prog_read", 0 0;
v0x5f0fe63ab8e0_0 .net "flash_prog_ready", 0 0, v0x5f0fe63e50d0_0;  1 drivers
v0x5f0fe63ab980_0 .var/i "i", 31 0;
v0x5f0fe63ab590_0 .var "instruction_reg", 15 0;
v0x5f0fe63ab660_0 .var "instruction_valid", 0 0;
v0x5f0fe63ab240_0 .net "int0_pin", 0 0, v0x5f0fe64d1370_0;  alias, 1 drivers
v0x5f0fe63ab310_0 .net "int1_pin", 0 0, v0x5f0fe64d1410_0;  alias, 1 drivers
v0x5f0fe633d5b0_0 .var "interrupt_ack", 0 0;
v0x5f0fe633d650_0 .net "interrupt_in_progress", 0 0, v0x5f0fe645f6c0_0;  1 drivers
v0x5f0fe63a9dc0_0 .net "interrupt_request", 0 0, v0x5f0fe645f780_0;  1 drivers
v0x5f0fe63a9e60_0 .var "interrupt_return_addr", 15 0;
v0x5f0fe63a9ab0_0 .net "interrupt_vector", 5 0, v0x5f0fe62fbbf0_0;  1 drivers
v0x5f0fe63a9b80_0 .var "io_addr", 5 0;
v0x5f0fe63a97a0_0 .var "io_data_in", 7 0;
v0x5f0fe63a9870_0 .net "io_data_out", 7 0, v0x5f0fe63e0b30_0;  1 drivers
v0x5f0fe63a9490_0 .var "io_read", 0 0;
v0x5f0fe63a9560 .array "io_registers", 63 0, 7 0;
v0x5f0fe63a9180_0 .var "io_write", 0 0;
v0x5f0fe63a9250_0 .var "next_state", 2 0;
v0x5f0fe63a8e70_0 .var "pc", 15 0;
v0x5f0fe63a8f60_0 .net "portb_ddr", 7 0, L_0x78b08a46c338;  alias, 1 drivers
v0x5f0fe63a8b60_0 .net "portb_in", 7 0, v0x5f0fe64d1ba0_0;  alias, 1 drivers
v0x5f0fe63a8c40_0 .net "portb_out", 7 0, L_0x78b08a46c2f0;  alias, 1 drivers
L_0x78b08a46c3c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63a8850_0 .net "portc_ddr", 7 0, L_0x78b08a46c3c8;  1 drivers
v0x5f0fe63a8930_0 .net "portc_in", 7 0, L_0x5f0fe64e80a0;  1 drivers
L_0x78b08a46c380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63a8540_0 .net "portc_out", 7 0, L_0x78b08a46c380;  1 drivers
v0x5f0fe63a8600_0 .net "portd_ddr", 7 0, L_0x78b08a46c458;  alias, 1 drivers
v0x5f0fe63a8230_0 .net "portd_in", 7 0, v0x5f0fe64d21b0_0;  alias, 1 drivers
v0x5f0fe63a8310_0 .net "portd_out", 7 0, L_0x78b08a46c410;  alias, 1 drivers
v0x5f0fe633d0a0_0 .var "reg_rd_data", 7 0;
v0x5f0fe633d190_0 .var "reg_rd_write_en", 0 0;
v0x5f0fe63a7f20_0 .net "reg_rs1_data", 7 0, L_0x5f0fe64d4cc0;  1 drivers
v0x5f0fe63a8010_0 .net "reg_rs2_data", 7 0, L_0x5f0fe64d55c0;  1 drivers
v0x5f0fe63a7c10_0 .net "reg_x_pointer", 15 0, L_0x5f0fe64d5680;  1 drivers
v0x5f0fe63a7cb0_0 .net "reg_y_pointer", 15 0, L_0x5f0fe64d5770;  1 drivers
v0x5f0fe63a7900_0 .net "reg_z_pointer", 15 0, L_0x5f0fe64d58a0;  1 drivers
v0x5f0fe63a79d0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe63a75f0_0 .var "return_from_interrupt", 0 0;
L_0x78b08a46c698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63a7690_0 .net "scl", 0 0, L_0x78b08a46c698;  1 drivers
L_0x78b08a46c650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63a72e0_0 .net "sda", 0 0, L_0x78b08a46c650;  1 drivers
v0x5f0fe63a7380_0 .net "spi_miso", 0 0, v0x5f0fe64d27b0_0;  alias, 1 drivers
v0x5f0fe63a6fd0_0 .net8 "spi_mosi", 0 0, RS_0x78b08a4bc658;  alias, 2 drivers
v0x5f0fe63a7090_0 .net8 "spi_sck", 0 0, RS_0x78b08a4bc688;  alias, 2 drivers
v0x5f0fe63a6cc0_0 .net8 "spi_ss", 0 0, RS_0x78b08a4bc6b8;  alias, 2 drivers
v0x5f0fe63a6d60_0 .var "sram_data_addr", 15 0;
v0x5f0fe63a69b0_0 .var "sram_data_in", 7 0;
v0x5f0fe63a6a80_0 .net "sram_data_out", 7 0, v0x5f0fe63e1e90_0;  1 drivers
v0x5f0fe63a6730_0 .var "sram_data_read", 0 0;
v0x5f0fe63a6800_0 .net "sram_data_ready", 0 0, v0x5f0fe63e1980_0;  1 drivers
v0x5f0fe6387370_0 .var "sram_data_write", 0 0;
v0x5f0fe6387440_0 .var "sreg", 7 0;
v0x5f0fe63869b0_0 .net "sreg_c", 0 0, L_0x5f0fe64d3a40;  1 drivers
v0x5f0fe6386a50_0 .net "sreg_h", 0 0, L_0x5f0fe64d3f30;  1 drivers
v0x5f0fe63866a0_0 .net "sreg_i", 0 0, L_0x5f0fe64d4110;  1 drivers
v0x5f0fe6386740_0 .net "sreg_n", 0 0, L_0x5f0fe64d3c70;  1 drivers
v0x5f0fe635f640_0 .net "sreg_s", 0 0, L_0x5f0fe64d3e50;  1 drivers
v0x5f0fe635f6e0_0 .net "sreg_t", 0 0, L_0x5f0fe64d4020;  1 drivers
v0x5f0fe635f300_0 .net "sreg_v", 0 0, L_0x5f0fe64d3d60;  1 drivers
v0x5f0fe635f3d0_0 .net "sreg_z", 0 0, L_0x5f0fe64d3b30;  1 drivers
v0x5f0fe635efc0_0 .var "stack_data_16_in", 15 0;
v0x5f0fe635f090_0 .net "stack_data_16_out", 15 0, v0x5f0fe64083e0_0;  1 drivers
v0x5f0fe635ec80_0 .var "stack_data_in", 7 0;
v0x5f0fe635ed50_0 .net "stack_data_out", 7 0, v0x5f0fe6407ed0_0;  1 drivers
v0x5f0fe633e9f0_0 .net "stack_pointer", 15 0, v0x5f0fe6407980_0;  1 drivers
v0x5f0fe633eac0_0 .var "stack_pop", 0 0;
v0x5f0fe633e4e0_0 .var "stack_pop_16bit", 0 0;
v0x5f0fe633e5b0_0 .var "stack_push", 0 0;
v0x5f0fe633dfd0_0 .var "stack_push_16bit", 0 0;
v0x5f0fe633e0a0_0 .net "status_reg", 7 0, L_0x5f0fe64e7ab0;  alias, 1 drivers
v0x5f0fe633dac0_0 .net "uart_rx", 0 0, v0x5f0fe64d2d10_0;  alias, 1 drivers
v0x5f0fe633db60_0 .net8 "uart_tx", 0 0, RS_0x78b08a4bc7a8;  alias, 2 drivers
L_0x78b08a46c5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ac8b0_0 .net "watchdog_reset", 0 0, L_0x78b08a46c5c0;  1 drivers
E_0x5f0fe6435780/0 .event edge, v0x5f0fe63f26b0_0, v0x5f0fe63f2270_0, v0x5f0fe645f780_0, v0x5f0fe643ac50_0;
E_0x5f0fe6435780/1 .event edge, v0x5f0fe645f6c0_0, v0x5f0fe63e50d0_0, v0x5f0fe6387070_0, v0x5f0fe639a4f0_0;
E_0x5f0fe6435780/2 .event edge, v0x5f0fe63ae6a0_0, v0x5f0fe60a4f10_0, v0x5f0fe60a4fd0_0, v0x5f0fe639a8a0_0;
E_0x5f0fe6435780/3 .event edge, v0x5f0fe639ac50_0, v0x5f0fe64063f0_0, v0x5f0fe63e1980_0;
E_0x5f0fe6435780 .event/or E_0x5f0fe6435780/0, E_0x5f0fe6435780/1, E_0x5f0fe6435780/2, E_0x5f0fe6435780/3;
L_0x5f0fe64d38b0 .functor MUXZ 8, L_0x5f0fe64d55c0, v0x5f0fe62de260_0, v0x5f0fe64384e0_0, C4<>;
L_0x5f0fe64d3a40 .part v0x5f0fe6387440_0, 0, 1;
L_0x5f0fe64d3b30 .part v0x5f0fe6387440_0, 1, 1;
L_0x5f0fe64d3c70 .part v0x5f0fe6387440_0, 2, 1;
L_0x5f0fe64d3d60 .part v0x5f0fe6387440_0, 3, 1;
L_0x5f0fe64d3e50 .part v0x5f0fe6387440_0, 4, 1;
L_0x5f0fe64d3f30 .part v0x5f0fe6387440_0, 5, 1;
L_0x5f0fe64d4020 .part v0x5f0fe6387440_0, 6, 1;
L_0x5f0fe64d4110 .part v0x5f0fe6387440_0, 7, 1;
L_0x5f0fe64e7930 .cmp/eq 3, v0x5f0fe63f26b0_0, L_0x78b08a46c2a8;
S_0x5f0fe640b600 .scope module, "alu_inst" "axioma_alu" 6 232, 7 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "operand_a";
    .port_info 3 /INPUT 8 "operand_b";
    .port_info 4 /INPUT 5 "alu_op";
    .port_info 5 /INPUT 1 "flag_c_in";
    .port_info 6 /INPUT 1 "flag_z_in";
    .port_info 7 /INPUT 1 "flag_n_in";
    .port_info 8 /INPUT 1 "flag_v_in";
    .port_info 9 /INPUT 1 "flag_s_in";
    .port_info 10 /INPUT 1 "flag_h_in";
    .port_info 11 /OUTPUT 8 "result";
    .port_info 12 /OUTPUT 1 "flag_c_out";
    .port_info 13 /OUTPUT 1 "flag_z_out";
    .port_info 14 /OUTPUT 1 "flag_n_out";
    .port_info 15 /OUTPUT 1 "flag_v_out";
    .port_info 16 /OUTPUT 1 "flag_s_out";
    .port_info 17 /OUTPUT 1 "flag_h_out";
P_0x5f0fe64acbb0 .param/l "ALU_ADC" 1 7 36, C4<00001>;
P_0x5f0fe64acbf0 .param/l "ALU_ADD" 1 7 35, C4<00000>;
P_0x5f0fe64acc30 .param/l "ALU_AND" 1 7 39, C4<00100>;
P_0x5f0fe64acc70 .param/l "ALU_ASR" 1 7 50, C4<01111>;
P_0x5f0fe64accb0 .param/l "ALU_COM" 1 7 42, C4<00111>;
P_0x5f0fe64accf0 .param/l "ALU_CP" 1 7 52, C4<10001>;
P_0x5f0fe64acd30 .param/l "ALU_CPC" 1 7 53, C4<10010>;
P_0x5f0fe64acd70 .param/l "ALU_DEC" 1 7 45, C4<01010>;
P_0x5f0fe64acdb0 .param/l "ALU_EOR" 1 7 41, C4<00110>;
P_0x5f0fe64acdf0 .param/l "ALU_INC" 1 7 44, C4<01001>;
P_0x5f0fe64ace30 .param/l "ALU_LSL" 1 7 46, C4<01011>;
P_0x5f0fe64ace70 .param/l "ALU_LSR" 1 7 47, C4<01100>;
P_0x5f0fe64aceb0 .param/l "ALU_NEG" 1 7 43, C4<01000>;
P_0x5f0fe64acef0 .param/l "ALU_OR" 1 7 40, C4<00101>;
P_0x5f0fe64acf30 .param/l "ALU_PASS" 1 7 55, C4<11111>;
P_0x5f0fe64acf70 .param/l "ALU_ROL" 1 7 48, C4<01101>;
P_0x5f0fe64acfb0 .param/l "ALU_ROR" 1 7 49, C4<01110>;
P_0x5f0fe64acff0 .param/l "ALU_SBC" 1 7 38, C4<00011>;
P_0x5f0fe64ad030 .param/l "ALU_SUB" 1 7 37, C4<00010>;
P_0x5f0fe64ad070 .param/l "ALU_SWAP" 1 7 51, C4<10000>;
P_0x5f0fe64ad0b0 .param/l "ALU_TST" 1 7 54, C4<10011>;
L_0x78b08a46b528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64327c0_0 .net/2u *"_ivl_0", 0 0, L_0x78b08a46b528;  1 drivers
L_0x78b08a46b5b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64100f0_0 .net/2u *"_ivl_10", 4 0, L_0x78b08a46b5b8;  1 drivers
v0x5f0fe6339700_0 .net *"_ivl_12", 0 0, L_0x5f0fe64e5df0;  1 drivers
L_0x78b08a46b600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63397a0_0 .net/2u *"_ivl_14", 7 0, L_0x78b08a46b600;  1 drivers
v0x5f0fe646b920_0 .net *"_ivl_16", 8 0, L_0x5f0fe64e5ee0;  1 drivers
L_0x78b08a46b648 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ab040_0 .net/2u *"_ivl_18", 8 0, L_0x78b08a46b648;  1 drivers
v0x5f0fe63aa510_0 .net *"_ivl_2", 8 0, L_0x5f0fe64e5ab0;  1 drivers
v0x5f0fe6398c70_0 .net *"_ivl_20", 8 0, L_0x5f0fe64e5fd0;  1 drivers
L_0x78b08a46b690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63860c0_0 .net/2u *"_ivl_24", 0 0, L_0x78b08a46b690;  1 drivers
v0x5f0fe635e640_0 .net *"_ivl_26", 8 0, L_0x5f0fe64e62e0;  1 drivers
L_0x78b08a46b6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63acea0_0 .net/2u *"_ivl_28", 0 0, L_0x78b08a46b6d8;  1 drivers
v0x5f0fe64387f0_0 .net *"_ivl_30", 8 0, L_0x5f0fe64e6420;  1 drivers
v0x5f0fe644aae0_0 .net *"_ivl_32", 8 0, L_0x5f0fe64e64c0;  1 drivers
L_0x78b08a46b720 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6387f70_0 .net/2u *"_ivl_34", 4 0, L_0x78b08a46b720;  1 drivers
v0x5f0fe645f280_0 .net *"_ivl_36", 0 0, L_0x5f0fe64e6660;  1 drivers
L_0x78b08a46b768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6339e00_0 .net/2u *"_ivl_38", 7 0, L_0x78b08a46b768;  1 drivers
L_0x78b08a46b570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6338e20_0 .net/2u *"_ivl_4", 0 0, L_0x78b08a46b570;  1 drivers
v0x5f0fe63e5870_0 .net *"_ivl_40", 8 0, L_0x5f0fe64e6700;  1 drivers
L_0x78b08a46b7b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63e43d0_0 .net/2u *"_ivl_42", 8 0, L_0x78b08a46b7b0;  1 drivers
v0x5f0fe63e3c40_0 .net *"_ivl_44", 8 0, L_0x5f0fe64e68a0;  1 drivers
v0x5f0fe63e32f0_0 .net *"_ivl_6", 8 0, L_0x5f0fe64e5b50;  1 drivers
v0x5f0fe63e2e50_0 .net *"_ivl_8", 8 0, L_0x5f0fe64e5c40;  1 drivers
v0x5f0fe63e04e0_0 .net "add_result", 8 0, L_0x5f0fe64e61a0;  1 drivers
v0x5f0fe6405220_0 .net "alu_op", 4 0, v0x5f0fe6438420_0;  alias, 1 drivers
v0x5f0fe6404de0_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe6404e80_0 .net "flag_c_in", 0 0, L_0x5f0fe64d3a40;  alias, 1 drivers
v0x5f0fe64049a0_0 .var "flag_c_out", 0 0;
v0x5f0fe6404a40_0 .net "flag_h_in", 0 0, L_0x5f0fe64d3f30;  alias, 1 drivers
v0x5f0fe6408810_0 .var "flag_h_out", 0 0;
v0x5f0fe64088d0_0 .net "flag_n_in", 0 0, L_0x5f0fe64d3c70;  alias, 1 drivers
v0x5f0fe6407370_0 .var "flag_n_out", 0 0;
v0x5f0fe6407410_0 .net "flag_s_in", 0 0, L_0x5f0fe64d3e50;  alias, 1 drivers
v0x5f0fe64068f0_0 .var "flag_s_out", 0 0;
v0x5f0fe6295070_0 .net "flag_v_in", 0 0, L_0x5f0fe64d3d60;  alias, 1 drivers
v0x5f0fe6295130_0 .var "flag_v_out", 0 0;
v0x5f0fe62951f0_0 .net "flag_z_in", 0 0, L_0x5f0fe64d3b30;  alias, 1 drivers
v0x5f0fe6406990_0 .var "flag_z_out", 0 0;
v0x5f0fe64063f0_0 .net "operand_a", 7 0, L_0x5f0fe64d4cc0;  alias, 1 drivers
v0x5f0fe6405ca0_0 .net "operand_b", 7 0, L_0x5f0fe64d38b0;  alias, 1 drivers
v0x5f0fe63f21d0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe63f2270_0 .var "result", 7 0;
v0x5f0fe63f1d90_0 .net "sub_result", 8 0, L_0x5f0fe64e69e0;  1 drivers
E_0x5f0fe64466d0/0 .event edge, v0x5f0fe6404e80_0, v0x5f0fe6295070_0, v0x5f0fe6404a40_0, v0x5f0fe6405220_0;
E_0x5f0fe64466d0/1 .event edge, v0x5f0fe63e04e0_0, v0x5f0fe64063f0_0, v0x5f0fe6405ca0_0, v0x5f0fe63f2270_0;
E_0x5f0fe64466d0/2 .event edge, v0x5f0fe63f1d90_0, v0x5f0fe6407370_0, v0x5f0fe6295130_0;
E_0x5f0fe64466d0 .event/or E_0x5f0fe64466d0/0, E_0x5f0fe64466d0/1, E_0x5f0fe64466d0/2;
L_0x5f0fe64e5ab0 .concat [ 8 1 0 0], L_0x5f0fe64d4cc0, L_0x78b08a46b528;
L_0x5f0fe64e5b50 .concat [ 8 1 0 0], L_0x5f0fe64d38b0, L_0x78b08a46b570;
L_0x5f0fe64e5c40 .arith/sum 9, L_0x5f0fe64e5ab0, L_0x5f0fe64e5b50;
L_0x5f0fe64e5df0 .cmp/eq 5, v0x5f0fe6438420_0, L_0x78b08a46b5b8;
L_0x5f0fe64e5ee0 .concat [ 1 8 0 0], L_0x5f0fe64d3a40, L_0x78b08a46b600;
L_0x5f0fe64e5fd0 .functor MUXZ 9, L_0x78b08a46b648, L_0x5f0fe64e5ee0, L_0x5f0fe64e5df0, C4<>;
L_0x5f0fe64e61a0 .arith/sum 9, L_0x5f0fe64e5c40, L_0x5f0fe64e5fd0;
L_0x5f0fe64e62e0 .concat [ 8 1 0 0], L_0x5f0fe64d4cc0, L_0x78b08a46b690;
L_0x5f0fe64e6420 .concat [ 8 1 0 0], L_0x5f0fe64d38b0, L_0x78b08a46b6d8;
L_0x5f0fe64e64c0 .arith/sub 9, L_0x5f0fe64e62e0, L_0x5f0fe64e6420;
L_0x5f0fe64e6660 .cmp/eq 5, v0x5f0fe6438420_0, L_0x78b08a46b720;
L_0x5f0fe64e6700 .concat [ 1 8 0 0], L_0x5f0fe64d3a40, L_0x78b08a46b768;
L_0x5f0fe64e68a0 .functor MUXZ 9, L_0x78b08a46b7b0, L_0x5f0fe64e6700, L_0x5f0fe64e6660, C4<>;
L_0x5f0fe64e69e0 .arith/sub 9, L_0x5f0fe64e64c0, L_0x5f0fe64e68a0;
S_0x5f0fe640b980 .scope function.vec4.s1, "branch_taken" "branch_taken" 6 358, 6 358 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
; Variable branch_taken is vec4 return value of scope S_0x5f0fe640b980
v0x5f0fe63f19b0_0 .var "condition", 3 0;
v0x5f0fe63f4900_0 .var "sreg_val", 7 0;
TD_axioma_cpu_v4_tb.dut.cpu_core_inst.branch_taken ;
    %load/vec4 v0x5f0fe63f19b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 1, 2;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 1, 2;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 0, 2;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 0, 2;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 2, 3;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 2, 3;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 3, 3;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 3, 3;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 4, 4;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x5f0fe63f4900_0;
    %parti/s 1, 4, 4;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x5f0fe63e4830 .scope module, "decoder_inst" "axioma_decoder_v2" 6 167, 8 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 1 "instruction_valid";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 1 "rd_write_en";
    .port_info 8 /OUTPUT 5 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_use_immediate";
    .port_info 10 /OUTPUT 8 "immediate";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 3 "mem_mode";
    .port_info 14 /OUTPUT 1 "use_pointer";
    .port_info 15 /OUTPUT 2 "pointer_sel";
    .port_info 16 /OUTPUT 1 "pointer_post_inc";
    .port_info 17 /OUTPUT 1 "pointer_pre_dec";
    .port_info 18 /OUTPUT 1 "stack_push";
    .port_info 19 /OUTPUT 1 "stack_pop";
    .port_info 20 /OUTPUT 1 "stack_push_pc";
    .port_info 21 /OUTPUT 1 "stack_pop_pc";
    .port_info 22 /OUTPUT 1 "branch_en";
    .port_info 23 /OUTPUT 4 "branch_condition";
    .port_info 24 /OUTPUT 12 "branch_offset";
    .port_info 25 /OUTPUT 1 "jump_en";
    .port_info 26 /OUTPUT 22 "jump_addr";
    .port_info 27 /OUTPUT 1 "call_en";
    .port_info 28 /OUTPUT 1 "ret_en";
    .port_info 29 /OUTPUT 1 "io_read";
    .port_info 30 /OUTPUT 1 "io_write";
    .port_info 31 /OUTPUT 6 "io_addr";
    .port_info 32 /OUTPUT 1 "bit_set";
    .port_info 33 /OUTPUT 1 "bit_clear";
    .port_info 34 /OUTPUT 3 "bit_num";
    .port_info 35 /OUTPUT 1 "sreg_update";
    .port_info 36 /OUTPUT 8 "sreg_mask";
    .port_info 37 /OUTPUT 1 "instruction_decoded";
    .port_info 38 /OUTPUT 1 "unsupported_instruction";
    .port_info 39 /OUTPUT 1 "is_16bit_instruction";
    .port_info 40 /OUTPUT 16 "debug_opcode";
P_0x5f0fe64ad100 .param/l "ALU_ADC" 1 8 109, C4<00001>;
P_0x5f0fe64ad140 .param/l "ALU_ADD" 1 8 108, C4<00000>;
P_0x5f0fe64ad180 .param/l "ALU_AND" 1 8 112, C4<00100>;
P_0x5f0fe64ad1c0 .param/l "ALU_ASR" 1 8 123, C4<01111>;
P_0x5f0fe64ad200 .param/l "ALU_COM" 1 8 115, C4<00111>;
P_0x5f0fe64ad240 .param/l "ALU_CP" 1 8 125, C4<10001>;
P_0x5f0fe64ad280 .param/l "ALU_CPC" 1 8 126, C4<10010>;
P_0x5f0fe64ad2c0 .param/l "ALU_DEC" 1 8 118, C4<01010>;
P_0x5f0fe64ad300 .param/l "ALU_EOR" 1 8 114, C4<00110>;
P_0x5f0fe64ad340 .param/l "ALU_INC" 1 8 117, C4<01001>;
P_0x5f0fe64ad380 .param/l "ALU_LSL" 1 8 119, C4<01011>;
P_0x5f0fe64ad3c0 .param/l "ALU_LSR" 1 8 120, C4<01100>;
P_0x5f0fe64ad400 .param/l "ALU_NEG" 1 8 116, C4<01000>;
P_0x5f0fe64ad440 .param/l "ALU_OR" 1 8 113, C4<00101>;
P_0x5f0fe64ad480 .param/l "ALU_PASS" 1 8 128, C4<11111>;
P_0x5f0fe64ad4c0 .param/l "ALU_ROL" 1 8 121, C4<01101>;
P_0x5f0fe64ad500 .param/l "ALU_ROR" 1 8 122, C4<01110>;
P_0x5f0fe64ad540 .param/l "ALU_SBC" 1 8 111, C4<00011>;
P_0x5f0fe64ad580 .param/l "ALU_SUB" 1 8 110, C4<00010>;
P_0x5f0fe64ad5c0 .param/l "ALU_SWAP" 1 8 124, C4<10000>;
P_0x5f0fe64ad600 .param/l "ALU_TST" 1 8 127, C4<10011>;
P_0x5f0fe64ad640 .param/l "BRANCH_CC" 1 8 99, C4<0100>;
P_0x5f0fe64ad680 .param/l "BRANCH_CS" 1 8 98, C4<0011>;
P_0x5f0fe64ad6c0 .param/l "BRANCH_EQ" 1 8 96, C4<0001>;
P_0x5f0fe64ad700 .param/l "BRANCH_GE" 1 8 105, C4<1010>;
P_0x5f0fe64ad740 .param/l "BRANCH_LT" 1 8 104, C4<1001>;
P_0x5f0fe64ad780 .param/l "BRANCH_MI" 1 8 100, C4<0101>;
P_0x5f0fe64ad7c0 .param/l "BRANCH_NE" 1 8 97, C4<0010>;
P_0x5f0fe64ad800 .param/l "BRANCH_PL" 1 8 101, C4<0110>;
P_0x5f0fe64ad840 .param/l "BRANCH_VC" 1 8 103, C4<1000>;
P_0x5f0fe64ad880 .param/l "BRANCH_VS" 1 8 102, C4<0111>;
P_0x5f0fe64ad8c0 .param/l "MEM_DIRECT" 1 8 88, C4<000>;
P_0x5f0fe64ad900 .param/l "MEM_DISP" 1 8 92, C4<100>;
P_0x5f0fe64ad940 .param/l "MEM_INDIRECT" 1 8 89, C4<001>;
P_0x5f0fe64ad980 .param/l "MEM_IO" 1 8 93, C4<101>;
P_0x5f0fe64ad9c0 .param/l "MEM_POST_INC" 1 8 90, C4<010>;
P_0x5f0fe64ada00 .param/l "MEM_PRE_DEC" 1 8 91, C4<011>;
v0x5f0fe63f49c0_0 .net *"_ivl_13", 0 0, L_0x5f0fe64d4610;  1 drivers
v0x5f0fe63f3970_0 .net *"_ivl_15", 3 0, L_0x5f0fe64d46f0;  1 drivers
v0x5f0fe63f3470_0 .net *"_ivl_23", 3 0, L_0x5f0fe64d4b80;  1 drivers
v0x5f0fe63f3530_0 .net *"_ivl_25", 3 0, L_0x5f0fe64d4c20;  1 drivers
v0x5f0fe643b130_0 .net *"_ivl_3", 2 0, L_0x5f0fe64d42f0;  1 drivers
L_0x78b08a46b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6438eb0_0 .net *"_ivl_7", 0 0, L_0x78b08a46b2a0;  1 drivers
v0x5f0fe6438420_0 .var "alu_op", 4 0;
v0x5f0fe64384e0_0 .var "alu_use_immediate", 0 0;
v0x5f0fe6437a30_0 .var "bit_clear", 0 0;
v0x5f0fe6437af0_0 .var "bit_num", 2 0;
v0x5f0fe64375f0_0 .var "bit_set", 0 0;
v0x5f0fe6437690_0 .var "branch_condition", 3 0;
v0x5f0fe644d990_0 .var "branch_en", 0 0;
v0x5f0fe644da50_0 .var "branch_offset", 11 0;
v0x5f0fe644a2b0_0 .var "call_en", 0 0;
v0x5f0fe644a350_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe62de1a0_0 .var "debug_opcode", 15 0;
v0x5f0fe62de260_0 .var "immediate", 7 0;
v0x5f0fe6398eb0_0 .net "instruction", 15 0, v0x5f0fe63ab590_0;  1 drivers
v0x5f0fe6387070_0 .var "instruction_decoded", 0 0;
v0x5f0fe6387130_0 .net "instruction_valid", 0 0, v0x5f0fe63ab660_0;  1 drivers
v0x5f0fe6386da0_0 .var "io_addr", 5 0;
v0x5f0fe6386e60_0 .var "io_read", 0 0;
v0x5f0fe63863a0_0 .var "io_write", 0 0;
v0x5f0fe6386460_0 .var "is_16bit_instruction", 0 0;
v0x5f0fe633cb30_0 .var "jump_addr", 21 0;
v0x5f0fe635e950_0 .var "jump_en", 0 0;
v0x5f0fe635ea10_0 .net "k12_imm", 11 0, L_0x5f0fe64d4f40;  1 drivers
v0x5f0fe633ef00_0 .net "k5_imm", 4 0, L_0x5f0fe64d5110;  1 drivers
v0x5f0fe63b0b90_0 .net "k6_imm", 5 0, L_0x5f0fe64d4e20;  1 drivers
v0x5f0fe63b07f0_0 .net "k7_imm", 6 0, L_0x5f0fe64d4fe0;  1 drivers
v0x5f0fe63b0450_0 .net "k8_imm", 7 0, L_0x5f0fe64d4d30;  1 drivers
v0x5f0fe63b00b0_0 .var "mem_mode", 2 0;
v0x5f0fe60a4f10_0 .var "mem_read", 0 0;
v0x5f0fe60a4fd0_0 .var "mem_write", 0 0;
v0x5f0fe60a5090_0 .net "opcode_h3", 3 0, L_0x5f0fe64d4390;  1 drivers
v0x5f0fe63b0150_0 .net "opcode_h4", 3 0, L_0x5f0fe64d4200;  1 drivers
v0x5f0fe63afd10_0 .net "opcode_h8", 7 0, L_0x5f0fe64d44d0;  1 drivers
v0x5f0fe63af960_0 .var "pointer_post_inc", 0 0;
v0x5f0fe63afa20_0 .var "pointer_pre_dec", 0 0;
v0x5f0fe63af5a0_0 .var "pointer_sel", 1 0;
v0x5f0fe63af1e0_0 .net "rd_4bit", 3 0, L_0x5f0fe64d48d0;  1 drivers
v0x5f0fe63aee20_0 .net "rd_5bit", 4 0, L_0x5f0fe64d4570;  1 drivers
v0x5f0fe63aea60_0 .var "rd_addr", 4 0;
v0x5f0fe63ae6a0_0 .var "rd_write_en", 0 0;
v0x5f0fe63ae760_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe633c4c0_0 .var "ret_en", 0 0;
v0x5f0fe633c580_0 .net "rr_4bit", 3 0, L_0x5f0fe64d4a80;  1 drivers
v0x5f0fe635bcb0_0 .net "rr_5bit", 4 0, L_0x5f0fe64d4790;  1 drivers
v0x5f0fe635b210_0 .var "rs1_addr", 4 0;
v0x5f0fe635a770_0 .var "rs2_addr", 4 0;
v0x5f0fe62fb600_0 .var "sreg_mask", 7 0;
v0x5f0fe639ab90_0 .var "sreg_update", 0 0;
v0x5f0fe639ac50_0 .var "stack_pop", 0 0;
v0x5f0fe639a7e0_0 .var "stack_pop_pc", 0 0;
v0x5f0fe639a8a0_0 .var "stack_push", 0 0;
v0x5f0fe639a430_0 .var "stack_push_pc", 0 0;
v0x5f0fe639a4f0_0 .var "unsupported_instruction", 0 0;
v0x5f0fe639a080_0 .var "use_pointer", 0 0;
E_0x5f0fe63acfa0/0 .event edge, v0x5f0fe6398eb0_0, v0x5f0fe6387130_0, v0x5f0fe63aee20_0, v0x5f0fe635bcb0_0;
E_0x5f0fe63acfa0/1 .event edge, v0x5f0fe63af1e0_0, v0x5f0fe63b0450_0, v0x5f0fe635ea10_0, v0x5f0fe63b07f0_0;
E_0x5f0fe63acfa0 .event/or E_0x5f0fe63acfa0/0, E_0x5f0fe63acfa0/1;
L_0x5f0fe64d4200 .part v0x5f0fe63ab590_0, 12, 4;
L_0x5f0fe64d42f0 .part v0x5f0fe63ab590_0, 12, 3;
L_0x5f0fe64d4390 .concat [ 3 1 0 0], L_0x5f0fe64d42f0, L_0x78b08a46b2a0;
L_0x5f0fe64d44d0 .part v0x5f0fe63ab590_0, 8, 8;
L_0x5f0fe64d4570 .part v0x5f0fe63ab590_0, 4, 5;
L_0x5f0fe64d4610 .part v0x5f0fe63ab590_0, 9, 1;
L_0x5f0fe64d46f0 .part v0x5f0fe63ab590_0, 0, 4;
L_0x5f0fe64d4790 .concat [ 4 1 0 0], L_0x5f0fe64d46f0, L_0x5f0fe64d4610;
L_0x5f0fe64d48d0 .part v0x5f0fe63ab590_0, 4, 4;
L_0x5f0fe64d4a80 .part v0x5f0fe63ab590_0, 0, 4;
L_0x5f0fe64d4b80 .part v0x5f0fe63ab590_0, 8, 4;
L_0x5f0fe64d4c20 .part v0x5f0fe63ab590_0, 0, 4;
L_0x5f0fe64d4d30 .concat [ 4 4 0 0], L_0x5f0fe64d4c20, L_0x5f0fe64d4b80;
L_0x5f0fe64d4e20 .part v0x5f0fe63ab590_0, 4, 6;
L_0x5f0fe64d4f40 .part v0x5f0fe63ab590_0, 0, 12;
L_0x5f0fe64d4fe0 .part v0x5f0fe63ab590_0, 3, 7;
L_0x5f0fe64d5110 .part v0x5f0fe63ab590_0, 4, 5;
S_0x5f0fe63f6de0 .scope module, "flash_inst" "axioma_flash_ctrl" 6 254, 9 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "prog_addr";
    .port_info 3 /OUTPUT 16 "prog_data";
    .port_info 4 /INPUT 1 "prog_read";
    .port_info 5 /OUTPUT 1 "prog_ready";
    .port_info 6 /INPUT 16 "boot_addr";
    .port_info 7 /INPUT 16 "boot_data";
    .port_info 8 /INPUT 1 "boot_write";
    .port_info 9 /INPUT 1 "boot_erase";
    .port_info 10 /INPUT 1 "boot_enable";
    .port_info 11 /OUTPUT 1 "boot_ready";
    .port_info 12 /INPUT 1 "page_buffer_load";
    .port_info 13 /INPUT 1 "page_write_enable";
    .port_info 14 /INPUT 6 "page_addr";
    .port_info 15 /OUTPUT 1 "flash_busy";
    .port_info 16 /OUTPUT 16 "flash_size";
    .port_info 17 /OUTPUT 1 "bootloader_active";
    .port_info 18 /OUTPUT 16 "debug_last_addr";
    .port_info 19 /OUTPUT 16 "debug_last_data";
P_0x5f0fe64845e0 .param/l "BOOTLOADER_START" 1 9 44, +C4<00000000000000000011111000000000>;
P_0x5f0fe6484620 .param/l "FLASH_SIZE_WORDS" 1 9 41, +C4<00000000000000000100000000000000>;
P_0x5f0fe6484660 .param/l "NUM_PAGES" 1 9 43, +C4<00000000000000000000000100000000>;
P_0x5f0fe64846a0 .param/l "PAGE_SIZE_WORDS" 1 9 42, +C4<00000000000000000000000001000000>;
P_0x5f0fe64846e0 .param/l "STATE_BUSY" 1 9 52, C4<101>;
P_0x5f0fe6484720 .param/l "STATE_ERASE" 1 9 49, C4<010>;
P_0x5f0fe6484760 .param/l "STATE_IDLE" 1 9 47, C4<000>;
P_0x5f0fe64847a0 .param/l "STATE_READ" 1 9 48, C4<001>;
P_0x5f0fe64847e0 .param/l "STATE_VERIFY" 1 9 51, C4<100>;
P_0x5f0fe6484820 .param/l "STATE_WRITE" 1 9 50, C4<011>;
L_0x5f0fe64e6830 .functor BUFZ 16, v0x5f0fe6341f90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64e5ce0 .functor BUFZ 16, v0x5f0fe6341b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x78b08a46b7f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6340680_0 .net "boot_addr", 15 0, L_0x78b08a46b7f8;  1 drivers
L_0x78b08a46b840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe633fc50_0 .net "boot_data", 15 0, L_0x78b08a46b840;  1 drivers
v0x5f0fe6343cd0_0 .net "boot_enable", 0 0, v0x5f0fe64d01e0_0;  alias, 1 drivers
L_0x78b08a46b8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6343890_0 .net "boot_erase", 0 0, L_0x78b08a46b8d0;  1 drivers
v0x5f0fe6343950_0 .var "boot_ready", 0 0;
L_0x78b08a46b888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6343450_0 .net "boot_write", 0 0, L_0x78b08a46b888;  1 drivers
v0x5f0fe6343510_0 .var "bootloader_active", 0 0;
v0x5f0fe6343010_0 .var "buffer_word_count", 5 0;
v0x5f0fe63430d0_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe6341f90_0 .var "current_addr", 15 0;
v0x5f0fe6341b50_0 .var "current_data", 15 0;
v0x5f0fe6340a00_0 .net "debug_last_addr", 15 0, L_0x5f0fe64e6830;  1 drivers
v0x5f0fe633f630_0 .net "debug_last_data", 15 0, L_0x5f0fe64e5ce0;  1 drivers
v0x5f0fe645cc00_0 .var "flash_busy", 0 0;
v0x5f0fe645ccc0 .array "flash_memory", 16383 0, 15 0;
v0x5f0fe645c7c0_0 .var "flash_size", 15 0;
v0x5f0fe646b550_0 .var "flash_state", 2 0;
v0x5f0fe63dde50_0 .var "flash_write_enable", 0 0;
v0x5f0fe63ddf10_0 .var/i "i", 31 0;
v0x5f0fe63f1290_0 .var "next_state", 2 0;
v0x5f0fe63f1350_0 .var "operation_timer", 7 0;
L_0x78b08a46b9a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6435a30_0 .net "page_addr", 5 0, L_0x78b08a46b9a8;  1 drivers
v0x5f0fe6447f50 .array "page_buffer", 63 0, 15 0;
L_0x78b08a46b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6448010_0 .net "page_buffer_load", 0 0, L_0x78b08a46b918;  1 drivers
v0x5f0fe62de710_0 .var "page_buffer_loaded", 0 0;
L_0x78b08a46b960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe62de7b0_0 .net "page_write_enable", 0 0, L_0x78b08a46b960;  1 drivers
v0x5f0fe6411cb0_0 .net "prog_addr", 15 0, v0x5f0fe63a8e70_0;  1 drivers
v0x5f0fe63e5410_0 .var "prog_data", 15 0;
v0x5f0fe63e5010_0 .net "prog_read", 0 0, v0x5f0fe63d74b0_0;  1 drivers
v0x5f0fe63e50d0_0 .var "prog_ready", 0 0;
v0x5f0fe63e4c10_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
E_0x5f0fe6114c30 .event posedge, v0x5f0fe63c5d70_0;
E_0x5f0fe6114c70/0 .event negedge, v0x5f0fe63d0e10_0;
E_0x5f0fe6114c70/1 .event posedge, v0x5f0fe63c5d70_0;
E_0x5f0fe6114c70 .event/or E_0x5f0fe6114c70/0, E_0x5f0fe6114c70/1;
E_0x5f0fe6114f80/0 .event edge, v0x5f0fe646b550_0, v0x5f0fe63e5010_0, v0x5f0fe6343890_0, v0x5f0fe6343510_0;
E_0x5f0fe6114f80/1 .event edge, v0x5f0fe62de7b0_0, v0x5f0fe63f1350_0;
E_0x5f0fe6114f80 .event/or E_0x5f0fe6114f80/0, E_0x5f0fe6114f80/1;
S_0x5f0fe63d6900 .scope function.vec4.s1, "is_bootloader_protected" "is_bootloader_protected" 9 250, 9 250 0, S_0x5f0fe63f6de0;
 .timescale 0 0;
v0x5f0fe6399cd0_0 .var "addr", 15 0;
; Variable is_bootloader_protected is vec4 return value of scope S_0x5f0fe63d6900
TD_axioma_cpu_v4_tb.dut.cpu_core_inst.flash_inst.is_bootloader_protected ;
    %pushi/vec4 15872, 0, 32;
    %load/vec4 v0x5f0fe6399cd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5f0fe6343510_0;
    %nor/r;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_bootloader_protected (store_vec4_to_lval)
    %end;
S_0x5f0fe63d5b00 .scope module, "interrupt_inst" "axioma_interrupt" 6 309, 10 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "global_int_enable";
    .port_info 3 /OUTPUT 1 "interrupt_request";
    .port_info 4 /OUTPUT 6 "interrupt_vector";
    .port_info 5 /INPUT 1 "interrupt_ack";
    .port_info 6 /INPUT 1 "return_from_interrupt";
    .port_info 7 /INPUT 1 "int0_pin";
    .port_info 8 /INPUT 1 "int1_pin";
    .port_info 9 /INPUT 1 "pcint0_pin";
    .port_info 10 /INPUT 1 "pcint1_pin";
    .port_info 11 /INPUT 1 "pcint2_pin";
    .port_info 12 /INPUT 1 "timer0_ovf";
    .port_info 13 /INPUT 1 "timer0_compa";
    .port_info 14 /INPUT 1 "timer0_compb";
    .port_info 15 /INPUT 1 "timer1_ovf";
    .port_info 16 /INPUT 1 "timer1_compa";
    .port_info 17 /INPUT 1 "timer1_compb";
    .port_info 18 /INPUT 1 "timer1_capt";
    .port_info 19 /INPUT 1 "timer2_ovf";
    .port_info 20 /INPUT 1 "timer2_compa";
    .port_info 21 /INPUT 1 "timer2_compb";
    .port_info 22 /INPUT 1 "spi_ready";
    .port_info 23 /INPUT 1 "usart_rx_complete";
    .port_info 24 /INPUT 1 "usart_udre";
    .port_info 25 /INPUT 1 "usart_tx_complete";
    .port_info 26 /INPUT 1 "adc_complete";
    .port_info 27 /INPUT 1 "eeprom_ready";
    .port_info 28 /INPUT 1 "analog_comp";
    .port_info 29 /INPUT 1 "twi_interrupt";
    .port_info 30 /INPUT 1 "spm_ready";
    .port_info 31 /INPUT 8 "eimsk_reg";
    .port_info 32 /INPUT 8 "eifr_reg";
    .port_info 33 /INPUT 8 "pcmsk0_reg";
    .port_info 34 /INPUT 8 "pcmsk1_reg";
    .port_info 35 /INPUT 8 "pcmsk2_reg";
    .port_info 36 /INPUT 8 "pcifr_reg";
    .port_info 37 /INPUT 8 "pcicr_reg";
    .port_info 38 /INPUT 8 "timsk0_reg";
    .port_info 39 /INPUT 8 "timsk1_reg";
    .port_info 40 /INPUT 8 "timsk2_reg";
    .port_info 41 /OUTPUT 26 "pending_interrupts";
    .port_info 42 /OUTPUT 5 "current_priority";
    .port_info 43 /OUTPUT 1 "interrupt_in_progress";
    .port_info 44 /OUTPUT 6 "debug_last_vector";
P_0x5f0fe64ada50 .param/l "INT_STATE_ACTIVE" 1 10 96, C4<10>;
P_0x5f0fe64ada90 .param/l "INT_STATE_IDLE" 1 10 94, C4<00>;
P_0x5f0fe64adad0 .param/l "INT_STATE_PENDING" 1 10 95, C4<01>;
P_0x5f0fe64adb10 .param/l "INT_STATE_RETURN" 1 10 97, C4<11>;
P_0x5f0fe64adb50 .param/l "VECTOR_ADC" 1 10 87, C4<010101>;
P_0x5f0fe64adb90 .param/l "VECTOR_ANALOG_COMP" 1 10 89, C4<010111>;
P_0x5f0fe64adbd0 .param/l "VECTOR_EE_READY" 1 10 88, C4<010110>;
P_0x5f0fe64adc10 .param/l "VECTOR_INT0" 1 10 67, C4<000001>;
P_0x5f0fe64adc50 .param/l "VECTOR_INT1" 1 10 68, C4<000010>;
P_0x5f0fe64adc90 .param/l "VECTOR_PCINT0" 1 10 69, C4<000011>;
P_0x5f0fe64adcd0 .param/l "VECTOR_PCINT1" 1 10 70, C4<000100>;
P_0x5f0fe64add10 .param/l "VECTOR_PCINT2" 1 10 71, C4<000101>;
P_0x5f0fe64add50 .param/l "VECTOR_RESET" 1 10 66, C4<000000>;
P_0x5f0fe64add90 .param/l "VECTOR_SPI_STC" 1 10 83, C4<010001>;
P_0x5f0fe64addd0 .param/l "VECTOR_SPM_READY" 1 10 91, C4<011001>;
P_0x5f0fe64ade10 .param/l "VECTOR_TIMER0_COMPA" 1 10 80, C4<001110>;
P_0x5f0fe64ade50 .param/l "VECTOR_TIMER0_COMPB" 1 10 81, C4<001111>;
P_0x5f0fe64ade90 .param/l "VECTOR_TIMER0_OVF" 1 10 82, C4<010000>;
P_0x5f0fe64aded0 .param/l "VECTOR_TIMER1_CAPT" 1 10 76, C4<001010>;
P_0x5f0fe64adf10 .param/l "VECTOR_TIMER1_COMPA" 1 10 77, C4<001011>;
P_0x5f0fe64adf50 .param/l "VECTOR_TIMER1_COMPB" 1 10 78, C4<001100>;
P_0x5f0fe64adf90 .param/l "VECTOR_TIMER1_OVF" 1 10 79, C4<001101>;
P_0x5f0fe64adfd0 .param/l "VECTOR_TIMER2_COMPA" 1 10 73, C4<000111>;
P_0x5f0fe64ae010 .param/l "VECTOR_TIMER2_COMPB" 1 10 74, C4<001000>;
P_0x5f0fe64ae050 .param/l "VECTOR_TIMER2_OVF" 1 10 75, C4<001001>;
P_0x5f0fe64ae090 .param/l "VECTOR_TWI" 1 10 90, C4<011000>;
P_0x5f0fe64ae0d0 .param/l "VECTOR_USART_RX" 1 10 84, C4<010010>;
P_0x5f0fe64ae110 .param/l "VECTOR_USART_TX" 1 10 86, C4<010100>;
P_0x5f0fe64ae150 .param/l "VECTOR_USART_UDRE" 1 10 85, C4<010011>;
P_0x5f0fe64ae190 .param/l "VECTOR_WDT" 1 10 72, C4<000110>;
L_0x5f0fe64e7050 .functor XOR 1, v0x5f0fe64d1370_0, v0x5f0fe6329ac0_0, C4<0>, C4<0>;
L_0x5f0fe64e71b0 .functor XOR 1, v0x5f0fe64d1410_0, v0x5f0fe632ac30_0, C4<0>, C4<0>;
L_0x78b08a46ba38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64e7310 .functor XOR 1, L_0x78b08a46ba38, v0x5f0fe63d5f40_0, C4<0>, C4<0>;
L_0x78b08a46ba80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64e7410 .functor XOR 1, L_0x78b08a46ba80, v0x5f0fe63ae0e0_0, C4<0>, C4<0>;
L_0x78b08a46bac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64e74e0 .functor XOR 1, L_0x78b08a46bac8, v0x5f0fe6207580_0, C4<0>, C4<0>;
L_0x78b08a46bf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe640a680_0 .net "adc_complete", 0 0, L_0x78b08a46bf00;  1 drivers
L_0x78b08a46bf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe640a280_0 .net "analog_comp", 0 0, L_0x78b08a46bf90;  1 drivers
v0x5f0fe640a340_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe63f6660_0 .var "current_priority", 4 0;
v0x5f0fe63f6720_0 .var "debug_last_vector", 5 0;
L_0x78b08a46bf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63f6260_0 .net "eeprom_ready", 0 0, L_0x78b08a46bf48;  1 drivers
v0x5f0fe63a9560_60 .array/port v0x5f0fe63a9560, 60;
v0x5f0fe63f6320_0 .net "eifr_reg", 7 0, v0x5f0fe63a9560_60;  1 drivers
v0x5f0fe63a9560_61 .array/port v0x5f0fe63a9560, 61;
v0x5f0fe63f5e60_0 .net "eimsk_reg", 7 0, v0x5f0fe63a9560_61;  1 drivers
v0x5f0fe643ac50_0 .net "global_int_enable", 0 0, L_0x5f0fe64d4110;  alias, 1 drivers
v0x5f0fe643ad10_0 .var "highest_priority", 4 0;
v0x5f0fe644d530_0 .net "int0_edge", 0 0, L_0x5f0fe64e7050;  1 drivers
v0x5f0fe644d5d0_0 .net "int0_pin", 0 0, v0x5f0fe64d1370_0;  alias, 1 drivers
v0x5f0fe6329ac0_0 .var "int0_prev", 0 0;
v0x5f0fe6329b80_0 .net "int1_edge", 0 0, L_0x5f0fe64e71b0;  1 drivers
v0x5f0fe632ab70_0 .net "int1_pin", 0 0, v0x5f0fe64d1410_0;  alias, 1 drivers
v0x5f0fe632ac30_0 .var "int1_prev", 0 0;
v0x5f0fe632a820_0 .var "int_state", 1 0;
v0x5f0fe6329600_0 .net "interrupt_ack", 0 0, v0x5f0fe633d5b0_0;  1 drivers
v0x5f0fe63296c0_0 .var "interrupt_flags", 25 0;
v0x5f0fe645f6c0_0 .var "interrupt_in_progress", 0 0;
v0x5f0fe645f780_0 .var "interrupt_request", 0 0;
v0x5f0fe62fbb10_0 .var "interrupt_sources", 25 0;
v0x5f0fe62fbbf0_0 .var "interrupt_vector", 5 0;
v0x5f0fe63d6580_0 .var "next_int_state", 1 0;
L_0x78b08a46c188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63d6640_0 .net "pcicr_reg", 7 0, L_0x78b08a46c188;  1 drivers
L_0x78b08a46c140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63d6200_0 .net "pcifr_reg", 7 0, L_0x78b08a46c140;  1 drivers
v0x5f0fe63d62e0_0 .net "pcint0_edge", 0 0, L_0x5f0fe64e7310;  1 drivers
v0x5f0fe63d5e80_0 .net "pcint0_pin", 0 0, L_0x78b08a46ba38;  1 drivers
v0x5f0fe63d5f40_0 .var "pcint0_prev", 0 0;
v0x5f0fe63ae460_0 .net "pcint1_edge", 0 0, L_0x5f0fe64e7410;  1 drivers
v0x5f0fe63ae520_0 .net "pcint1_pin", 0 0, L_0x78b08a46ba80;  1 drivers
v0x5f0fe63ae0e0_0 .var "pcint1_prev", 0 0;
v0x5f0fe63ae1a0_0 .net "pcint2_edge", 0 0, L_0x5f0fe64e74e0;  1 drivers
v0x5f0fe62074c0_0 .net "pcint2_pin", 0 0, L_0x78b08a46bac8;  1 drivers
v0x5f0fe6207580_0 .var "pcint2_prev", 0 0;
L_0x78b08a46c068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6207640_0 .net "pcmsk0_reg", 7 0, L_0x78b08a46c068;  1 drivers
L_0x78b08a46c0b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63add60_0 .net "pcmsk1_reg", 7 0, L_0x78b08a46c0b0;  1 drivers
L_0x78b08a46c0f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ade40_0 .net "pcmsk2_reg", 7 0, L_0x78b08a46c0f8;  1 drivers
v0x5f0fe63ad9e0_0 .var "pending_interrupts", 25 0;
v0x5f0fe63adac0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe63ad660_0 .net "return_from_interrupt", 0 0, v0x5f0fe63a75f0_0;  1 drivers
L_0x78b08a46bde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ad720_0 .net "spi_ready", 0 0, L_0x78b08a46bde0;  1 drivers
L_0x78b08a46c020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ad2e0_0 .net "spm_ready", 0 0, L_0x78b08a46c020;  1 drivers
L_0x78b08a46bb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63ad3a0_0 .net "timer0_compa", 0 0, L_0x78b08a46bb58;  1 drivers
L_0x78b08a46bba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6388280_0 .net "timer0_compb", 0 0, L_0x78b08a46bba0;  1 drivers
L_0x78b08a46bb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6388340_0 .net "timer0_ovf", 0 0, L_0x78b08a46bb10;  1 drivers
L_0x78b08a46bcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6358f90_0 .net "timer1_capt", 0 0, L_0x78b08a46bcc0;  1 drivers
L_0x78b08a46bc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6359050_0 .net "timer1_compa", 0 0, L_0x78b08a46bc30;  1 drivers
L_0x78b08a46bc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635baa0_0 .net "timer1_compb", 0 0, L_0x78b08a46bc78;  1 drivers
L_0x78b08a46bbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635bb60_0 .net "timer1_ovf", 0 0, L_0x78b08a46bbe8;  1 drivers
L_0x78b08a46bd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635b000_0 .net "timer2_compa", 0 0, L_0x78b08a46bd50;  1 drivers
L_0x78b08a46bd98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635b0c0_0 .net "timer2_compb", 0 0, L_0x78b08a46bd98;  1 drivers
L_0x78b08a46bd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635a560_0 .net "timer2_ovf", 0 0, L_0x78b08a46bd08;  1 drivers
L_0x78b08a46c1d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe635a620_0 .net "timsk0_reg", 7 0, L_0x78b08a46c1d0;  1 drivers
L_0x78b08a46c218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6359db0_0 .net "timsk1_reg", 7 0, L_0x78b08a46c218;  1 drivers
L_0x78b08a46c260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6359e70_0 .net "timsk2_reg", 7 0, L_0x78b08a46c260;  1 drivers
L_0x78b08a46bfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe62f0000_0 .net "twi_interrupt", 0 0, L_0x78b08a46bfd8;  1 drivers
L_0x78b08a46be28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe62f00c0_0 .net "usart_rx_complete", 0 0, L_0x78b08a46be28;  1 drivers
L_0x78b08a46beb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe62ef5d0_0 .net "usart_tx_complete", 0 0, L_0x78b08a46beb8;  1 drivers
L_0x78b08a46be70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe62ef690_0 .net "usart_udre", 0 0, L_0x78b08a46be70;  1 drivers
E_0x5f0fe6113da0/0 .event edge, v0x5f0fe632a820_0, v0x5f0fe643ac50_0, v0x5f0fe63ad9e0_0, v0x5f0fe645f6c0_0;
E_0x5f0fe6113da0/1 .event edge, v0x5f0fe6329600_0, v0x5f0fe63ad660_0;
E_0x5f0fe6113da0 .event/or E_0x5f0fe6113da0/0, E_0x5f0fe6113da0/1;
E_0x5f0fe611fd80/0 .event edge, v0x5f0fe644d530_0, v0x5f0fe63f5e60_0, v0x5f0fe6329b80_0, v0x5f0fe63d62e0_0;
E_0x5f0fe611fd80/1 .event edge, v0x5f0fe63d6640_0, v0x5f0fe63ae460_0, v0x5f0fe63ae1a0_0, v0x5f0fe635b000_0;
E_0x5f0fe611fd80/2 .event edge, v0x5f0fe6359e70_0, v0x5f0fe635b0c0_0, v0x5f0fe635a560_0, v0x5f0fe6358f90_0;
E_0x5f0fe611fd80/3 .event edge, v0x5f0fe6359db0_0, v0x5f0fe6359050_0, v0x5f0fe635baa0_0, v0x5f0fe635bb60_0;
E_0x5f0fe611fd80/4 .event edge, v0x5f0fe63ad3a0_0, v0x5f0fe635a620_0, v0x5f0fe6388280_0, v0x5f0fe6388340_0;
E_0x5f0fe611fd80/5 .event edge, v0x5f0fe63ad720_0, v0x5f0fe62f00c0_0, v0x5f0fe62ef690_0, v0x5f0fe62ef5d0_0;
E_0x5f0fe611fd80/6 .event edge, v0x5f0fe640a680_0, v0x5f0fe63f6260_0, v0x5f0fe640a280_0, v0x5f0fe62f0000_0;
E_0x5f0fe611fd80/7 .event edge, v0x5f0fe63ad2e0_0;
E_0x5f0fe611fd80 .event/or E_0x5f0fe611fd80/0, E_0x5f0fe611fd80/1, E_0x5f0fe611fd80/2, E_0x5f0fe611fd80/3, E_0x5f0fe611fd80/4, E_0x5f0fe611fd80/5, E_0x5f0fe611fd80/6, E_0x5f0fe611fd80/7;
S_0x5f0fe644dee0 .scope task, "find_highest_priority" "find_highest_priority" 10 266, 10 266 0, S_0x5f0fe63d5b00;
 .timescale 0 0;
v0x5f0fe640aa80_0 .var/i "i", 31 0;
TD_axioma_cpu_v4_tb.dut.cpu_core_inst.interrupt_inst.find_highest_priority ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f0fe643ad10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe640aa80_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x5f0fe640aa80_0;
    %cmpi/s 26, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0x5f0fe63ad9e0_0;
    %load/vec4 v0x5f0fe640aa80_0;
    %part/s 1;
    %load/vec4 v0x5f0fe640aa80_0;
    %load/vec4 v0x5f0fe643ad10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x5f0fe640aa80_0;
    %pad/s 5;
    %store/vec4 v0x5f0fe643ad10_0, 0, 5;
T_2.14 ;
    %load/vec4 v0x5f0fe640aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe640aa80_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
S_0x5f0fe643b810 .scope module, "registers_inst" "axioma_registers" 6 210, 11 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 8 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 8 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 8 "rd_data";
    .port_info 8 /INPUT 1 "rd_write_en";
    .port_info 9 /OUTPUT 16 "x_pointer";
    .port_info 10 /OUTPUT 16 "y_pointer";
    .port_info 11 /OUTPUT 16 "z_pointer";
    .port_info 12 /INPUT 16 "x_pointer_in";
    .port_info 13 /INPUT 16 "y_pointer_in";
    .port_info 14 /INPUT 16 "z_pointer_in";
    .port_info 15 /INPUT 1 "x_write_en";
    .port_info 16 /INPUT 1 "y_write_en";
    .port_info 17 /INPUT 1 "z_write_en";
P_0x5f0fe63f56a0 .param/l "R26" 1 11 41, C4<11010>;
P_0x5f0fe63f56e0 .param/l "R27" 1 11 42, C4<11011>;
P_0x5f0fe63f5720 .param/l "R28" 1 11 43, C4<11100>;
P_0x5f0fe63f5760 .param/l "R29" 1 11 44, C4<11101>;
P_0x5f0fe63f57a0 .param/l "R30" 1 11 45, C4<11110>;
P_0x5f0fe63f57e0 .param/l "R31" 1 11 46, C4<11111>;
L_0x5f0fe64d4cc0 .functor BUFZ 8, L_0x5f0fe64d51b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64d55c0 .functor BUFZ 8, L_0x5f0fe64d53e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5f0fe632a300_0 .net *"_ivl_0", 7 0, L_0x5f0fe64d51b0;  1 drivers
v0x5f0fe632be90_0 .net *"_ivl_10", 6 0, L_0x5f0fe64d5480;  1 drivers
L_0x78b08a46b330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f0fe632bf70_0 .net *"_ivl_13", 1 0, L_0x78b08a46b330;  1 drivers
v0x5f0fe632bab0_0 .net *"_ivl_2", 6 0, L_0x5f0fe64d5250;  1 drivers
L_0x78b08a46b2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f0fe632bb90_0 .net *"_ivl_5", 1 0, L_0x78b08a46b2e8;  1 drivers
v0x5f0fe632b700_0 .net *"_ivl_8", 7 0, L_0x5f0fe64d53e0;  1 drivers
v0x5f0fe632b7e0_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe632b320_0 .var/i "i", 31 0;
v0x5f0fe632b400_0 .net "rd_addr", 4 0, v0x5f0fe63aea60_0;  alias, 1 drivers
v0x5f0fe632af40_0 .net "rd_data", 7 0, v0x5f0fe633d0a0_0;  1 drivers
v0x5f0fe632afe0_0 .net "rd_write_en", 0 0, v0x5f0fe633d190_0;  1 drivers
v0x5f0fe645fea0 .array "registers", 31 0, 7 0;
v0x5f0fe645fab0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe645fb50_0 .net "rs1_addr", 4 0, v0x5f0fe635b210_0;  alias, 1 drivers
v0x5f0fe643dcb0_0 .net "rs1_data", 7 0, L_0x5f0fe64d4cc0;  alias, 1 drivers
v0x5f0fe643dd50_0 .net "rs2_addr", 4 0, v0x5f0fe635a770_0;  alias, 1 drivers
v0x5f0fe6329ec0_0 .net "rs2_data", 7 0, L_0x5f0fe64d55c0;  alias, 1 drivers
v0x5f0fe6329f60_0 .net "x_pointer", 15 0, L_0x5f0fe64d5680;  alias, 1 drivers
L_0x78b08a46b378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6339a40_0 .net "x_pointer_in", 15 0, L_0x78b08a46b378;  1 drivers
L_0x78b08a46b450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6339b20_0 .net "x_write_en", 0 0, L_0x78b08a46b450;  1 drivers
v0x5f0fe63393f0_0 .net "y_pointer", 15 0, L_0x5f0fe64d5770;  alias, 1 drivers
L_0x78b08a46b3c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe63394d0_0 .net "y_pointer_in", 15 0, L_0x78b08a46b3c0;  1 drivers
L_0x78b08a46b498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6482d50_0 .net "y_write_en", 0 0, L_0x78b08a46b498;  1 drivers
v0x5f0fe6482df0_0 .net "z_pointer", 15 0, L_0x5f0fe64d58a0;  alias, 1 drivers
L_0x78b08a46b408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6478a80_0 .net "z_pointer_in", 15 0, L_0x78b08a46b408;  1 drivers
L_0x78b08a46b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6478b40_0 .net "z_write_en", 0 0, L_0x78b08a46b4e0;  1 drivers
L_0x5f0fe64d51b0 .array/port v0x5f0fe645fea0, L_0x5f0fe64d5250;
L_0x5f0fe64d5250 .concat [ 5 2 0 0], v0x5f0fe635b210_0, L_0x78b08a46b2e8;
L_0x5f0fe64d53e0 .array/port v0x5f0fe645fea0, L_0x5f0fe64d5480;
L_0x5f0fe64d5480 .concat [ 5 2 0 0], v0x5f0fe635a770_0, L_0x78b08a46b330;
v0x5f0fe645fea0_26 .array/port v0x5f0fe645fea0, 26;
v0x5f0fe645fea0_27 .array/port v0x5f0fe645fea0, 27;
L_0x5f0fe64d5680 .concat [ 8 8 0 0], v0x5f0fe645fea0_26, v0x5f0fe645fea0_27;
v0x5f0fe645fea0_28 .array/port v0x5f0fe645fea0, 28;
v0x5f0fe645fea0_29 .array/port v0x5f0fe645fea0, 29;
L_0x5f0fe64d5770 .concat [ 8 8 0 0], v0x5f0fe645fea0_28, v0x5f0fe645fea0_29;
v0x5f0fe645fea0_30 .array/port v0x5f0fe645fea0, 30;
v0x5f0fe645fea0_31 .array/port v0x5f0fe645fea0, 31;
L_0x5f0fe64d58a0 .concat [ 8 8 0 0], v0x5f0fe645fea0_30, v0x5f0fe645fea0_31;
S_0x5f0fe63f5a80 .scope module, "sram_inst" "axioma_sram_ctrl" 6 278, 12 7 0, S_0x5f0fe6409ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "data_addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 1 "data_read";
    .port_info 6 /INPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_ready";
    .port_info 8 /INPUT 1 "stack_push";
    .port_info 9 /INPUT 1 "stack_pop";
    .port_info 10 /INPUT 8 "stack_data_in";
    .port_info 11 /OUTPUT 8 "stack_data_out";
    .port_info 12 /INPUT 1 "stack_push_16bit";
    .port_info 13 /INPUT 1 "stack_pop_16bit";
    .port_info 14 /INPUT 16 "stack_data_16_in";
    .port_info 15 /OUTPUT 16 "stack_data_16_out";
    .port_info 16 /INPUT 6 "io_addr";
    .port_info 17 /INPUT 8 "io_data_in";
    .port_info 18 /OUTPUT 8 "io_data_out";
    .port_info 19 /INPUT 1 "io_read";
    .port_info 20 /INPUT 1 "io_write";
    .port_info 21 /INPUT 16 "sp_init_value";
    .port_info 22 /INPUT 1 "sp_init";
    .port_info 23 /OUTPUT 16 "stack_pointer";
    .port_info 24 /OUTPUT 1 "sram_error";
    .port_info 25 /OUTPUT 16 "debug_last_addr";
    .port_info 26 /OUTPUT 8 "debug_last_data";
P_0x5f0fe64a0730 .param/l "GP_REG_END" 1 12 54, C4<0000000000011111>;
P_0x5f0fe64a0770 .param/l "GP_REG_START" 1 12 53, C4<0000000000000000>;
P_0x5f0fe64a07b0 .param/l "IO_END" 1 12 52, C4<0000000001011111>;
P_0x5f0fe64a07f0 .param/l "IO_START" 1 12 51, C4<0000000000100000>;
P_0x5f0fe64a0830 .param/l "SP_INIT_DEFAULT" 1 12 55, C4<0000100011111111>;
P_0x5f0fe64a0870 .param/l "SRAM_END" 1 12 50, C4<0000100011111111>;
P_0x5f0fe64a08b0 .param/l "SRAM_SIZE" 1 12 48, +C4<00000000000000000000100000000000>;
P_0x5f0fe64a08f0 .param/l "SRAM_START" 1 12 49, C4<0000000100000000>;
P_0x5f0fe64a0930 .param/l "STATE_IDLE" 1 12 58, C4<00>;
P_0x5f0fe64a0970 .param/l "STATE_READ" 1 12 59, C4<01>;
P_0x5f0fe64a09b0 .param/l "STATE_STACK" 1 12 61, C4<11>;
P_0x5f0fe64a09f0 .param/l "STATE_WRITE" 1 12 60, C4<10>;
L_0x5f0fe64e6de0 .functor BUFZ 16, v0x5f0fe63e28b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64e6eb0 .functor BUFZ 8, v0x5f0fe63e2970_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5f0fe63e37f0_0 .net "clk", 0 0, L_0x5f0fe639bac0;  alias, 1 drivers
v0x5f0fe63e28b0_0 .var "current_addr", 15 0;
v0x5f0fe63e2970_0 .var "current_data", 7 0;
v0x5f0fe63e23a0_0 .net "data_addr", 15 0, v0x5f0fe63a6d60_0;  1 drivers
v0x5f0fe63e2460_0 .net "data_in", 7 0, v0x5f0fe63a69b0_0;  1 drivers
v0x5f0fe63e1e90_0 .var "data_out", 7 0;
v0x5f0fe63e1f50_0 .net "data_read", 0 0, v0x5f0fe63a6730_0;  1 drivers
v0x5f0fe63e1980_0 .var "data_ready", 0 0;
v0x5f0fe63e1a20_0 .net "data_write", 0 0, v0x5f0fe6387370_0;  1 drivers
v0x5f0fe63e1470_0 .net "debug_last_addr", 15 0, L_0x5f0fe64e6de0;  1 drivers
v0x5f0fe63e1550_0 .net "debug_last_data", 7 0, L_0x5f0fe64e6eb0;  1 drivers
v0x5f0fe63e0f60_0 .var/i "i", 31 0;
v0x5f0fe63e1020_0 .net "io_addr", 5 0, v0x5f0fe63a9b80_0;  1 drivers
v0x5f0fe63e0a50_0 .net "io_data_in", 7 0, v0x5f0fe63a97a0_0;  1 drivers
v0x5f0fe63e0b30_0 .var "io_data_out", 7 0;
v0x5f0fe63dffd0_0 .net "io_read", 0 0, v0x5f0fe63a9490_0;  1 drivers
v0x5f0fe63e0090 .array "io_registers", 63 0, 7 0;
v0x5f0fe63df5b0_0 .net "io_write", 0 0, v0x5f0fe63a9180_0;  1 drivers
v0x5f0fe63df650_0 .var "next_state", 1 0;
v0x5f0fe63df0a0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe63df140_0 .net "sp_init", 0 0, L_0x5f0fe64e6fb0;  1 drivers
L_0x78b08a46b9f0 .functor BUFT 1, C4<0000100011111111>, C4<0>, C4<0>, C4<0>;
v0x5f0fe6409290_0 .net "sp_init_value", 15 0, L_0x78b08a46b9f0;  1 drivers
v0x5f0fe6409370_0 .var "sram_error", 0 0;
v0x5f0fe6408d80 .array "sram_memory", 2047 0, 7 0;
v0x5f0fe6408e40_0 .var "sram_state", 1 0;
v0x5f0fe6408300_0 .net "stack_data_16_in", 15 0, v0x5f0fe635efc0_0;  1 drivers
v0x5f0fe64083e0_0 .var "stack_data_16_out", 15 0;
v0x5f0fe6407df0_0 .net "stack_data_in", 7 0, v0x5f0fe635ec80_0;  1 drivers
v0x5f0fe6407ed0_0 .var "stack_data_out", 7 0;
v0x5f0fe64078e0_0 .var "stack_operation_pending", 0 0;
v0x5f0fe6407980_0 .var "stack_pointer", 15 0;
v0x5f0fe6406e60_0 .net "stack_pop", 0 0, v0x5f0fe633eac0_0;  1 drivers
v0x5f0fe6406f00_0 .net "stack_pop_16bit", 0 0, v0x5f0fe633e4e0_0;  1 drivers
v0x5f0fe60c3c90_0 .net "stack_push", 0 0, v0x5f0fe633e5b0_0;  1 drivers
v0x5f0fe60c3d50_0 .net "stack_push_16bit", 0 0, v0x5f0fe633dfd0_0;  1 drivers
v0x5f0fe63e0090_0 .array/port v0x5f0fe63e0090, 0;
v0x5f0fe63e0090_1 .array/port v0x5f0fe63e0090, 1;
E_0x5f0fe611de10/0 .event edge, v0x5f0fe63dffd0_0, v0x5f0fe63e1020_0, v0x5f0fe63e0090_0, v0x5f0fe63e0090_1;
v0x5f0fe63e0090_2 .array/port v0x5f0fe63e0090, 2;
v0x5f0fe63e0090_3 .array/port v0x5f0fe63e0090, 3;
v0x5f0fe63e0090_4 .array/port v0x5f0fe63e0090, 4;
v0x5f0fe63e0090_5 .array/port v0x5f0fe63e0090, 5;
E_0x5f0fe611de10/1 .event edge, v0x5f0fe63e0090_2, v0x5f0fe63e0090_3, v0x5f0fe63e0090_4, v0x5f0fe63e0090_5;
v0x5f0fe63e0090_6 .array/port v0x5f0fe63e0090, 6;
v0x5f0fe63e0090_7 .array/port v0x5f0fe63e0090, 7;
v0x5f0fe63e0090_8 .array/port v0x5f0fe63e0090, 8;
v0x5f0fe63e0090_9 .array/port v0x5f0fe63e0090, 9;
E_0x5f0fe611de10/2 .event edge, v0x5f0fe63e0090_6, v0x5f0fe63e0090_7, v0x5f0fe63e0090_8, v0x5f0fe63e0090_9;
v0x5f0fe63e0090_10 .array/port v0x5f0fe63e0090, 10;
v0x5f0fe63e0090_11 .array/port v0x5f0fe63e0090, 11;
v0x5f0fe63e0090_12 .array/port v0x5f0fe63e0090, 12;
v0x5f0fe63e0090_13 .array/port v0x5f0fe63e0090, 13;
E_0x5f0fe611de10/3 .event edge, v0x5f0fe63e0090_10, v0x5f0fe63e0090_11, v0x5f0fe63e0090_12, v0x5f0fe63e0090_13;
v0x5f0fe63e0090_14 .array/port v0x5f0fe63e0090, 14;
v0x5f0fe63e0090_15 .array/port v0x5f0fe63e0090, 15;
v0x5f0fe63e0090_16 .array/port v0x5f0fe63e0090, 16;
v0x5f0fe63e0090_17 .array/port v0x5f0fe63e0090, 17;
E_0x5f0fe611de10/4 .event edge, v0x5f0fe63e0090_14, v0x5f0fe63e0090_15, v0x5f0fe63e0090_16, v0x5f0fe63e0090_17;
v0x5f0fe63e0090_18 .array/port v0x5f0fe63e0090, 18;
v0x5f0fe63e0090_19 .array/port v0x5f0fe63e0090, 19;
v0x5f0fe63e0090_20 .array/port v0x5f0fe63e0090, 20;
v0x5f0fe63e0090_21 .array/port v0x5f0fe63e0090, 21;
E_0x5f0fe611de10/5 .event edge, v0x5f0fe63e0090_18, v0x5f0fe63e0090_19, v0x5f0fe63e0090_20, v0x5f0fe63e0090_21;
v0x5f0fe63e0090_22 .array/port v0x5f0fe63e0090, 22;
v0x5f0fe63e0090_23 .array/port v0x5f0fe63e0090, 23;
v0x5f0fe63e0090_24 .array/port v0x5f0fe63e0090, 24;
v0x5f0fe63e0090_25 .array/port v0x5f0fe63e0090, 25;
E_0x5f0fe611de10/6 .event edge, v0x5f0fe63e0090_22, v0x5f0fe63e0090_23, v0x5f0fe63e0090_24, v0x5f0fe63e0090_25;
v0x5f0fe63e0090_26 .array/port v0x5f0fe63e0090, 26;
v0x5f0fe63e0090_27 .array/port v0x5f0fe63e0090, 27;
v0x5f0fe63e0090_28 .array/port v0x5f0fe63e0090, 28;
v0x5f0fe63e0090_29 .array/port v0x5f0fe63e0090, 29;
E_0x5f0fe611de10/7 .event edge, v0x5f0fe63e0090_26, v0x5f0fe63e0090_27, v0x5f0fe63e0090_28, v0x5f0fe63e0090_29;
v0x5f0fe63e0090_30 .array/port v0x5f0fe63e0090, 30;
v0x5f0fe63e0090_31 .array/port v0x5f0fe63e0090, 31;
v0x5f0fe63e0090_32 .array/port v0x5f0fe63e0090, 32;
v0x5f0fe63e0090_33 .array/port v0x5f0fe63e0090, 33;
E_0x5f0fe611de10/8 .event edge, v0x5f0fe63e0090_30, v0x5f0fe63e0090_31, v0x5f0fe63e0090_32, v0x5f0fe63e0090_33;
v0x5f0fe63e0090_34 .array/port v0x5f0fe63e0090, 34;
v0x5f0fe63e0090_35 .array/port v0x5f0fe63e0090, 35;
v0x5f0fe63e0090_36 .array/port v0x5f0fe63e0090, 36;
v0x5f0fe63e0090_37 .array/port v0x5f0fe63e0090, 37;
E_0x5f0fe611de10/9 .event edge, v0x5f0fe63e0090_34, v0x5f0fe63e0090_35, v0x5f0fe63e0090_36, v0x5f0fe63e0090_37;
v0x5f0fe63e0090_38 .array/port v0x5f0fe63e0090, 38;
v0x5f0fe63e0090_39 .array/port v0x5f0fe63e0090, 39;
v0x5f0fe63e0090_40 .array/port v0x5f0fe63e0090, 40;
v0x5f0fe63e0090_41 .array/port v0x5f0fe63e0090, 41;
E_0x5f0fe611de10/10 .event edge, v0x5f0fe63e0090_38, v0x5f0fe63e0090_39, v0x5f0fe63e0090_40, v0x5f0fe63e0090_41;
v0x5f0fe63e0090_42 .array/port v0x5f0fe63e0090, 42;
v0x5f0fe63e0090_43 .array/port v0x5f0fe63e0090, 43;
v0x5f0fe63e0090_44 .array/port v0x5f0fe63e0090, 44;
v0x5f0fe63e0090_45 .array/port v0x5f0fe63e0090, 45;
E_0x5f0fe611de10/11 .event edge, v0x5f0fe63e0090_42, v0x5f0fe63e0090_43, v0x5f0fe63e0090_44, v0x5f0fe63e0090_45;
v0x5f0fe63e0090_46 .array/port v0x5f0fe63e0090, 46;
v0x5f0fe63e0090_47 .array/port v0x5f0fe63e0090, 47;
v0x5f0fe63e0090_48 .array/port v0x5f0fe63e0090, 48;
v0x5f0fe63e0090_49 .array/port v0x5f0fe63e0090, 49;
E_0x5f0fe611de10/12 .event edge, v0x5f0fe63e0090_46, v0x5f0fe63e0090_47, v0x5f0fe63e0090_48, v0x5f0fe63e0090_49;
v0x5f0fe63e0090_50 .array/port v0x5f0fe63e0090, 50;
v0x5f0fe63e0090_51 .array/port v0x5f0fe63e0090, 51;
v0x5f0fe63e0090_52 .array/port v0x5f0fe63e0090, 52;
v0x5f0fe63e0090_53 .array/port v0x5f0fe63e0090, 53;
E_0x5f0fe611de10/13 .event edge, v0x5f0fe63e0090_50, v0x5f0fe63e0090_51, v0x5f0fe63e0090_52, v0x5f0fe63e0090_53;
v0x5f0fe63e0090_54 .array/port v0x5f0fe63e0090, 54;
v0x5f0fe63e0090_55 .array/port v0x5f0fe63e0090, 55;
v0x5f0fe63e0090_56 .array/port v0x5f0fe63e0090, 56;
v0x5f0fe63e0090_57 .array/port v0x5f0fe63e0090, 57;
E_0x5f0fe611de10/14 .event edge, v0x5f0fe63e0090_54, v0x5f0fe63e0090_55, v0x5f0fe63e0090_56, v0x5f0fe63e0090_57;
v0x5f0fe63e0090_58 .array/port v0x5f0fe63e0090, 58;
v0x5f0fe63e0090_59 .array/port v0x5f0fe63e0090, 59;
v0x5f0fe63e0090_60 .array/port v0x5f0fe63e0090, 60;
v0x5f0fe63e0090_61 .array/port v0x5f0fe63e0090, 61;
E_0x5f0fe611de10/15 .event edge, v0x5f0fe63e0090_58, v0x5f0fe63e0090_59, v0x5f0fe63e0090_60, v0x5f0fe63e0090_61;
v0x5f0fe63e0090_62 .array/port v0x5f0fe63e0090, 62;
v0x5f0fe63e0090_63 .array/port v0x5f0fe63e0090, 63;
E_0x5f0fe611de10/16 .event edge, v0x5f0fe63e0090_62, v0x5f0fe63e0090_63;
E_0x5f0fe611de10 .event/or E_0x5f0fe611de10/0, E_0x5f0fe611de10/1, E_0x5f0fe611de10/2, E_0x5f0fe611de10/3, E_0x5f0fe611de10/4, E_0x5f0fe611de10/5, E_0x5f0fe611de10/6, E_0x5f0fe611de10/7, E_0x5f0fe611de10/8, E_0x5f0fe611de10/9, E_0x5f0fe611de10/10, E_0x5f0fe611de10/11, E_0x5f0fe611de10/12, E_0x5f0fe611de10/13, E_0x5f0fe611de10/14, E_0x5f0fe611de10/15, E_0x5f0fe611de10/16;
E_0x5f0fe611dc70/0 .event edge, v0x5f0fe6408e40_0, v0x5f0fe60c3c90_0, v0x5f0fe6406e60_0, v0x5f0fe60c3d50_0;
E_0x5f0fe611dc70/1 .event edge, v0x5f0fe6406f00_0, v0x5f0fe63e1f50_0, v0x5f0fe63e1a20_0;
E_0x5f0fe611dc70 .event/or E_0x5f0fe611dc70/0, E_0x5f0fe611dc70/1;
S_0x5f0fe63f6a60 .scope function.vec4.s1, "is_io_address" "is_io_address" 12 271, 12 271 0, S_0x5f0fe63f5a80;
 .timescale 0 0;
v0x5f0fe632a260_0 .var "addr", 15 0;
; Variable is_io_address is vec4 return value of scope S_0x5f0fe63f6a60
TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_io_address ;
    %pushi/vec4 32, 0, 16;
    %load/vec4 v0x5f0fe632a260_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5f0fe632a260_0;
    %cmpi/u 95, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_io_address (store_vec4_to_lval)
    %end;
S_0x5f0fe63de200 .scope function.vec4.s1, "is_sram_address" "is_sram_address" 12 264, 12 264 0, S_0x5f0fe63f5a80;
 .timescale 0 0;
v0x5f0fe63de740_0 .var "addr", 15 0;
; Variable is_sram_address is vec4 return value of scope S_0x5f0fe63de200
TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address ;
    %pushi/vec4 256, 0, 16;
    %load/vec4 v0x5f0fe63de740_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5f0fe63de740_0;
    %cmpi/u 2303, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_sram_address (store_vec4_to_lval)
    %end;
S_0x5f0fe63ac590 .scope module, "gpio_inst" "axioma_gpio" 3 198, 13 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 8 "portb_pin";
    .port_info 8 /OUTPUT 8 "portb_port";
    .port_info 9 /OUTPUT 8 "portb_ddr";
    .port_info 10 /OUTPUT 8 "portb_pin_out";
    .port_info 11 /INPUT 7 "portc_pin";
    .port_info 12 /OUTPUT 7 "portc_port";
    .port_info 13 /OUTPUT 7 "portc_ddr";
    .port_info 14 /OUTPUT 7 "portc_pin_out";
    .port_info 15 /INPUT 8 "portd_pin";
    .port_info 16 /OUTPUT 8 "portd_port";
    .port_info 17 /OUTPUT 8 "portd_ddr";
    .port_info 18 /OUTPUT 8 "portd_pin_out";
    .port_info 19 /OUTPUT 8 "debug_portb_state";
    .port_info 20 /OUTPUT 8 "debug_portc_state";
    .port_info 21 /OUTPUT 8 "debug_portd_state";
P_0x5f0fe6492810 .param/l "ADDR_DDRB" 1 13 44, C4<100100>;
P_0x5f0fe6492850 .param/l "ADDR_DDRC" 1 13 48, C4<100111>;
P_0x5f0fe6492890 .param/l "ADDR_DDRD" 1 13 52, C4<101010>;
P_0x5f0fe64928d0 .param/l "ADDR_PINB" 1 13 45, C4<100011>;
P_0x5f0fe6492910 .param/l "ADDR_PINC" 1 13 49, C4<100110>;
P_0x5f0fe6492950 .param/l "ADDR_PIND" 1 13 53, C4<101001>;
P_0x5f0fe6492990 .param/l "ADDR_PORTB" 1 13 43, C4<100101>;
P_0x5f0fe64929d0 .param/l "ADDR_PORTC" 1 13 47, C4<101000>;
P_0x5f0fe6492a10 .param/l "ADDR_PORTD" 1 13 51, C4<101011>;
L_0x5f0fe64e9180 .functor BUFZ 8, v0x5f0fe64b3390_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64eddb0 .functor BUFZ 8, v0x5f0fe64b2dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64ede20 .functor BUFZ 7, v0x5f0fe64b3430_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5f0fe64edfa0 .functor BUFZ 7, v0x5f0fe64b2e60_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5f0fe64ee150 .functor BUFZ 8, v0x5f0fe64b34d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64ee1c0 .functor BUFZ 8, v0x5f0fe64b2f00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5f0fe64b1b30_0 .net *"_ivl_108", 3 0, L_0x5f0fe64ee230;  1 drivers
v0x5f0fe64b1bd0_0 .net *"_ivl_110", 3 0, L_0x5f0fe64ee470;  1 drivers
L_0x78b08a46c6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64b1c70_0 .net/2u *"_ivl_113", 0 0, L_0x78b08a46c6e0;  1 drivers
v0x5f0fe64b1d10_0 .net *"_ivl_116", 2 0, L_0x5f0fe64ee800;  1 drivers
v0x5f0fe64b1db0_0 .net *"_ivl_118", 3 0, L_0x5f0fe64ee8a0;  1 drivers
v0x5f0fe64b1e50_0 .net *"_ivl_122", 3 0, L_0x5f0fe64eed20;  1 drivers
v0x5f0fe64b1ef0_0 .net *"_ivl_124", 3 0, L_0x5f0fe64eef90;  1 drivers
v0x5f0fe64b1f90_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64b2030_0 .net "debug_portb_state", 7 0, L_0x5f0fe64ee510;  1 drivers
v0x5f0fe64b20d0_0 .net "debug_portc_state", 7 0, L_0x5f0fe64eeb30;  1 drivers
v0x5f0fe64b2170_0 .net "debug_portd_state", 7 0, L_0x5f0fe64ef030;  1 drivers
v0x5f0fe64b2210_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64b22b0_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64b2350_0 .var "io_data_out", 7 0;
v0x5f0fe64b23f0_0 .net "io_read", 0 0, L_0x5f0fe64ef350;  1 drivers
v0x5f0fe64b2490_0 .net "io_write", 0 0, L_0x5f0fe64ef3f0;  1 drivers
v0x5f0fe64b2530_0 .net "portb_ddr", 7 0, L_0x5f0fe64eddb0;  1 drivers
v0x5f0fe64b26e0_0 .net "portb_pin", 7 0, v0x5f0fe64d1ba0_0;  alias, 1 drivers
v0x5f0fe64b2780_0 .net "portb_pin_out", 7 0, L_0x5f0fe64e9660;  1 drivers
v0x5f0fe64b2820_0 .net "portb_port", 7 0, L_0x5f0fe64e9180;  1 drivers
v0x5f0fe64b28c0_0 .net "portc_ddr", 6 0, L_0x5f0fe64edfa0;  alias, 1 drivers
v0x5f0fe64b2960_0 .net "portc_pin", 6 0, v0x5f0fe64d1e80_0;  alias, 1 drivers
v0x5f0fe64b2a00_0 .net "portc_pin_out", 6 0, L_0x5f0fe64eb170;  1 drivers
v0x5f0fe64b2aa0_0 .net "portc_port", 6 0, L_0x5f0fe64ede20;  alias, 1 drivers
v0x5f0fe64b2b40_0 .net "portd_ddr", 7 0, L_0x5f0fe64ee1c0;  1 drivers
v0x5f0fe64b2be0_0 .net "portd_pin", 7 0, v0x5f0fe64d21b0_0;  alias, 1 drivers
v0x5f0fe64b2c80_0 .net "portd_pin_out", 7 0, L_0x5f0fe64ed520;  1 drivers
v0x5f0fe64b2d20_0 .net "portd_port", 7 0, L_0x5f0fe64ee150;  1 drivers
v0x5f0fe64b2dc0_0 .var "reg_ddrb", 7 0;
v0x5f0fe64b2e60_0 .var "reg_ddrc", 6 0;
v0x5f0fe64b2f00_0 .var "reg_ddrd", 7 0;
v0x5f0fe64b2fa0_0 .var "reg_pinb", 7 0;
v0x5f0fe64b3040_0 .var "reg_pinc", 6 0;
v0x5f0fe64b32f0_0 .var "reg_pind", 7 0;
v0x5f0fe64b3390_0 .var "reg_portb", 7 0;
v0x5f0fe64b3430_0 .var "reg_portc", 6 0;
v0x5f0fe64b34d0_0 .var "reg_portd", 7 0;
v0x5f0fe64b3570_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
E_0x5f0fe61a6640/0 .event edge, v0x5f0fe64b23f0_0, v0x5f0fe64622a0_0, v0x5f0fe64b3390_0, v0x5f0fe64b2dc0_0;
E_0x5f0fe61a6640/1 .event edge, v0x5f0fe64b2fa0_0, v0x5f0fe64b3430_0, v0x5f0fe64b2e60_0, v0x5f0fe64b3040_0;
E_0x5f0fe61a6640/2 .event edge, v0x5f0fe64b34d0_0, v0x5f0fe64b2f00_0, v0x5f0fe64b32f0_0;
E_0x5f0fe61a6640 .event/or E_0x5f0fe61a6640/0, E_0x5f0fe61a6640/1, E_0x5f0fe61a6640/2;
E_0x5f0fe61a66e0/0 .event negedge, v0x5f0fe63d0e10_0;
E_0x5f0fe61a66e0/1 .event posedge, v0x5f0fe63c2c10_0;
E_0x5f0fe61a66e0 .event/or E_0x5f0fe61a66e0/0, E_0x5f0fe61a66e0/1;
L_0x5f0fe64e8170 .part v0x5f0fe64b2dc0_0, 0, 1;
L_0x5f0fe64e8270 .part v0x5f0fe64b3390_0, 0, 1;
L_0x5f0fe64e8440 .part v0x5f0fe64b2dc0_0, 1, 1;
L_0x5f0fe64e84e0 .part v0x5f0fe64b3390_0, 1, 1;
L_0x5f0fe64e8740 .part v0x5f0fe64b2dc0_0, 2, 1;
L_0x5f0fe64e87e0 .part v0x5f0fe64b3390_0, 2, 1;
L_0x5f0fe64e8a00 .part v0x5f0fe64b2dc0_0, 3, 1;
L_0x5f0fe64e8b30 .part v0x5f0fe64b3390_0, 3, 1;
L_0x5f0fe64e8db0 .part v0x5f0fe64b2dc0_0, 4, 1;
L_0x5f0fe64e8e50 .part v0x5f0fe64b3390_0, 4, 1;
L_0x5f0fe64e9040 .part v0x5f0fe64b2dc0_0, 5, 1;
L_0x5f0fe64e90e0 .part v0x5f0fe64b3390_0, 5, 1;
L_0x5f0fe64e9330 .part v0x5f0fe64b2dc0_0, 6, 1;
L_0x5f0fe64e93d0 .part v0x5f0fe64b3390_0, 6, 1;
LS_0x5f0fe64e9660_0_0 .concat8 [ 1 1 1 1], L_0x5f0fe64e8370, L_0x5f0fe64e8600, L_0x5f0fe64e88c0, L_0x5f0fe64e8ce0;
LS_0x5f0fe64e9660_0_4 .concat8 [ 1 1 1 1], L_0x5f0fe64e8f50, L_0x5f0fe64e91f0, L_0x5f0fe64e94f0, L_0x5f0fe64e9b80;
L_0x5f0fe64e9660 .concat8 [ 4 4 0 0], LS_0x5f0fe64e9660_0_0, LS_0x5f0fe64e9660_0_4;
L_0x5f0fe64e99b0 .part v0x5f0fe64b2dc0_0, 7, 1;
L_0x5f0fe64e9ae0 .part v0x5f0fe64b3390_0, 7, 1;
L_0x5f0fe64e9d10 .part v0x5f0fe64b2e60_0, 0, 1;
L_0x5f0fe64e9e50 .part v0x5f0fe64b3430_0, 0, 1;
L_0x5f0fe64ea030 .part v0x5f0fe64b2e60_0, 1, 1;
L_0x5f0fe64e9db0 .part v0x5f0fe64b3430_0, 1, 1;
L_0x5f0fe64ea360 .part v0x5f0fe64b2e60_0, 2, 1;
L_0x5f0fe64ea4c0 .part v0x5f0fe64b3430_0, 2, 1;
L_0x5f0fe64ea6d0 .part v0x5f0fe64b2e60_0, 3, 1;
L_0x5f0fe64ea840 .part v0x5f0fe64b3430_0, 3, 1;
L_0x5f0fe64ea9e0 .part v0x5f0fe64b2e60_0, 4, 1;
L_0x5f0fe64eab60 .part v0x5f0fe64b3430_0, 4, 1;
L_0x5f0fe64eada0 .part v0x5f0fe64b2e60_0, 5, 1;
L_0x5f0fe64eaf30 .part v0x5f0fe64b3430_0, 5, 1;
LS_0x5f0fe64eb170_0_0 .concat8 [ 1 1 1 1], L_0x5f0fe64e9ef0, L_0x5f0fe64ea220, L_0x5f0fe64ea560, L_0x5f0fe64ea910;
LS_0x5f0fe64eb170_0_4 .concat8 [ 1 1 1 0], L_0x5f0fe64eac30, L_0x5f0fe64eb000, L_0x5f0fe64eb790;
L_0x5f0fe64eb170 .concat8 [ 4 3 0 0], LS_0x5f0fe64eb170_0_0, LS_0x5f0fe64eb170_0_4;
L_0x5f0fe64eb540 .part v0x5f0fe64b2e60_0, 6, 1;
L_0x5f0fe64eb5e0 .part v0x5f0fe64b3430_0, 6, 1;
L_0x5f0fe64eb920 .part v0x5f0fe64b2f00_0, 0, 1;
L_0x5f0fe64eb9c0 .part v0x5f0fe64b34d0_0, 0, 1;
L_0x5f0fe64ebcc0 .part v0x5f0fe64b2f00_0, 1, 1;
L_0x5f0fe64ebdb0 .part v0x5f0fe64b34d0_0, 1, 1;
L_0x5f0fe64ec020 .part v0x5f0fe64b2f00_0, 2, 1;
L_0x5f0fe64ec0c0 .part v0x5f0fe64b34d0_0, 2, 1;
L_0x5f0fe64ec410 .part v0x5f0fe64b2f00_0, 3, 1;
L_0x5f0fe64ec4b0 .part v0x5f0fe64b34d0_0, 3, 1;
L_0x5f0fe64ec830 .part v0x5f0fe64b2f00_0, 4, 1;
L_0x5f0fe64ec8d0 .part v0x5f0fe64b34d0_0, 4, 1;
L_0x5f0fe64ecc70 .part v0x5f0fe64b2f00_0, 5, 1;
L_0x5f0fe64ecd10 .part v0x5f0fe64b34d0_0, 5, 1;
L_0x5f0fe64ed0c0 .part v0x5f0fe64b2f00_0, 6, 1;
L_0x5f0fe64ed160 .part v0x5f0fe64b34d0_0, 6, 1;
LS_0x5f0fe64ed520_0_0 .concat8 [ 1 1 1 1], L_0x5f0fe64ebb80, L_0x5f0fe64eba60, L_0x5f0fe64ec2a0, L_0x5f0fe64ec760;
LS_0x5f0fe64ed520_0_4 .concat8 [ 1 1 1 1], L_0x5f0fe64ecb00, L_0x5f0fe64ecf50, L_0x5f0fe64ed3b0, L_0x5f0fe64edc20;
L_0x5f0fe64ed520 .concat8 [ 4 4 0 0], LS_0x5f0fe64ed520_0_0, LS_0x5f0fe64ed520_0_4;
L_0x5f0fe64ed840 .part v0x5f0fe64b2f00_0, 7, 1;
L_0x5f0fe64eda70 .part v0x5f0fe64b34d0_0, 7, 1;
L_0x5f0fe64ee230 .part v0x5f0fe64b2dc0_0, 4, 4;
L_0x5f0fe64ee470 .part v0x5f0fe64b3390_0, 0, 4;
L_0x5f0fe64ee510 .concat [ 4 4 0 0], L_0x5f0fe64ee470, L_0x5f0fe64ee230;
L_0x5f0fe64ee800 .part v0x5f0fe64b2e60_0, 4, 3;
L_0x5f0fe64ee8a0 .part v0x5f0fe64b3430_0, 0, 4;
L_0x5f0fe64eeb30 .concat [ 4 3 1 0], L_0x5f0fe64ee8a0, L_0x5f0fe64ee800, L_0x78b08a46c6e0;
L_0x5f0fe64eed20 .part v0x5f0fe64b2f00_0, 4, 4;
L_0x5f0fe64eef90 .part v0x5f0fe64b34d0_0, 0, 4;
L_0x5f0fe64ef030 .concat [ 4 4 0 0], L_0x5f0fe64eef90, L_0x5f0fe64eed20;
S_0x5f0fe63ac270 .scope generate, "portb_pins[0]" "portb_pins[0]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6259570 .param/l "i" 0 13 137, +C4<00>;
v0x5f0fe63abf50_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e8170;  1 drivers
v0x5f0fe63ac050_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e8270;  1 drivers
o0x78b08a4bce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe63abc30_0 name=_ivl_2
v0x5f0fe63abcd0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e8370;  1 drivers
L_0x5f0fe64e8370 .functor MUXZ 1, o0x78b08a4bce38, L_0x5f0fe64e8270, L_0x5f0fe64e8170, C4<>;
S_0x5f0fe63429c0 .scope generate, "portb_pins[1]" "portb_pins[1]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6257bb0 .param/l "i" 0 13 137, +C4<01>;
v0x5f0fe6341500_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e8440;  1 drivers
v0x5f0fe63415e0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e84e0;  1 drivers
o0x78b08a4bcef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe6365200_0 name=_ivl_2
v0x5f0fe63652c0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e8600;  1 drivers
L_0x5f0fe64e8600 .functor MUXZ 1, o0x78b08a4bcef8, L_0x5f0fe64e84e0, L_0x5f0fe64e8440, C4<>;
S_0x5f0fe63622b0 .scope generate, "portb_pins[2]" "portb_pins[2]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6254be0 .param/l "i" 0 13 137, +C4<010>;
v0x5f0fe645c2b0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e8740;  1 drivers
v0x5f0fe645c3b0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e87e0;  1 drivers
o0x78b08a4bcfb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe645d0e0_0 name=_ivl_2
v0x5f0fe645d1a0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e88c0;  1 drivers
L_0x5f0fe64e88c0 .functor MUXZ 1, o0x78b08a4bcfb8, L_0x5f0fe64e87e0, L_0x5f0fe64e8740, C4<>;
S_0x5f0fe61a6740 .scope generate, "portb_pins[3]" "portb_pins[3]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6253740 .param/l "i" 0 13 137, +C4<011>;
v0x5f0fe64706f0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e8a00;  1 drivers
v0x5f0fe64707f0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e8b30;  1 drivers
o0x78b08a4bd078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe646da50_0 name=_ivl_2
v0x5f0fe646db10_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e8ce0;  1 drivers
L_0x5f0fe64e8ce0 .functor MUXZ 1, o0x78b08a4bd078, L_0x5f0fe64e8b30, L_0x5f0fe64e8a00, C4<>;
S_0x5f0fe646c7b0 .scope generate, "portb_pins[4]" "portb_pins[4]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe62534f0 .param/l "i" 0 13 137, +C4<0100>;
v0x5f0fe647c640_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e8db0;  1 drivers
v0x5f0fe647c740_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e8e50;  1 drivers
o0x78b08a4bd138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe6476930_0 name=_ivl_2
v0x5f0fe6476a10_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e8f50;  1 drivers
L_0x5f0fe64e8f50 .functor MUXZ 1, o0x78b08a4bd138, L_0x5f0fe64e8e50, L_0x5f0fe64e8db0, C4<>;
S_0x5f0fe6475640 .scope generate, "portb_pins[5]" "portb_pins[5]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6252900 .param/l "i" 0 13 137, +C4<0101>;
v0x5f0fe6472cd0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e9040;  1 drivers
v0x5f0fe6472dd0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e90e0;  1 drivers
o0x78b08a4bd1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64719e0_0 name=_ivl_2
v0x5f0fe6471aa0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e91f0;  1 drivers
L_0x5f0fe64e91f0 .functor MUXZ 1, o0x78b08a4bd1f8, L_0x5f0fe64e90e0, L_0x5f0fe64e9040, C4<>;
S_0x5f0fe63f9b30 .scope generate, "portb_pins[6]" "portb_pins[6]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6056bb0 .param/l "i" 0 13 137, +C4<0110>;
v0x5f0fe63d8350_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e9330;  1 drivers
v0x5f0fe63d8450_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e93d0;  1 drivers
o0x78b08a4bd2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe63e4080_0 name=_ivl_2
v0x5f0fe63e4140_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e94f0;  1 drivers
L_0x5f0fe64e94f0 .functor MUXZ 1, o0x78b08a4bd2b8, L_0x5f0fe64e93d0, L_0x5f0fe64e9330, C4<>;
S_0x5f0fe64097a0 .scope generate, "portb_pins[7]" "portb_pins[7]" 13 137, 13 137 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6056fd0 .param/l "i" 0 13 137, +C4<0111>;
v0x5f0fe63f5380_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e99b0;  1 drivers
v0x5f0fe63f5460_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e9ae0;  1 drivers
o0x78b08a4bd378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe6157be0_0 name=_ivl_2
v0x5f0fe6157ca0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e9b80;  1 drivers
L_0x5f0fe64e9b80 .functor MUXZ 1, o0x78b08a4bd378, L_0x5f0fe64e9ae0, L_0x5f0fe64e99b0, C4<>;
S_0x5f0fe6157d80 .scope generate, "portc_pins[0]" "portc_pins[0]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6259ae0 .param/l "i" 0 13 144, +C4<00>;
v0x5f0fe622f3a0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64e9d10;  1 drivers
v0x5f0fe622f480_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e9e50;  1 drivers
o0x78b08a4bd438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe622f560_0 name=_ivl_2
v0x5f0fe622f620_0 .net *"_ivl_4", 0 0, L_0x5f0fe64e9ef0;  1 drivers
L_0x5f0fe64e9ef0 .functor MUXZ 1, o0x78b08a4bd438, L_0x5f0fe64e9e50, L_0x5f0fe64e9d10, C4<>;
S_0x5f0fe64ae1e0 .scope generate, "portc_pins[1]" "portc_pins[1]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe60581b0 .param/l "i" 0 13 144, +C4<01>;
v0x5f0fe622f700_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ea030;  1 drivers
v0x5f0fe64ae370_0 .net *"_ivl_1", 0 0, L_0x5f0fe64e9db0;  1 drivers
o0x78b08a4bd4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64ae410_0 name=_ivl_2
v0x5f0fe64ae4b0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ea220;  1 drivers
L_0x5f0fe64ea220 .functor MUXZ 1, o0x78b08a4bd4f8, L_0x5f0fe64e9db0, L_0x5f0fe64ea030, C4<>;
S_0x5f0fe64ae550 .scope generate, "portc_pins[2]" "portc_pins[2]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6057290 .param/l "i" 0 13 144, +C4<010>;
v0x5f0fe64ae6e0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ea360;  1 drivers
v0x5f0fe64ae780_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ea4c0;  1 drivers
o0x78b08a4bd5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64ae820_0 name=_ivl_2
v0x5f0fe64ae8c0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ea560;  1 drivers
L_0x5f0fe64ea560 .functor MUXZ 1, o0x78b08a4bd5b8, L_0x5f0fe64ea4c0, L_0x5f0fe64ea360, C4<>;
S_0x5f0fe64ae960 .scope generate, "portc_pins[3]" "portc_pins[3]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6057130 .param/l "i" 0 13 144, +C4<011>;
v0x5f0fe64aeaf0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ea6d0;  1 drivers
v0x5f0fe64aeb90_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ea840;  1 drivers
o0x78b08a4bd678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64aec30_0 name=_ivl_2
v0x5f0fe64aecd0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ea910;  1 drivers
L_0x5f0fe64ea910 .functor MUXZ 1, o0x78b08a4bd678, L_0x5f0fe64ea840, L_0x5f0fe64ea6d0, C4<>;
S_0x5f0fe64aed70 .scope generate, "portc_pins[4]" "portc_pins[4]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6056d10 .param/l "i" 0 13 144, +C4<0100>;
v0x5f0fe64aef00_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ea9e0;  1 drivers
v0x5f0fe64aefa0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64eab60;  1 drivers
o0x78b08a4bd738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64af040_0 name=_ivl_2
v0x5f0fe64af0e0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64eac30;  1 drivers
L_0x5f0fe64eac30 .functor MUXZ 1, o0x78b08a4bd738, L_0x5f0fe64eab60, L_0x5f0fe64ea9e0, C4<>;
S_0x5f0fe64af180 .scope generate, "portc_pins[5]" "portc_pins[5]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6053480 .param/l "i" 0 13 144, +C4<0101>;
v0x5f0fe64af310_0 .net *"_ivl_0", 0 0, L_0x5f0fe64eada0;  1 drivers
v0x5f0fe64af3b0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64eaf30;  1 drivers
o0x78b08a4bd7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64af450_0 name=_ivl_2
v0x5f0fe64af4f0_0 .net *"_ivl_4", 0 0, L_0x5f0fe64eb000;  1 drivers
L_0x5f0fe64eb000 .functor MUXZ 1, o0x78b08a4bd7f8, L_0x5f0fe64eaf30, L_0x5f0fe64eada0, C4<>;
S_0x5f0fe64af590 .scope generate, "portc_pins[6]" "portc_pins[6]" 13 144, 13 144 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6054b80 .param/l "i" 0 13 144, +C4<0110>;
v0x5f0fe64af720_0 .net *"_ivl_0", 0 0, L_0x5f0fe64eb540;  1 drivers
v0x5f0fe64af7c0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64eb5e0;  1 drivers
o0x78b08a4bd8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64af860_0 name=_ivl_2
v0x5f0fe64af900_0 .net *"_ivl_4", 0 0, L_0x5f0fe64eb790;  1 drivers
L_0x5f0fe64eb790 .functor MUXZ 1, o0x78b08a4bd8b8, L_0x5f0fe64eb5e0, L_0x5f0fe64eb540, C4<>;
S_0x5f0fe64af9a0 .scope generate, "portd_pins[0]" "portd_pins[0]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6056270 .param/l "i" 0 13 151, +C4<00>;
v0x5f0fe64afb30_0 .net *"_ivl_0", 0 0, L_0x5f0fe64eb920;  1 drivers
v0x5f0fe64afbd0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64eb9c0;  1 drivers
o0x78b08a4bd978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64afc70_0 name=_ivl_2
v0x5f0fe64afd10_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ebb80;  1 drivers
L_0x5f0fe64ebb80 .functor MUXZ 1, o0x78b08a4bd978, L_0x5f0fe64eb9c0, L_0x5f0fe64eb920, C4<>;
S_0x5f0fe64afdb0 .scope generate, "portd_pins[1]" "portd_pins[1]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6054000 .param/l "i" 0 13 151, +C4<01>;
v0x5f0fe64b0050_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ebcc0;  1 drivers
v0x5f0fe64b00f0_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ebdb0;  1 drivers
o0x78b08a4bda38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b0190_0 name=_ivl_2
v0x5f0fe64b0230_0 .net *"_ivl_4", 0 0, L_0x5f0fe64eba60;  1 drivers
L_0x5f0fe64eba60 .functor MUXZ 1, o0x78b08a4bda38, L_0x5f0fe64ebdb0, L_0x5f0fe64ebcc0, C4<>;
S_0x5f0fe64b02d0 .scope generate, "portd_pins[2]" "portd_pins[2]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6233650 .param/l "i" 0 13 151, +C4<010>;
v0x5f0fe64b0460_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ec020;  1 drivers
v0x5f0fe64b0500_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ec0c0;  1 drivers
o0x78b08a4bdaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b05a0_0 name=_ivl_2
v0x5f0fe64b0640_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ec2a0;  1 drivers
L_0x5f0fe64ec2a0 .functor MUXZ 1, o0x78b08a4bdaf8, L_0x5f0fe64ec0c0, L_0x5f0fe64ec020, C4<>;
S_0x5f0fe64b06e0 .scope generate, "portd_pins[3]" "portd_pins[3]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6232c90 .param/l "i" 0 13 151, +C4<011>;
v0x5f0fe64b0870_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ec410;  1 drivers
v0x5f0fe64b0910_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ec4b0;  1 drivers
o0x78b08a4bdbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b09b0_0 name=_ivl_2
v0x5f0fe64b0a50_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ec760;  1 drivers
L_0x5f0fe64ec760 .functor MUXZ 1, o0x78b08a4bdbb8, L_0x5f0fe64ec4b0, L_0x5f0fe64ec410, C4<>;
S_0x5f0fe64b0af0 .scope generate, "portd_pins[4]" "portd_pins[4]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6232f50 .param/l "i" 0 13 151, +C4<0100>;
v0x5f0fe64b0c80_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ec830;  1 drivers
v0x5f0fe64b0d20_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ec8d0;  1 drivers
o0x78b08a4bdc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b0dc0_0 name=_ivl_2
v0x5f0fe64b0e60_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ecb00;  1 drivers
L_0x5f0fe64ecb00 .functor MUXZ 1, o0x78b08a4bdc78, L_0x5f0fe64ec8d0, L_0x5f0fe64ec830, C4<>;
S_0x5f0fe64b0f00 .scope generate, "portd_pins[5]" "portd_pins[5]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6231d10 .param/l "i" 0 13 151, +C4<0101>;
v0x5f0fe64b1090_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ecc70;  1 drivers
v0x5f0fe64b1130_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ecd10;  1 drivers
o0x78b08a4bdd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b11d0_0 name=_ivl_2
v0x5f0fe64b1270_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ecf50;  1 drivers
L_0x5f0fe64ecf50 .functor MUXZ 1, o0x78b08a4bdd38, L_0x5f0fe64ecd10, L_0x5f0fe64ecc70, C4<>;
S_0x5f0fe64b1310 .scope generate, "portd_pins[6]" "portd_pins[6]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6231590 .param/l "i" 0 13 151, +C4<0110>;
v0x5f0fe64b14a0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ed0c0;  1 drivers
v0x5f0fe64b1540_0 .net *"_ivl_1", 0 0, L_0x5f0fe64ed160;  1 drivers
o0x78b08a4bddf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b15e0_0 name=_ivl_2
v0x5f0fe64b1680_0 .net *"_ivl_4", 0 0, L_0x5f0fe64ed3b0;  1 drivers
L_0x5f0fe64ed3b0 .functor MUXZ 1, o0x78b08a4bddf8, L_0x5f0fe64ed160, L_0x5f0fe64ed0c0, C4<>;
S_0x5f0fe64b1720 .scope generate, "portd_pins[7]" "portd_pins[7]" 13 151, 13 151 0, S_0x5f0fe63ac590;
 .timescale 0 0;
P_0x5f0fe6239b80 .param/l "i" 0 13 151, +C4<0111>;
v0x5f0fe64b18b0_0 .net *"_ivl_0", 0 0, L_0x5f0fe64ed840;  1 drivers
v0x5f0fe64b1950_0 .net *"_ivl_1", 0 0, L_0x5f0fe64eda70;  1 drivers
o0x78b08a4bdeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b19f0_0 name=_ivl_2
v0x5f0fe64b1a90_0 .net *"_ivl_4", 0 0, L_0x5f0fe64edc20;  1 drivers
L_0x5f0fe64edc20 .functor MUXZ 1, o0x78b08a4bdeb8, L_0x5f0fe64eda70, L_0x5f0fe64ed840, C4<>;
S_0x5f0fe64b3610 .scope module, "i2c_inst" "axioma_i2c" 3 300, 14 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INOUT 1 "sda";
    .port_info 8 /INOUT 1 "scl";
    .port_info 9 /OUTPUT 1 "twi_interrupt";
    .port_info 10 /OUTPUT 8 "debug_state";
    .port_info 11 /OUTPUT 8 "debug_data";
P_0x5f0fe64b37a0 .param/l "ADDR_TWAR" 1 14 33, C4<000010>;
P_0x5f0fe64b37e0 .param/l "ADDR_TWBR" 1 14 31, C4<000000>;
P_0x5f0fe64b3820 .param/l "ADDR_TWCR" 1 14 35, C4<110110>;
P_0x5f0fe64b3860 .param/l "ADDR_TWDR" 1 14 34, C4<000011>;
P_0x5f0fe64b38a0 .param/l "ADDR_TWSR" 1 14 32, C4<000001>;
P_0x5f0fe64b38e0 .param/l "TWI_BUS_ERROR" 1 14 51, C4<00000>;
P_0x5f0fe64b3920 .param/l "TWI_IDLE" 1 14 38, C4<00000>;
P_0x5f0fe64b3960 .param/l "TWI_MR_DATA_ACK" 1 14 47, C4<10000>;
P_0x5f0fe64b39a0 .param/l "TWI_MR_DATA_NACK" 1 14 48, C4<11000>;
P_0x5f0fe64b39e0 .param/l "TWI_MR_SLA_ACK" 1 14 45, C4<00000>;
P_0x5f0fe64b3a20 .param/l "TWI_MR_SLA_NACK" 1 14 46, C4<01000>;
P_0x5f0fe64b3a60 .param/l "TWI_MT_DATA_ACK" 1 14 43, C4<01000>;
P_0x5f0fe64b3aa0 .param/l "TWI_MT_DATA_NACK" 1 14 44, C4<10000>;
P_0x5f0fe64b3ae0 .param/l "TWI_MT_SLA_ACK" 1 14 41, C4<11000>;
P_0x5f0fe64b3b20 .param/l "TWI_MT_SLA_NACK" 1 14 42, C4<00000>;
P_0x5f0fe64b3b60 .param/l "TWI_REP_START" 1 14 40, C4<10000>;
P_0x5f0fe64b3ba0 .param/l "TWI_SR_SLA_ACK" 1 14 49, C4<00000>;
P_0x5f0fe64b3be0 .param/l "TWI_START" 1 14 39, C4<01000>;
P_0x5f0fe64b3c20 .param/l "TWI_ST_SLA_ACK" 1 14 50, C4<01000>;
L_0x5f0fe64f5fb0 .functor AND 1, v0x5f0fe64b5240_0, L_0x5f0fe64f5c20, C4<1>, C4<1>;
L_0x5f0fe64f66e0 .functor AND 1, L_0x5f0fe64f5780, L_0x5f0fe64f5cf0, C4<1>, C4<1>;
L_0x5f0fe64f6430 .functor BUFZ 8, v0x5f0fe64b5990_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x78b08a4be938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b3da0_0 name=_ivl_20
L_0x78b08a46c728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64b3e40_0 .net/2u *"_ivl_22", 0 0, L_0x78b08a46c728;  1 drivers
v0x5f0fe64b3ee0_0 .net *"_ivl_24", 0 0, L_0x5f0fe64f60a0;  1 drivers
o0x78b08a4be9c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b3f80_0 name=_ivl_26
o0x78b08a4be9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b4020_0 name=_ivl_30
L_0x78b08a46c770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f0fe64b40c0_0 .net/2u *"_ivl_32", 0 0, L_0x78b08a46c770;  1 drivers
v0x5f0fe64b4160_0 .net *"_ivl_34", 0 0, L_0x5f0fe64f6390;  1 drivers
o0x78b08a4bea88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b4200_0 name=_ivl_36
v0x5f0fe64b42a0_0 .var "ack_received", 0 0;
v0x5f0fe64b4340_0 .var "ack_to_send", 0 0;
v0x5f0fe64b43e0_0 .var "bit_counter", 3 0;
v0x5f0fe64b4480_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64b4520_0 .var "data_ready", 0 0;
v0x5f0fe64b45c0_0 .net "debug_data", 7 0, L_0x5f0fe64f6430;  1 drivers
v0x5f0fe64b4660_0 .net "debug_state", 7 0, L_0x5f0fe64f6840;  alias, 1 drivers
v0x5f0fe64b4700_0 .var "interrupt_flag", 0 0;
v0x5f0fe64b47a0_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64b4840_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64b48e0_0 .var "io_data_out", 7 0;
v0x5f0fe64b4980_0 .net "io_read", 0 0, L_0x5f0fe64f6a50;  1 drivers
v0x5f0fe64b4a20_0 .net "io_write", 0 0, L_0x5f0fe64f6ac0;  1 drivers
v0x5f0fe64b4ac0_0 .var "reg_twar", 7 0;
v0x5f0fe64b4b60_0 .var "reg_twbr", 7 0;
v0x5f0fe64b4c00_0 .var "reg_twcr", 7 0;
v0x5f0fe64b4ca0_0 .var "reg_twdr", 7 0;
v0x5f0fe64b4d60_0 .var "reg_twsr", 7 0;
v0x5f0fe64b4e40_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe64b4ee0_0 .var "rx_data", 7 0;
v0x5f0fe64b4fc0_0 .net8 "scl", 0 0, RS_0x78b08a4bedb8;  alias, 2 drivers
v0x5f0fe64b5080_0 .var "scl_clock_counter", 7 0;
v0x5f0fe64b5160_0 .var "scl_clock_div", 7 0;
v0x5f0fe64b5240_0 .var "scl_clock_enable", 0 0;
v0x5f0fe64b5300_0 .var "scl_oe", 0 0;
v0x5f0fe64b55d0_0 .var "scl_out", 0 0;
v0x5f0fe64b5690_0 .net "scl_tick", 0 0, L_0x5f0fe64f5fb0;  1 drivers
v0x5f0fe64b5750_0 .net8 "sda", 0 0, RS_0x78b08a4bef08;  alias, 2 drivers
v0x5f0fe64b5810_0 .var "sda_oe", 0 0;
v0x5f0fe64b58d0_0 .var "sda_out", 0 0;
v0x5f0fe64b5990_0 .var "shift_register", 7 0;
v0x5f0fe64b5a70_0 .var "start_condition", 0 0;
v0x5f0fe64b5b30_0 .var "stop_condition", 0 0;
v0x5f0fe64b5bf0_0 .net "twcr_twea", 0 0, L_0x5f0fe64f5850;  1 drivers
v0x5f0fe64b5cb0_0 .net "twcr_twen", 0 0, L_0x5f0fe64f5c20;  1 drivers
v0x5f0fe64b5d70_0 .net "twcr_twie", 0 0, L_0x5f0fe64f5cf0;  1 drivers
v0x5f0fe64b5e30_0 .net "twcr_twint", 0 0, L_0x5f0fe64f5780;  1 drivers
v0x5f0fe64b5ef0_0 .net "twcr_twsta", 0 0, L_0x5f0fe64f5920;  1 drivers
v0x5f0fe64b5fb0_0 .net "twcr_twsto", 0 0, L_0x5f0fe64f59c0;  1 drivers
v0x5f0fe64b6070_0 .net "twcr_twwc", 0 0, L_0x5f0fe64f5b50;  1 drivers
v0x5f0fe64b6130_0 .net "twi_interrupt", 0 0, L_0x5f0fe64f66e0;  alias, 1 drivers
v0x5f0fe64b61f0_0 .var "twi_state", 4 0;
v0x5f0fe64b62d0_0 .net "twsr_twps", 1 0, L_0x5f0fe64f5ee0;  1 drivers
v0x5f0fe64b63b0_0 .net "twsr_tws", 4 0, L_0x5f0fe64f5d90;  1 drivers
v0x5f0fe64b6490_0 .var "tx_data", 7 0;
E_0x5f0fe6406510/0 .event edge, v0x5f0fe64b4980_0, v0x5f0fe64622a0_0, v0x5f0fe64b4b60_0, v0x5f0fe64b4d60_0;
E_0x5f0fe6406510/1 .event edge, v0x5f0fe64b4ac0_0, v0x5f0fe64b4ca0_0, v0x5f0fe64b4c00_0;
E_0x5f0fe6406510 .event/or E_0x5f0fe6406510/0, E_0x5f0fe6406510/1;
E_0x5f0fe635b330 .event edge, v0x5f0fe64b62d0_0, v0x5f0fe64b4b60_0;
L_0x5f0fe64f5780 .part v0x5f0fe64b4c00_0, 7, 1;
L_0x5f0fe64f5850 .part v0x5f0fe64b4c00_0, 6, 1;
L_0x5f0fe64f5920 .part v0x5f0fe64b4c00_0, 5, 1;
L_0x5f0fe64f59c0 .part v0x5f0fe64b4c00_0, 4, 1;
L_0x5f0fe64f5b50 .part v0x5f0fe64b4c00_0, 3, 1;
L_0x5f0fe64f5c20 .part v0x5f0fe64b4c00_0, 2, 1;
L_0x5f0fe64f5cf0 .part v0x5f0fe64b4c00_0, 0, 1;
L_0x5f0fe64f5d90 .part v0x5f0fe64b4d60_0, 3, 5;
L_0x5f0fe64f5ee0 .part v0x5f0fe64b4d60_0, 0, 2;
L_0x5f0fe64f60a0 .functor MUXZ 1, L_0x78b08a46c728, o0x78b08a4be938, v0x5f0fe64b58d0_0, C4<>;
L_0x5f0fe64f6200 .functor MUXZ 1, o0x78b08a4be9c8, L_0x5f0fe64f60a0, v0x5f0fe64b5810_0, C4<>;
L_0x5f0fe64f6390 .functor MUXZ 1, L_0x78b08a46c770, o0x78b08a4be9f8, v0x5f0fe64b55d0_0, C4<>;
L_0x5f0fe64f6550 .functor MUXZ 1, o0x78b08a4bea88, L_0x5f0fe64f6390, v0x5f0fe64b5300_0, C4<>;
L_0x5f0fe64f6840 .concat [ 1 1 1 5], v0x5f0fe64b58d0_0, v0x5f0fe64b5300_0, v0x5f0fe64b5810_0, v0x5f0fe64b61f0_0;
S_0x5f0fe64b66f0 .scope module, "spi_inst" "axioma_spi" 3 282, 15 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 1 "spi_miso";
    .port_info 8 /OUTPUT 1 "spi_mosi";
    .port_info 9 /OUTPUT 1 "spi_sck";
    .port_info 10 /OUTPUT 1 "spi_ss";
    .port_info 11 /OUTPUT 1 "spi_interrupt";
    .port_info 12 /OUTPUT 8 "debug_state";
    .port_info 13 /OUTPUT 8 "debug_shift_reg";
P_0x5f0fe6011c40 .param/l "ADDR_SPCR" 1 15 33, C4<101100>;
P_0x5f0fe6011c80 .param/l "ADDR_SPDR" 1 15 35, C4<101110>;
P_0x5f0fe6011cc0 .param/l "ADDR_SPSR" 1 15 34, C4<101101>;
P_0x5f0fe6011d00 .param/l "SPI_COMPLETE" 1 15 41, C4<011>;
P_0x5f0fe6011d40 .param/l "SPI_IDLE" 1 15 38, C4<000>;
P_0x5f0fe6011d80 .param/l "SPI_START" 1 15 39, C4<001>;
P_0x5f0fe6011dc0 .param/l "SPI_TRANSFER" 1 15 40, C4<010>;
L_0x5f0fe64f4cd0 .functor AND 1, v0x5f0fe64b8540_0, L_0x5f0fe64f4650, C4<1>, C4<1>;
L_0x5f0fe64f4e70 .functor AND 1, L_0x5f0fe64f4650, L_0x5f0fe64f4790, C4<1>, C4<1>;
L_0x5f0fe64f5100 .functor AND 1, L_0x5f0fe64f4650, L_0x5f0fe64f4790, C4<1>, C4<1>;
L_0x5f0fe64f52c0 .functor AND 1, L_0x5f0fe64f4aa0, L_0x5f0fe64f45b0, C4<1>, C4<1>;
L_0x5f0fe64f5040 .functor BUFZ 8, v0x5f0fe64b7d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x78b08a4bf4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b6cd0_0 name=_ivl_22
v0x5f0fe64b6dd0_0 .net *"_ivl_27", 0 0, L_0x5f0fe64f4e70;  1 drivers
o0x78b08a4bf508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b6e90_0 name=_ivl_28
v0x5f0fe64b6f50_0 .net *"_ivl_33", 0 0, L_0x5f0fe64f5100;  1 drivers
o0x78b08a4bf568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5f0fe64b7010_0 name=_ivl_34
v0x5f0fe64b7140_0 .var "bit_counter", 3 0;
v0x5f0fe64b7220_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64b72c0_0 .var "data_ready", 0 0;
v0x5f0fe64b7380_0 .net "debug_shift_reg", 7 0, L_0x5f0fe64f5040;  1 drivers
v0x5f0fe64b7460_0 .net "debug_state", 7 0, L_0x5f0fe64f5450;  alias, 1 drivers
v0x5f0fe64b7540_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64b7600_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64b76c0_0 .var "io_data_out", 7 0;
v0x5f0fe64b77a0_0 .net "io_read", 0 0, L_0x5f0fe64f5610;  1 drivers
v0x5f0fe64b7860_0 .net "io_write", 0 0, L_0x5f0fe64f56e0;  1 drivers
v0x5f0fe64b7920_0 .var "reg_spcr", 7 0;
v0x5f0fe64b7a00_0 .var "reg_spdr", 7 0;
v0x5f0fe64b7ae0_0 .var "reg_spsr", 7 0;
v0x5f0fe64b7bc0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe64b7c60_0 .var "rx_data", 7 0;
v0x5f0fe64b7d40_0 .var "shift_register", 7 0;
v0x5f0fe64b7e20_0 .net "spcr_cpha", 0 0, L_0x5f0fe64f4960;  1 drivers
v0x5f0fe64b7ee0_0 .net "spcr_cpol", 0 0, L_0x5f0fe64f48c0;  1 drivers
v0x5f0fe64b7fa0_0 .net "spcr_dord", 0 0, L_0x5f0fe64f46f0;  1 drivers
v0x5f0fe64b8060_0 .net "spcr_mstr", 0 0, L_0x5f0fe64f4790;  1 drivers
v0x5f0fe64b8120_0 .net "spcr_spe", 0 0, L_0x5f0fe64f4650;  1 drivers
v0x5f0fe64b81e0_0 .net "spcr_spie", 0 0, L_0x5f0fe64f45b0;  1 drivers
v0x5f0fe64b82a0_0 .net "spcr_spr", 1 0, L_0x5f0fe64f4a00;  1 drivers
v0x5f0fe64b8380_0 .var "spi_clock_counter", 7 0;
v0x5f0fe64b8460_0 .var "spi_clock_div", 7 0;
v0x5f0fe64b8540_0 .var "spi_clock_enable", 0 0;
v0x5f0fe64b8600_0 .var "spi_clock_out", 0 0;
v0x5f0fe64b86c0_0 .net "spi_clock_tick", 0 0, L_0x5f0fe64f4cd0;  1 drivers
v0x5f0fe64b8990_0 .net "spi_interrupt", 0 0, L_0x5f0fe64f52c0;  alias, 1 drivers
v0x5f0fe64b8a50_0 .net "spi_miso", 0 0, v0x5f0fe64d27b0_0;  alias, 1 drivers
v0x5f0fe64b8af0_0 .net8 "spi_mosi", 0 0, RS_0x78b08a4bc658;  alias, 2 drivers
v0x5f0fe64b8b90_0 .var "spi_mosi_out", 0 0;
v0x5f0fe64b8c30_0 .net8 "spi_sck", 0 0, RS_0x78b08a4bc688;  alias, 2 drivers
v0x5f0fe64b8cd0_0 .net8 "spi_ss", 0 0, RS_0x78b08a4bc6b8;  alias, 2 drivers
v0x5f0fe64b8d70_0 .var "spi_ss_out", 0 0;
v0x5f0fe64b8e10_0 .var "spi_state", 2 0;
v0x5f0fe64b8eb0_0 .net "spsr_spi2x", 0 0, L_0x5f0fe64f4c30;  1 drivers
v0x5f0fe64b8f70_0 .net "spsr_spif", 0 0, L_0x5f0fe64f4aa0;  1 drivers
v0x5f0fe64b9030_0 .net "spsr_wcol", 0 0, L_0x5f0fe64f4b90;  1 drivers
v0x5f0fe64b90f0_0 .var "transfer_complete", 0 0;
v0x5f0fe64b91b0_0 .var "tx_data", 7 0;
v0x5f0fe64b9290_0 .var "write_collision", 0 0;
E_0x5f0fe64b6c00/0 .event edge, v0x5f0fe64b77a0_0, v0x5f0fe64622a0_0, v0x5f0fe64b7920_0, v0x5f0fe64b7ae0_0;
E_0x5f0fe64b6c00/1 .event edge, v0x5f0fe64b7a00_0;
E_0x5f0fe64b6c00 .event/or E_0x5f0fe64b6c00/0, E_0x5f0fe64b6c00/1;
E_0x5f0fe64b6c70 .event edge, v0x5f0fe64b8eb0_0, v0x5f0fe64b82a0_0;
L_0x5f0fe64f45b0 .part v0x5f0fe64b7920_0, 7, 1;
L_0x5f0fe64f4650 .part v0x5f0fe64b7920_0, 6, 1;
L_0x5f0fe64f46f0 .part v0x5f0fe64b7920_0, 5, 1;
L_0x5f0fe64f4790 .part v0x5f0fe64b7920_0, 4, 1;
L_0x5f0fe64f48c0 .part v0x5f0fe64b7920_0, 3, 1;
L_0x5f0fe64f4960 .part v0x5f0fe64b7920_0, 2, 1;
L_0x5f0fe64f4a00 .part v0x5f0fe64b7920_0, 0, 2;
L_0x5f0fe64f4aa0 .part v0x5f0fe64b7ae0_0, 7, 1;
L_0x5f0fe64f4b90 .part v0x5f0fe64b7ae0_0, 6, 1;
L_0x5f0fe64f4c30 .part v0x5f0fe64b7ae0_0, 0, 1;
L_0x5f0fe64f4da0 .functor MUXZ 1, o0x78b08a4bf4a8, v0x5f0fe64b8b90_0, L_0x5f0fe64f4650, C4<>;
L_0x5f0fe64f4fa0 .functor MUXZ 1, o0x78b08a4bf508, v0x5f0fe64b8600_0, L_0x5f0fe64f4e70, C4<>;
L_0x5f0fe64f51a0 .functor MUXZ 1, o0x78b08a4bf568, v0x5f0fe64b8d70_0, L_0x5f0fe64f5100, C4<>;
LS_0x5f0fe64f5450_0_0 .concat [ 1 1 1 1], v0x5f0fe64b72c0_0, v0x5f0fe64b9290_0, v0x5f0fe64b90f0_0, L_0x5f0fe64f4790;
LS_0x5f0fe64f5450_0_4 .concat [ 1 3 0 0], L_0x5f0fe64f4650, v0x5f0fe64b8e10_0;
L_0x5f0fe64f5450 .concat [ 4 4 0 0], LS_0x5f0fe64f5450_0_0, LS_0x5f0fe64f5450_0_4;
S_0x5f0fe64b9510 .scope module, "timer0_inst" "axioma_timer0" 3 242, 16 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /OUTPUT 1 "oc0a_pin";
    .port_info 8 /OUTPUT 1 "oc0b_pin";
    .port_info 9 /OUTPUT 1 "timer0_overflow";
    .port_info 10 /OUTPUT 1 "timer0_compa";
    .port_info 11 /OUTPUT 1 "timer0_compb";
    .port_info 12 /OUTPUT 8 "debug_tcnt0";
    .port_info 13 /OUTPUT 3 "debug_mode";
    .port_info 14 /OUTPUT 3 "debug_prescaler";
P_0x5f0fe64b96a0 .param/l "ADDR_OCR0A" 1 16 37, C4<100111>;
P_0x5f0fe64b96e0 .param/l "ADDR_OCR0B" 1 16 38, C4<101000>;
P_0x5f0fe64b9720 .param/l "ADDR_TCCR0A" 1 16 35, C4<100100>;
P_0x5f0fe64b9760 .param/l "ADDR_TCCR0B" 1 16 36, C4<100101>;
P_0x5f0fe64b97a0 .param/l "ADDR_TCNT0" 1 16 34, C4<100110>;
P_0x5f0fe64b97e0 .param/l "ADDR_TIFR0" 1 16 40, C4<010101>;
P_0x5f0fe64b9820 .param/l "ADDR_TIMSK0" 1 16 39, C4<101110>;
P_0x5f0fe64b9860 .param/l "MODE_CTC" 1 16 45, C4<010>;
P_0x5f0fe64b98a0 .param/l "MODE_NORMAL" 1 16 43, C4<000>;
P_0x5f0fe64b98e0 .param/l "MODE_PWM_FAST" 1 16 46, C4<011>;
P_0x5f0fe64b9920 .param/l "MODE_PWM_FAST_OCR" 1 16 48, C4<111>;
P_0x5f0fe64b9960 .param/l "MODE_PWM_PHASE" 1 16 44, C4<001>;
P_0x5f0fe64b99a0 .param/l "MODE_PWM_PHASE_OCR" 1 16 47, C4<101>;
P_0x5f0fe64b99e0 .param/l "PRESCALE_1" 1 16 52, C4<001>;
P_0x5f0fe64b9a20 .param/l "PRESCALE_1024" 1 16 56, C4<101>;
P_0x5f0fe64b9a60 .param/l "PRESCALE_256" 1 16 55, C4<100>;
P_0x5f0fe64b9aa0 .param/l "PRESCALE_64" 1 16 54, C4<011>;
P_0x5f0fe64b9ae0 .param/l "PRESCALE_8" 1 16 53, C4<010>;
P_0x5f0fe64b9b20 .param/l "PRESCALE_EXT_F" 1 16 57, C4<110>;
P_0x5f0fe64b9b60 .param/l "PRESCALE_EXT_R" 1 16 58, C4<111>;
P_0x5f0fe64b9ba0 .param/l "PRESCALE_STOP" 1 16 51, C4<000>;
L_0x5f0fe64f1fb0 .functor BUFZ 1, v0x5f0fe64bb190_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64f2240 .functor BUFZ 1, v0x5f0fe64bb250_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64f22e0 .functor AND 1, L_0x5f0fe64f20f0, L_0x5f0fe64f1e10, C4<1>, C4<1>;
L_0x5f0fe64f2440 .functor AND 1, L_0x5f0fe64f2020, L_0x5f0fe64f1c90, C4<1>, C4<1>;
L_0x5f0fe64f25d0 .functor AND 1, L_0x5f0fe64f1eb0, L_0x5f0fe64f1bf0, C4<1>, C4<1>;
L_0x5f0fe64f2730 .functor BUFZ 8, v0x5f0fe64bc620_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5f0fe64f27a0 .functor BUFZ 3, L_0x5f0fe64f1a80, C4<000>, C4<000>, C4<000>;
L_0x5f0fe64f2860 .functor BUFZ 3, L_0x5f0fe64f19e0, C4<000>, C4<000>, C4<000>;
v0x5f0fe64ba5d0_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64ba690_0 .net "debug_mode", 2 0, L_0x5f0fe64f27a0;  1 drivers
v0x5f0fe64ba770_0 .net "debug_prescaler", 2 0, L_0x5f0fe64f2860;  1 drivers
v0x5f0fe64ba830_0 .net "debug_tcnt0", 7 0, L_0x5f0fe64f2730;  1 drivers
v0x5f0fe64ba910_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64ba9d0_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64baa90_0 .var "io_data_out", 7 0;
v0x5f0fe64bab70_0 .net "io_read", 0 0, L_0x5f0fe64f2970;  1 drivers
v0x5f0fe64bac30_0 .net "io_write", 0 0, L_0x5f0fe64f29e0;  1 drivers
v0x5f0fe64bacf0_0 .var "match_a", 0 0;
v0x5f0fe64badb0_0 .var "match_b", 0 0;
v0x5f0fe64bae70_0 .net "oc0a_pin", 0 0, L_0x5f0fe64f1fb0;  alias, 1 drivers
v0x5f0fe64baf30_0 .net "oc0b_pin", 0 0, L_0x5f0fe64f2240;  alias, 1 drivers
v0x5f0fe64baff0_0 .var "overflow_flag", 0 0;
v0x5f0fe64bb0b0_0 .var "prescaler_counter", 10 0;
v0x5f0fe64bb190_0 .var "pwm_a_output", 0 0;
v0x5f0fe64bb250_0 .var "pwm_b_output", 0 0;
v0x5f0fe64bb310_0 .var "reg_ocr0a", 7 0;
v0x5f0fe64bb3f0_0 .var "reg_ocr0b", 7 0;
v0x5f0fe64bb4d0_0 .var "reg_tccr0a", 7 0;
v0x5f0fe64bb5b0_0 .var "reg_tccr0b", 7 0;
v0x5f0fe64bb690_0 .var "reg_tcnt0", 7 0;
v0x5f0fe64bb770_0 .var "reg_tifr0", 7 0;
v0x5f0fe64bb850_0 .var "reg_timsk0", 7 0;
v0x5f0fe64bb930_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe64bb9d0_0 .net "tccr0a_com0a", 1 0, L_0x5f0fe64f1490;  1 drivers
v0x5f0fe64bbab0_0 .net "tccr0a_com0b", 1 0, L_0x5f0fe64f1530;  1 drivers
v0x5f0fe64bbb90_0 .net "tccr0a_wgm0", 1 0, L_0x5f0fe64f1650;  1 drivers
v0x5f0fe64bbc70_0 .net "tccr0b_cs0", 2 0, L_0x5f0fe64f19e0;  1 drivers
v0x5f0fe64bbd50_0 .net "tccr0b_foc0a", 0 0, L_0x5f0fe64f16f0;  1 drivers
v0x5f0fe64bbe10_0 .net "tccr0b_foc0b", 0 0, L_0x5f0fe64f1820;  1 drivers
v0x5f0fe64bbed0_0 .net "tccr0b_wgm02", 0 0, L_0x5f0fe64f1940;  1 drivers
v0x5f0fe64bbf90_0 .net "tifr0_ocf0a", 0 0, L_0x5f0fe64f2020;  1 drivers
v0x5f0fe64bc260_0 .net "tifr0_ocf0b", 0 0, L_0x5f0fe64f1eb0;  1 drivers
v0x5f0fe64bc320_0 .net "tifr0_tov0", 0 0, L_0x5f0fe64f20f0;  1 drivers
v0x5f0fe64bc3e0_0 .net "timer0_compa", 0 0, L_0x5f0fe64f2440;  alias, 1 drivers
v0x5f0fe64bc4a0_0 .net "timer0_compb", 0 0, L_0x5f0fe64f25d0;  alias, 1 drivers
v0x5f0fe64bc560_0 .net "timer0_overflow", 0 0, L_0x5f0fe64f22e0;  alias, 1 drivers
v0x5f0fe64bc620_0 .var "timer_counter", 7 0;
v0x5f0fe64bc700_0 .var "timer_direction", 0 0;
v0x5f0fe64bc7c0_0 .var "timer_tick", 0 0;
v0x5f0fe64bc880_0 .net "timsk0_ocie0a", 0 0, L_0x5f0fe64f1c90;  1 drivers
v0x5f0fe64bc940_0 .net "timsk0_ocie0b", 0 0, L_0x5f0fe64f1bf0;  1 drivers
v0x5f0fe64bca00_0 .net "timsk0_toie0", 0 0, L_0x5f0fe64f1e10;  1 drivers
v0x5f0fe64bcac0_0 .net "waveform_mode", 2 0, L_0x5f0fe64f1a80;  1 drivers
E_0x5f0fe64ba540/0 .event edge, v0x5f0fe64bab70_0, v0x5f0fe64622a0_0, v0x5f0fe64bb690_0, v0x5f0fe64bb4d0_0;
E_0x5f0fe64ba540/1 .event edge, v0x5f0fe64bb5b0_0, v0x5f0fe64bb310_0, v0x5f0fe64bb3f0_0, v0x5f0fe64bb850_0;
E_0x5f0fe64ba540/2 .event edge, v0x5f0fe64bb770_0;
E_0x5f0fe64ba540 .event/or E_0x5f0fe64ba540/0, E_0x5f0fe64ba540/1, E_0x5f0fe64ba540/2;
L_0x5f0fe64f1490 .part v0x5f0fe64bb4d0_0, 6, 2;
L_0x5f0fe64f1530 .part v0x5f0fe64bb4d0_0, 4, 2;
L_0x5f0fe64f1650 .part v0x5f0fe64bb4d0_0, 0, 2;
L_0x5f0fe64f16f0 .part v0x5f0fe64bb5b0_0, 7, 1;
L_0x5f0fe64f1820 .part v0x5f0fe64bb5b0_0, 6, 1;
L_0x5f0fe64f1940 .part v0x5f0fe64bb5b0_0, 3, 1;
L_0x5f0fe64f19e0 .part v0x5f0fe64bb5b0_0, 0, 3;
L_0x5f0fe64f1a80 .concat [ 2 1 0 0], L_0x5f0fe64f1650, L_0x5f0fe64f1940;
L_0x5f0fe64f1bf0 .part v0x5f0fe64bb850_0, 2, 1;
L_0x5f0fe64f1c90 .part v0x5f0fe64bb850_0, 1, 1;
L_0x5f0fe64f1e10 .part v0x5f0fe64bb850_0, 0, 1;
L_0x5f0fe64f1eb0 .part v0x5f0fe64bb770_0, 2, 1;
L_0x5f0fe64f2020 .part v0x5f0fe64bb770_0, 1, 1;
L_0x5f0fe64f20f0 .part v0x5f0fe64bb770_0, 0, 1;
S_0x5f0fe64bcd80 .scope module, "timer1_inst" "axioma_timer1" 3 261, 17 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 1 "icp1_pin";
    .port_info 8 /OUTPUT 1 "oc1a_pin";
    .port_info 9 /OUTPUT 1 "oc1b_pin";
    .port_info 10 /OUTPUT 1 "timer1_overflow";
    .port_info 11 /OUTPUT 1 "timer1_compa";
    .port_info 12 /OUTPUT 1 "timer1_compb";
    .port_info 13 /OUTPUT 1 "timer1_capt";
    .port_info 14 /OUTPUT 16 "debug_tcnt1";
    .port_info 15 /OUTPUT 4 "debug_mode";
    .port_info 16 /OUTPUT 3 "debug_prescaler";
P_0x5f0fe64bcf10 .param/l "ADDR_ICR1H" 1 17 46, C4<100111>;
P_0x5f0fe64bcf50 .param/l "ADDR_ICR1L" 1 17 45, C4<100110>;
P_0x5f0fe64bcf90 .param/l "ADDR_OCR1AH" 1 17 42, C4<101001>;
P_0x5f0fe64bcfd0 .param/l "ADDR_OCR1AL" 1 17 41, C4<101000>;
P_0x5f0fe64bd010 .param/l "ADDR_OCR1BH" 1 17 44, C4<101011>;
P_0x5f0fe64bd050 .param/l "ADDR_OCR1BL" 1 17 43, C4<101010>;
P_0x5f0fe64bd090 .param/l "ADDR_TCCR1A" 1 17 38, C4<100000>;
P_0x5f0fe64bd0d0 .param/l "ADDR_TCCR1B" 1 17 39, C4<100001>;
P_0x5f0fe64bd110 .param/l "ADDR_TCCR1C" 1 17 40, C4<100010>;
P_0x5f0fe64bd150 .param/l "ADDR_TCNT1H" 1 17 37, C4<101101>;
P_0x5f0fe64bd190 .param/l "ADDR_TCNT1L" 1 17 36, C4<101100>;
P_0x5f0fe64bd1d0 .param/l "ADDR_TIFR1" 1 17 48, C4<010110>;
P_0x5f0fe64bd210 .param/l "ADDR_TIMSK1" 1 17 47, C4<101111>;
P_0x5f0fe64bd250 .param/l "MODE_CTC_ICR1" 1 17 63, C4<1100>;
P_0x5f0fe64bd290 .param/l "MODE_CTC_OCR1A" 1 17 55, C4<0100>;
P_0x5f0fe64bd2d0 .param/l "MODE_NORMAL" 1 17 51, C4<0000>;
P_0x5f0fe64bd310 .param/l "MODE_PWM_10BIT" 1 17 54, C4<0011>;
P_0x5f0fe64bd350 .param/l "MODE_PWM_8BIT" 1 17 52, C4<0001>;
P_0x5f0fe64bd390 .param/l "MODE_PWM_9BIT" 1 17 53, C4<0010>;
P_0x5f0fe64bd3d0 .param/l "MODE_PWM_FAST_10BIT" 1 17 58, C4<0111>;
P_0x5f0fe64bd410 .param/l "MODE_PWM_FAST_8BIT" 1 17 56, C4<0101>;
P_0x5f0fe64bd450 .param/l "MODE_PWM_FAST_9BIT" 1 17 57, C4<0110>;
P_0x5f0fe64bd490 .param/l "MODE_PWM_FAST_ICR1" 1 17 64, C4<1110>;
P_0x5f0fe64bd4d0 .param/l "MODE_PWM_FAST_OCR1A" 1 17 65, C4<1111>;
P_0x5f0fe64bd510 .param/l "MODE_PWM_PC_ICR1" 1 17 61, C4<1010>;
P_0x5f0fe64bd550 .param/l "MODE_PWM_PC_OCR1A" 1 17 62, C4<1011>;
P_0x5f0fe64bd590 .param/l "MODE_PWM_PF_ICR1" 1 17 59, C4<1000>;
P_0x5f0fe64bd5d0 .param/l "MODE_PWM_PF_OCR1A" 1 17 60, C4<1001>;
P_0x5f0fe64bd610 .param/l "PRESCALE_1" 1 17 69, C4<001>;
P_0x5f0fe64bd650 .param/l "PRESCALE_1024" 1 17 73, C4<101>;
P_0x5f0fe64bd690 .param/l "PRESCALE_256" 1 17 72, C4<100>;
P_0x5f0fe64bd6d0 .param/l "PRESCALE_64" 1 17 71, C4<011>;
P_0x5f0fe64bd710 .param/l "PRESCALE_8" 1 17 70, C4<010>;
P_0x5f0fe64bd750 .param/l "PRESCALE_EXT_F" 1 17 74, C4<110>;
P_0x5f0fe64bd790 .param/l "PRESCALE_EXT_R" 1 17 75, C4<111>;
P_0x5f0fe64bd7d0 .param/l "PRESCALE_STOP" 1 17 68, C4<000>;
L_0x5f0fe64f34b0 .functor BUFZ 1, v0x5f0fe64bfba0_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64f3bb0 .functor BUFZ 1, v0x5f0fe64bfc60_0, C4<0>, C4<0>, C4<0>;
L_0x5f0fe64f3c50 .functor AND 1, L_0x5f0fe64f3a10, L_0x5f0fe64f35c0, C4<1>, C4<1>;
L_0x5f0fe64f3d60 .functor AND 1, L_0x5f0fe64f3970, L_0x5f0fe64f3520, C4<1>, C4<1>;
L_0x5f0fe64f3ef0 .functor AND 1, L_0x5f0fe64f3810, L_0x5f0fe64f33e0, C4<1>, C4<1>;
L_0x5f0fe64f4050 .functor AND 1, L_0x5f0fe64f3710, L_0x5f0fe64f3310, C4<1>, C4<1>;
L_0x5f0fe64f41b0 .functor BUFZ 16, v0x5f0fe64c1510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f0fe64f4220 .functor BUFZ 4, L_0x5f0fe64f2fe0, C4<0000>, C4<0000>, C4<0000>;
L_0x5f0fe64f4330 .functor BUFZ 3, L_0x5f0fe64f2f40, C4<000>, C4<000>, C4<000>;
v0x5f0fe64beaa0_0 .var "capture_event", 0 0;
v0x5f0fe64beb80_0 .var "capture_triggered", 0 0;
v0x5f0fe64bec40_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64bece0_0 .net "debug_mode", 3 0, L_0x5f0fe64f4220;  1 drivers
v0x5f0fe64beda0_0 .net "debug_prescaler", 2 0, L_0x5f0fe64f4330;  1 drivers
v0x5f0fe64bee80_0 .net "debug_tcnt1", 15 0, L_0x5f0fe64f41b0;  alias, 1 drivers
v0x5f0fe64bef60_0 .net "icp1_pin", 0 0, v0x5f0fe64d1280_0;  alias, 1 drivers
v0x5f0fe64bf020_0 .var "icp1_prev", 0 0;
v0x5f0fe64bf0e0_0 .var "icp1_sync1", 0 0;
v0x5f0fe64bf1a0_0 .var "icp1_sync2", 0 0;
v0x5f0fe64bf260_0 .var "icp1_sync3", 0 0;
v0x5f0fe64bf320_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64bf3e0_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64bf4a0_0 .var "io_data_out", 7 0;
v0x5f0fe64bf580_0 .net "io_read", 0 0, L_0x5f0fe64f43f0;  1 drivers
v0x5f0fe64bf640_0 .net "io_write", 0 0, L_0x5f0fe64f4460;  1 drivers
v0x5f0fe64bf700_0 .var "match_a", 0 0;
v0x5f0fe64bf7c0_0 .var "match_b", 0 0;
v0x5f0fe64bf880_0 .net "oc1a_pin", 0 0, L_0x5f0fe64f34b0;  alias, 1 drivers
v0x5f0fe64bf940_0 .net "oc1b_pin", 0 0, L_0x5f0fe64f3bb0;  alias, 1 drivers
v0x5f0fe64bfa00_0 .var "overflow_flag", 0 0;
v0x5f0fe64bfac0_0 .var "prescaler_counter", 10 0;
v0x5f0fe64bfba0_0 .var "pwm_a_output", 0 0;
v0x5f0fe64bfc60_0 .var "pwm_b_output", 0 0;
v0x5f0fe64bfd20_0 .var "reg_icr1", 15 0;
v0x5f0fe64bfe00_0 .var "reg_ocr1a", 15 0;
v0x5f0fe64bfee0_0 .var "reg_ocr1b", 15 0;
v0x5f0fe64bffc0_0 .var "reg_tccr1a", 7 0;
v0x5f0fe64c00a0_0 .var "reg_tccr1b", 7 0;
v0x5f0fe64c0180_0 .var "reg_tccr1c", 7 0;
v0x5f0fe64c0260_0 .var "reg_tcnt1", 15 0;
v0x5f0fe64c0340_0 .var "reg_tifr1", 7 0;
v0x5f0fe64c0420_0 .var "reg_timsk1", 7 0;
v0x5f0fe64c0710_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe64c07b0_0 .net "tccr1a_com1a", 1 0, L_0x5f0fe64f2aa0;  1 drivers
v0x5f0fe64c0890_0 .net "tccr1a_com1b", 1 0, L_0x5f0fe64f2b40;  1 drivers
v0x5f0fe64c0970_0 .net "tccr1a_wgm1", 1 0, L_0x5f0fe64f2c30;  1 drivers
v0x5f0fe64c0a50_0 .net "tccr1b_cs1", 2 0, L_0x5f0fe64f2f40;  1 drivers
v0x5f0fe64c0b30_0 .net "tccr1b_ices1", 0 0, L_0x5f0fe64f2d70;  1 drivers
v0x5f0fe64c0bf0_0 .net "tccr1b_icnc1", 0 0, L_0x5f0fe64f2cd0;  1 drivers
v0x5f0fe64c0cb0_0 .net "tccr1b_wgm1", 1 0, L_0x5f0fe64f2e60;  1 drivers
v0x5f0fe64c0d90_0 .net "tccr1c_foc1a", 0 0, L_0x5f0fe64f3150;  1 drivers
v0x5f0fe64c0e50_0 .net "tccr1c_foc1b", 0 0, L_0x5f0fe64f31f0;  1 drivers
v0x5f0fe64c0f10_0 .net "tifr1_icf1", 0 0, L_0x5f0fe64f3710;  1 drivers
v0x5f0fe64c0fd0_0 .net "tifr1_ocf1a", 0 0, L_0x5f0fe64f3970;  1 drivers
v0x5f0fe64c1090_0 .net "tifr1_ocf1b", 0 0, L_0x5f0fe64f3810;  1 drivers
v0x5f0fe64c1150_0 .net "tifr1_tov1", 0 0, L_0x5f0fe64f3a10;  1 drivers
v0x5f0fe64c1210_0 .net "timer1_capt", 0 0, L_0x5f0fe64f4050;  alias, 1 drivers
v0x5f0fe64c12d0_0 .net "timer1_compa", 0 0, L_0x5f0fe64f3d60;  alias, 1 drivers
v0x5f0fe64c1390_0 .net "timer1_compb", 0 0, L_0x5f0fe64f3ef0;  alias, 1 drivers
v0x5f0fe64c1450_0 .net "timer1_overflow", 0 0, L_0x5f0fe64f3c50;  alias, 1 drivers
v0x5f0fe64c1510_0 .var "timer_counter", 15 0;
v0x5f0fe64c15f0_0 .var "timer_direction", 0 0;
v0x5f0fe64c16b0_0 .var "timer_tick", 0 0;
v0x5f0fe64c1770_0 .net "timsk1_icie1", 0 0, L_0x5f0fe64f3310;  1 drivers
v0x5f0fe64c1830_0 .net "timsk1_ocie1a", 0 0, L_0x5f0fe64f3520;  1 drivers
v0x5f0fe64c18f0_0 .net "timsk1_ocie1b", 0 0, L_0x5f0fe64f33e0;  1 drivers
v0x5f0fe64c19b0_0 .net "timsk1_toie1", 0 0, L_0x5f0fe64f35c0;  1 drivers
v0x5f0fe64c1a70_0 .var "top_value", 15 0;
v0x5f0fe64c1b50_0 .net "waveform_mode", 3 0, L_0x5f0fe64f2fe0;  1 drivers
E_0x5f0fe64be9a0/0 .event edge, v0x5f0fe64bf580_0, v0x5f0fe64622a0_0, v0x5f0fe64c0260_0, v0x5f0fe64bffc0_0;
E_0x5f0fe64be9a0/1 .event edge, v0x5f0fe64c00a0_0, v0x5f0fe64c0180_0, v0x5f0fe64bfe00_0, v0x5f0fe64bfee0_0;
E_0x5f0fe64be9a0/2 .event edge, v0x5f0fe64bfd20_0, v0x5f0fe64c0420_0, v0x5f0fe64c0340_0;
E_0x5f0fe64be9a0 .event/or E_0x5f0fe64be9a0/0, E_0x5f0fe64be9a0/1, E_0x5f0fe64be9a0/2;
E_0x5f0fe64bea40 .event edge, v0x5f0fe64c1b50_0, v0x5f0fe64bfe00_0, v0x5f0fe64bfd20_0;
L_0x5f0fe64f2aa0 .part v0x5f0fe64bffc0_0, 6, 2;
L_0x5f0fe64f2b40 .part v0x5f0fe64bffc0_0, 4, 2;
L_0x5f0fe64f2c30 .part v0x5f0fe64bffc0_0, 0, 2;
L_0x5f0fe64f2cd0 .part v0x5f0fe64c00a0_0, 7, 1;
L_0x5f0fe64f2d70 .part v0x5f0fe64c00a0_0, 6, 1;
L_0x5f0fe64f2e60 .part v0x5f0fe64c00a0_0, 3, 2;
L_0x5f0fe64f2f40 .part v0x5f0fe64c00a0_0, 0, 3;
L_0x5f0fe64f2fe0 .concat [ 2 2 0 0], L_0x5f0fe64f2c30, L_0x5f0fe64f2e60;
L_0x5f0fe64f3150 .part v0x5f0fe64c0180_0, 7, 1;
L_0x5f0fe64f31f0 .part v0x5f0fe64c0180_0, 6, 1;
L_0x5f0fe64f3310 .part v0x5f0fe64c0420_0, 5, 1;
L_0x5f0fe64f33e0 .part v0x5f0fe64c0420_0, 2, 1;
L_0x5f0fe64f3520 .part v0x5f0fe64c0420_0, 1, 1;
L_0x5f0fe64f35c0 .part v0x5f0fe64c0420_0, 0, 1;
L_0x5f0fe64f3710 .part v0x5f0fe64c0340_0, 5, 1;
L_0x5f0fe64f3810 .part v0x5f0fe64c0340_0, 2, 1;
L_0x5f0fe64f3970 .part v0x5f0fe64c0340_0, 1, 1;
L_0x5f0fe64f3a10 .part v0x5f0fe64c0340_0, 0, 1;
S_0x5f0fe64c1e50 .scope module, "uart_inst" "axioma_uart" 3 224, 18 7 0, S_0x5f0fe6329070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 1 "uart_rx";
    .port_info 8 /OUTPUT 1 "uart_tx";
    .port_info 9 /OUTPUT 1 "usart_rx_complete";
    .port_info 10 /OUTPUT 1 "usart_udre";
    .port_info 11 /OUTPUT 1 "usart_tx_complete";
    .port_info 12 /OUTPUT 8 "debug_state";
    .port_info 13 /OUTPUT 16 "debug_baud_counter";
P_0x5f0fe64c1fe0 .param/l "ADDR_UBRR0H" 1 18 38, C4<000101>;
P_0x5f0fe64c2020 .param/l "ADDR_UBRR0L" 1 18 37, C4<000100>;
P_0x5f0fe64c2060 .param/l "ADDR_UCSR0A" 1 18 34, C4<000000>;
P_0x5f0fe64c20a0 .param/l "ADDR_UCSR0B" 1 18 35, C4<000001>;
P_0x5f0fe64c20e0 .param/l "ADDR_UCSR0C" 1 18 36, C4<000010>;
P_0x5f0fe64c2120 .param/l "ADDR_UDR0" 1 18 33, C4<000110>;
P_0x5f0fe64c2160 .param/l "RX_DATA" 1 18 50, C4<010>;
P_0x5f0fe64c21a0 .param/l "RX_IDLE" 1 18 48, C4<000>;
P_0x5f0fe64c21e0 .param/l "RX_PARITY" 1 18 51, C4<011>;
P_0x5f0fe64c2220 .param/l "RX_START" 1 18 49, C4<001>;
P_0x5f0fe64c2260 .param/l "RX_STOP" 1 18 52, C4<100>;
P_0x5f0fe64c22a0 .param/l "TX_DATA" 1 18 43, C4<010>;
P_0x5f0fe64c22e0 .param/l "TX_IDLE" 1 18 41, C4<000>;
P_0x5f0fe64c2320 .param/l "TX_PARITY" 1 18 44, C4<011>;
P_0x5f0fe64c2360 .param/l "TX_START" 1 18 42, C4<001>;
P_0x5f0fe64c23a0 .param/l "TX_STOP" 1 18 45, C4<100>;
L_0x5f0fe64f0da0 .functor AND 1, L_0x5f0fe64ef510, L_0x5f0fe64efd50, C4<1>, C4<1>;
L_0x5f0fe64f0e60 .functor AND 1, L_0x5f0fe64ef700, L_0x5f0fe64eff80, C4<1>, C4<1>;
L_0x5f0fe64f0fc0 .functor AND 1, L_0x5f0fe64ef5e0, L_0x5f0fe64efe50, C4<1>, C4<1>;
L_0x5f0fe64f11c0 .functor BUFZ 16, v0x5f0fe64c2ba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f0fe64c2ba0_0 .var "baud_counter", 15 0;
v0x5f0fe64c2ca0_0 .net "baud_divisor", 15 0, L_0x5f0fe64f0b80;  1 drivers
v0x5f0fe64c2d80_0 .var "baud_tick", 0 0;
v0x5f0fe64c2e20_0 .net "clk", 0 0, L_0x5f0fe6381270;  alias, 1 drivers
v0x5f0fe64c2ec0_0 .net "debug_baud_counter", 15 0, L_0x5f0fe64f11c0;  1 drivers
v0x5f0fe64c2fa0_0 .net "debug_state", 7 0, L_0x5f0fe64f1120;  1 drivers
v0x5f0fe64c3080_0 .net "io_addr", 5 0, L_0x78b08a46cd58;  alias, 1 drivers
v0x5f0fe64c3140_0 .net "io_data_in", 7 0, L_0x78b08a46cda0;  alias, 1 drivers
v0x5f0fe64c3200_0 .var "io_data_out", 7 0;
v0x5f0fe64c32e0_0 .net "io_read", 0 0, L_0x5f0fe64f1230;  1 drivers
v0x5f0fe64c33a0_0 .net "io_write", 0 0, L_0x5f0fe64f1320;  1 drivers
v0x5f0fe64c3460_0 .var "reg_ubrr0h", 7 0;
v0x5f0fe64c3540_0 .var "reg_ubrr0l", 7 0;
v0x5f0fe64c3620_0 .var "reg_ucsr0a", 7 0;
v0x5f0fe64c3700_0 .var "reg_ucsr0b", 7 0;
v0x5f0fe64c37e0_0 .var "reg_ucsr0c", 7 0;
v0x5f0fe64c38c0_0 .var "reg_udr0", 7 0;
v0x5f0fe64c39a0_0 .net "reset_n", 0 0, L_0x5f0fe648ad80;  alias, 1 drivers
v0x5f0fe64c3a40_0 .var "rx_bit_count", 3 0;
v0x5f0fe64c3b20_0 .var "rx_buffer", 7 0;
v0x5f0fe64c3c00_0 .var "rx_buffer_full", 0 0;
v0x5f0fe64c3cc0_0 .var "rx_data_ready", 0 0;
v0x5f0fe64c3d80_0 .var "rx_sample_count", 1 0;
v0x5f0fe64c3e60_0 .var "rx_shift_reg", 7 0;
v0x5f0fe64c3f40_0 .var "rx_state", 2 0;
v0x5f0fe64c4020_0 .var "tx_active", 0 0;
v0x5f0fe64c40e0_0 .var "tx_bit_count", 3 0;
v0x5f0fe64c41c0_0 .var "tx_output", 0 0;
v0x5f0fe64c4280_0 .var "tx_shift_reg", 7 0;
v0x5f0fe64c4360_0 .var "tx_state", 2 0;
v0x5f0fe64c4440_0 .net "uart_rx", 0 0, v0x5f0fe64d2d10_0;  alias, 1 drivers
v0x5f0fe64c44e0_0 .net8 "uart_tx", 0 0, RS_0x78b08a4bc7a8;  alias, 2 drivers
v0x5f0fe64c45b0_0 .net "ucsr0a_dor", 0 0, L_0x5f0fe64ef8a0;  1 drivers
v0x5f0fe64c4860_0 .net "ucsr0a_fe", 0 0, L_0x5f0fe64ef7a0;  1 drivers
v0x5f0fe64c4900_0 .net "ucsr0a_mpcm", 0 0, L_0x5f0fe64efb20;  1 drivers
v0x5f0fe64c49c0_0 .net "ucsr0a_rxc", 0 0, L_0x5f0fe64ef510;  1 drivers
v0x5f0fe64c4a80_0 .net "ucsr0a_txc", 0 0, L_0x5f0fe64ef5e0;  1 drivers
v0x5f0fe64c4b40_0 .net "ucsr0a_u2x", 0 0, L_0x5f0fe64efa80;  1 drivers
v0x5f0fe64c4c00_0 .net "ucsr0a_udre", 0 0, L_0x5f0fe64ef700;  1 drivers
v0x5f0fe64c4cc0_0 .net "ucsr0a_upe", 0 0, L_0x5f0fe64ef970;  1 drivers
v0x5f0fe64c4d80_0 .net "ucsr0b_rxb8", 0 0, L_0x5f0fe64f0380;  1 drivers
v0x5f0fe64c4e40_0 .net "ucsr0b_rxcie", 0 0, L_0x5f0fe64efd50;  1 drivers
v0x5f0fe64c4f00_0 .net "ucsr0b_rxen", 0 0, L_0x5f0fe64f0020;  1 drivers
v0x5f0fe64c4fc0_0 .net "ucsr0b_txb8", 0 0, L_0x5f0fe64f0450;  1 drivers
v0x5f0fe64c5080_0 .net "ucsr0b_txcie", 0 0, L_0x5f0fe64efe50;  1 drivers
v0x5f0fe64c5140_0 .net "ucsr0b_txen", 0 0, L_0x5f0fe64f0160;  1 drivers
v0x5f0fe64c5200_0 .net "ucsr0b_ucsz2", 0 0, L_0x5f0fe64f0230;  1 drivers
v0x5f0fe64c52c0_0 .net "ucsr0b_udrie", 0 0, L_0x5f0fe64eff80;  1 drivers
v0x5f0fe64c5380_0 .net "ucsr0c_ucpol", 0 0, L_0x5f0fe64f0890;  1 drivers
v0x5f0fe64c5440_0 .net "ucsr0c_ucsz", 1 0, L_0x5f0fe64f09d0;  1 drivers
v0x5f0fe64c5520_0 .net "ucsr0c_umsel", 1 0, L_0x5f0fe64f06c0;  1 drivers
v0x5f0fe64c5600_0 .net "ucsr0c_upm", 1 0, L_0x5f0fe64f07c0;  1 drivers
v0x5f0fe64c56e0_0 .net "ucsr0c_usbs", 0 0, L_0x5f0fe64f0930;  1 drivers
v0x5f0fe64c57a0_0 .net "usart_rx_complete", 0 0, L_0x5f0fe64f0da0;  alias, 1 drivers
v0x5f0fe64c5860_0 .net "usart_tx_complete", 0 0, L_0x5f0fe64f0fc0;  alias, 1 drivers
v0x5f0fe64c5920_0 .net "usart_udre", 0 0, L_0x5f0fe64f0e60;  alias, 1 drivers
E_0x5f0fe64c2b10/0 .event edge, v0x5f0fe64c32e0_0, v0x5f0fe64622a0_0, v0x5f0fe64c38c0_0, v0x5f0fe64c3620_0;
E_0x5f0fe64c2b10/1 .event edge, v0x5f0fe64c3700_0, v0x5f0fe64c37e0_0, v0x5f0fe64c3540_0, v0x5f0fe64c3460_0;
E_0x5f0fe64c2b10 .event/or E_0x5f0fe64c2b10/0, E_0x5f0fe64c2b10/1;
L_0x5f0fe64ef510 .part v0x5f0fe64c3620_0, 7, 1;
L_0x5f0fe64ef5e0 .part v0x5f0fe64c3620_0, 6, 1;
L_0x5f0fe64ef700 .part v0x5f0fe64c3620_0, 5, 1;
L_0x5f0fe64ef7a0 .part v0x5f0fe64c3620_0, 4, 1;
L_0x5f0fe64ef8a0 .part v0x5f0fe64c3620_0, 3, 1;
L_0x5f0fe64ef970 .part v0x5f0fe64c3620_0, 2, 1;
L_0x5f0fe64efa80 .part v0x5f0fe64c3620_0, 1, 1;
L_0x5f0fe64efb20 .part v0x5f0fe64c3620_0, 0, 1;
L_0x5f0fe64efd50 .part v0x5f0fe64c3700_0, 7, 1;
L_0x5f0fe64efe50 .part v0x5f0fe64c3700_0, 6, 1;
L_0x5f0fe64eff80 .part v0x5f0fe64c3700_0, 5, 1;
L_0x5f0fe64f0020 .part v0x5f0fe64c3700_0, 4, 1;
L_0x5f0fe64f0160 .part v0x5f0fe64c3700_0, 3, 1;
L_0x5f0fe64f0230 .part v0x5f0fe64c3700_0, 2, 1;
L_0x5f0fe64f0380 .part v0x5f0fe64c3700_0, 1, 1;
L_0x5f0fe64f0450 .part v0x5f0fe64c3700_0, 0, 1;
L_0x5f0fe64f06c0 .part v0x5f0fe64c37e0_0, 6, 2;
L_0x5f0fe64f07c0 .part v0x5f0fe64c37e0_0, 4, 2;
L_0x5f0fe64f0930 .part v0x5f0fe64c37e0_0, 3, 1;
L_0x5f0fe64f09d0 .part v0x5f0fe64c37e0_0, 1, 2;
L_0x5f0fe64f0890 .part v0x5f0fe64c37e0_0, 0, 1;
L_0x5f0fe64f0b80 .concat [ 8 8 0 0], v0x5f0fe64c3540_0, v0x5f0fe64c3460_0;
L_0x5f0fe64f1120 .concat [ 1 1 3 3], v0x5f0fe64c3c00_0, v0x5f0fe64c4020_0, v0x5f0fe64c3f40_0, v0x5f0fe64c4360_0;
    .scope S_0x5f0fe6409ac0;
T_5 ;
    %wait E_0x5f0fe627a790;
    %load/vec4 v0x5f0fe63f1020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe635a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe637a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe637a590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64356a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6404260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6435430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f0fe64356a0_0;
    %cmpi/u 1, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64356a0_0, 0;
    %load/vec4 v0x5f0fe635a420_0;
    %inv;
    %assign/vec4 v0x5f0fe635a420_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5f0fe64356a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64356a0_0, 0;
T_5.3 ;
    %load/vec4 v0x5f0fe6404260_0;
    %cmpi/u 124, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6404260_0, 0;
    %load/vec4 v0x5f0fe637a300_0;
    %inv;
    %assign/vec4 v0x5f0fe637a300_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5f0fe6404260_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe6404260_0, 0;
T_5.5 ;
    %load/vec4 v0x5f0fe6435430_0;
    %cmpi/u 499, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6435430_0, 0;
    %load/vec4 v0x5f0fe637a590_0;
    %inv;
    %assign/vec4 v0x5f0fe637a590_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5f0fe6435430_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe6435430_0, 0;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f0fe6409ac0;
T_6 ;
    %wait E_0x5f0fe627a540;
    %load/vec4 v0x5f0fe63a6570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x5f0fe635a420_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5f0fe635a420_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5f0fe637a300_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5f0fe63c3e20_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5f0fe63c3e20_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5f0fe637a590_0;
    %store/vec4 v0x5f0fe635aec0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5f0fe6409ac0;
T_7 ;
    %wait E_0x5f0fe627a310;
    %load/vec4 v0x5f0fe646b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5f0fe6275c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0fe6275ce0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5f0fe63a63b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %load/vec4 v0x5f0fe635aec0_0;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v0x5f0fe635aec0_0;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.15 ;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.17 ;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.19 ;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.21 ;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_7.23, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.23 ;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 6, 0, 2;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.25 ;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %parti/s 7, 0, 2;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_7.27, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.27 ;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x5f0fe6404030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe6404030_0, 0;
    %load/vec4 v0x5f0fe6404030_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v0x5f0fe63c1a00_0;
    %inv;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
T_7.29 ;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5f0fe6275ce0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %load/vec4 v0x5f0fe635aec0_0;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c1a00_0, 0;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f0fe6409ac0;
T_8 ;
    %wait E_0x5f0fe61095f0;
    %load/vec4 v0x5f0fe646b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63a4950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63b7740_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5f0fe639bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5f0fe645a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63a4950_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5f0fe63a4950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe63a4950_0, 0;
    %load/vec4 v0x5f0fe635e200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.6 ;
    %pushi/vec4 2048, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 4096, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 8192, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 16384, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5f0fe63a4950_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %load/vec4 v0x5f0fe64465d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63b7740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63a4950_0, 0;
T_8.16 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63a4950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64465d0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f0fe6409ac0;
T_9 ;
    %wait E_0x5f0fe6109560;
    %load/vec4 v0x5f0fe63f1020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63cd7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c93a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5f0fe63cb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5f0fe6328240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5f0fe63cd7e0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x5f0fe63cd7e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe63cd7e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63c93a0_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63cd7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c93a0_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63cd7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63c93a0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5f0fe6409ac0;
T_10 ;
    %wait E_0x5f0fe61094f0;
    %load/vec4 v0x5f0fe6447bc0_0;
    %load/vec4 v0x5f0fe63f1020_0;
    %and;
    %load/vec4 v0x5f0fe63b7740_0;
    %nor/r;
    %and;
    %load/vec4 v0x5f0fe63c93a0_0;
    %nor/r;
    %and;
    %store/vec4 v0x5f0fe646b7c0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5f0fe6409ac0;
T_11 ;
    %wait E_0x5f0fe6109490;
    %load/vec4 v0x5f0fe63f1020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5f0fe63dd850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63bc5e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5f0fe6447bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe63dd850_0, 4, 5;
T_11.2 ;
    %load/vec4 v0x5f0fe63c93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe63dd850_0, 4, 5;
T_11.4 ;
    %load/vec4 v0x5f0fe63b7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe63dd850_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x5f0fe63bc5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63bc5e0_0, 0;
T_11.8 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5f0fe6409ac0;
T_12 ;
    %wait E_0x5f0fe64aab40;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe63bbde0_0, 0, 8;
    %load/vec4 v0x5f0fe63cb7c0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe63bbde0_0, 4, 1;
    %load/vec4 v0x5f0fe6275ce0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe63bbde0_0, 4, 3;
    %load/vec4 v0x5f0fe6275c20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe63bbde0_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5f0fe63e4830;
T_13 ;
    %wait E_0x5f0fe63acfa0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64384e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe62de260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe60a4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe60a4fd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63b00b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639a080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63af5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63afa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe644d990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f0fe6437690_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5f0fe644da50_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe635e950_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5f0fe633cb30_0, 0, 22;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe644a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6386e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63863a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5f0fe6386da0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64375f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6437a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe6437af0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe639a4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6386460_0, 0, 1;
    %load/vec4 v0x5f0fe6398eb0_0;
    %store/vec4 v0x5f0fe62de1a0_0, 0, 16;
    %load/vec4 v0x5f0fe6387130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5f0fe6398eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/z;
    %jmp/1 T_13.2, 4;
    %dup/vec4;
    %pushi/vec4 1536, 511, 16;
    %cmp/z;
    %jmp/1 T_13.3, 4;
    %dup/vec4;
    %pushi/vec4 3584, 511, 16;
    %cmp/z;
    %jmp/1 T_13.4, 4;
    %dup/vec4;
    %pushi/vec4 3072, 511, 16;
    %cmp/z;
    %jmp/1 T_13.5, 4;
    %dup/vec4;
    %pushi/vec4 1024, 511, 16;
    %cmp/z;
    %jmp/1 T_13.6, 4;
    %dup/vec4;
    %pushi/vec4 4096, 511, 16;
    %cmp/z;
    %jmp/1 T_13.7, 4;
    %dup/vec4;
    %pushi/vec4 5120, 511, 16;
    %cmp/z;
    %jmp/1 T_13.8, 4;
    %dup/vec4;
    %pushi/vec4 4608, 511, 16;
    %cmp/z;
    %jmp/1 T_13.9, 4;
    %dup/vec4;
    %pushi/vec4 5632, 511, 16;
    %cmp/z;
    %jmp/1 T_13.10, 4;
    %dup/vec4;
    %pushi/vec4 57344, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.11, 4;
    %dup/vec4;
    %pushi/vec4 36876, 496, 16;
    %cmp/z;
    %jmp/1 T_13.12, 4;
    %dup/vec4;
    %pushi/vec4 36877, 496, 16;
    %cmp/z;
    %jmp/1 T_13.13, 4;
    %dup/vec4;
    %pushi/vec4 36878, 496, 16;
    %cmp/z;
    %jmp/1 T_13.14, 4;
    %dup/vec4;
    %pushi/vec4 37388, 496, 16;
    %cmp/z;
    %jmp/1 T_13.15, 4;
    %dup/vec4;
    %pushi/vec4 37391, 496, 16;
    %cmp/z;
    %jmp/1 T_13.16, 4;
    %dup/vec4;
    %pushi/vec4 36879, 496, 16;
    %cmp/z;
    %jmp/1 T_13.17, 4;
    %dup/vec4;
    %pushi/vec4 49152, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.18, 4;
    %dup/vec4;
    %pushi/vec4 53248, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.19, 4;
    %dup/vec4;
    %pushi/vec4 38152, 0, 16;
    %cmp/z;
    %jmp/1 T_13.20, 4;
    %dup/vec4;
    %pushi/vec4 38168, 0, 16;
    %cmp/z;
    %jmp/1 T_13.21, 4;
    %dup/vec4;
    %pushi/vec4 61441, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.22, 4;
    %dup/vec4;
    %pushi/vec4 62465, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.23, 4;
    %dup/vec4;
    %pushi/vec4 61440, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.24, 4;
    %dup/vec4;
    %pushi/vec4 62464, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.25, 4;
    %dup/vec4;
    %pushi/vec4 2560, 511, 16;
    %cmp/z;
    %jmp/1 T_13.26, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 16;
    %cmp/z;
    %jmp/1 T_13.27, 4;
    %dup/vec4;
    %pushi/vec4 12288, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.28, 4;
    %dup/vec4;
    %pushi/vec4 37891, 496, 16;
    %cmp/z;
    %jmp/1 T_13.29, 4;
    %dup/vec4;
    %pushi/vec4 37898, 496, 16;
    %cmp/z;
    %jmp/1 T_13.30, 4;
    %dup/vec4;
    %pushi/vec4 37888, 496, 16;
    %cmp/z;
    %jmp/1 T_13.31, 4;
    %dup/vec4;
    %pushi/vec4 37889, 496, 16;
    %cmp/z;
    %jmp/1 T_13.32, 4;
    %dup/vec4;
    %pushi/vec4 3072, 496, 16;
    %cmp/z;
    %jmp/1 T_13.33, 4;
    %dup/vec4;
    %pushi/vec4 37894, 496, 16;
    %cmp/z;
    %jmp/1 T_13.34, 4;
    %dup/vec4;
    %pushi/vec4 37895, 496, 16;
    %cmp/z;
    %jmp/1 T_13.35, 4;
    %dup/vec4;
    %pushi/vec4 37893, 496, 16;
    %cmp/z;
    %jmp/1 T_13.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a4f0_0, 0, 1;
    %jmp T_13.38;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.3 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.4 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.5 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.6 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.7 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.8 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.9 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.10 ;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f0fe63af1e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64384e0_0, 0, 1;
    %load/vec4 v0x5f0fe63b0450_0;
    %store/vec4 v0x5f0fe62de260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.12 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe60a4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63af5a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f0fe63b00b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.13 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe60a4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63af5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63af960_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f0fe63b00b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.14 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe60a4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63af5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63afa20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f0fe63b00b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.15 ;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe60a4fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63af5a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f0fe63b00b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.16 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.17 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe635e950_0, 0, 1;
    %load/vec4 v0x5f0fe635ea10_0;
    %parti/s 1, 11, 5;
    %replicate 10;
    %load/vec4 v0x5f0fe635ea10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe633cb30_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe644a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a430_0, 0, 1;
    %load/vec4 v0x5f0fe635ea10_0;
    %parti/s 1, 11, 5;
    %replicate 10;
    %load/vec4 v0x5f0fe635ea10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe633cb30_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe633c4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe633c4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe644d990_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f0fe6437690_0, 0, 4;
    %load/vec4 v0x5f0fe63b07f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x5f0fe63b07f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe644da50_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe644d990_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f0fe6437690_0, 0, 4;
    %load/vec4 v0x5f0fe63b07f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x5f0fe63b07f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe644da50_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe644d990_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f0fe6437690_0, 0, 4;
    %load/vec4 v0x5f0fe63b07f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x5f0fe63b07f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe644da50_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe644d990_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f0fe6437690_0, 0, 4;
    %load/vec4 v0x5f0fe63b07f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x5f0fe63b07f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe644da50_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.26 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.27 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe635bcb0_0;
    %store/vec4 v0x5f0fe635a770_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.28 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f0fe63af1e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64384e0_0, 0, 1;
    %load/vec4 v0x5f0fe63b0450_0;
    %store/vec4 v0x5f0fe62de260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.29 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.30 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.31 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.32 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.33 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.34 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.35 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.36 ;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe635b210_0, 0, 5;
    %load/vec4 v0x5f0fe63aee20_0;
    %store/vec4 v0x5f0fe63aea60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63ae6a0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5f0fe6438420_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe639ab90_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x5f0fe62fb600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe6387070_0, 0, 1;
    %jmp T_13.38;
T_13.38 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5f0fe643b810;
T_14 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe645fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe632b320_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5f0fe632b320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5f0fe632b320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
    %load/vec4 v0x5f0fe632b320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe632b320_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5f0fe632afe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5f0fe632af40_0;
    %load/vec4 v0x5f0fe632b400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
T_14.4 ;
    %load/vec4 v0x5f0fe6339b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x5f0fe6339a40_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
    %load/vec4 v0x5f0fe6339a40_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
T_14.6 ;
    %load/vec4 v0x5f0fe6482d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x5f0fe63394d0_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
    %load/vec4 v0x5f0fe63394d0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
T_14.8 ;
    %load/vec4 v0x5f0fe6478b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x5f0fe6478a80_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
    %load/vec4 v0x5f0fe6478a80_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe645fea0, 0, 4;
T_14.10 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5f0fe640b600;
T_15 ;
    %wait E_0x5f0fe64466d0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe6404e80_0;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6406990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6407370_0, 0, 1;
    %load/vec4 v0x5f0fe6295070_0;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %load/vec4 v0x5f0fe6404a40_0;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe6405220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %jmp T_15.22;
T_15.0 ;
    %load/vec4 v0x5f0fe63e04e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63e04e0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.1 ;
    %load/vec4 v0x5f0fe63e04e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63e04e0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.2 ;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.23, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
T_15.23 ;
    %jmp T_15.22;
T_15.3 ;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
T_15.25 ;
    %jmp T_15.22;
T_15.4 ;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.27, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
T_15.27 ;
    %jmp T_15.22;
T_15.5 ;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63f1d90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x5f0fe6405ca0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5f0fe6405220_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.29, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
T_15.29 ;
    %jmp T_15.22;
T_15.6 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %load/vec4 v0x5f0fe6405ca0_0;
    %and;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.7 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %load/vec4 v0x5f0fe6405ca0_0;
    %or;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.8 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %load/vec4 v0x5f0fe6405ca0_0;
    %xor;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.9 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %inv;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.10 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe63f2270_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 3, 3;
    %or;
    %store/vec4 v0x5f0fe6408810_0, 0, 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %pushi/vec4 128, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.11 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.12 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %pushi/vec4 128, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.13 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %xor;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.15 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5f0fe6404e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.16 ;
    %load/vec4 v0x5f0fe6404e80_0;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.17 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.18 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5f0fe64063f0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64049a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.19 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %load/vec4 v0x5f0fe64063f0_0;
    %and;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6295130_0, 0, 1;
    %jmp T_15.22;
T_15.20 ;
    %load/vec4 v0x5f0fe64063f0_0;
    %store/vec4 v0x5f0fe63f2270_0, 0, 8;
    %jmp T_15.22;
T_15.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0fe6406990_0, 0, 1;
    %load/vec4 v0x5f0fe63f2270_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5f0fe6407370_0, 0, 1;
    %load/vec4 v0x5f0fe6407370_0;
    %load/vec4 v0x5f0fe6295130_0;
    %xor;
    %store/vec4 v0x5f0fe64068f0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5f0fe63f6de0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x5f0fe63ddf10_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5f0fe63ddf10_0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %load/vec4 v0x5f0fe63ddf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 57349, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 57363, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 3841, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 12293, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 62473, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 57381, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 57386, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 53247, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 57360, 0, 16;
    %ix/load 4, 15872, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 49152, 0, 16;
    %ix/load 4, 15873, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x5f0fe645c7c0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x5f0fe63f6de0;
T_17 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63e4c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe646b550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e50d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe6343950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645cc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6343510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe62de710_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe6343010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6341f90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe6341b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63dde50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5f0fe63f1290_0;
    %assign/vec4 v0x5f0fe646b550_0, 0;
    %load/vec4 v0x5f0fe646b550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e50d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe6343950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645cc00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
    %load/vec4 v0x5f0fe6343cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe6343510_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x5f0fe6411cb0_0;
    %pad/u 32;
    %cmpi/u 16384, 0, 32;
    %jmp/0xz  T_17.10, 5;
    %ix/getv 4, v0x5f0fe6411cb0_0;
    %load/vec4a v0x5f0fe645ccc0, 4;
    %assign/vec4 v0x5f0fe63e5410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e50d0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63e5410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e50d0_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe645cc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6343950_0, 0;
    %load/vec4 v0x5f0fe63f1350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
T_17.14 ;
    %load/vec4 v0x5f0fe63ddf10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.15, 5;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x5f0fe6435a30_0;
    %concati/vec4 0, 0, 6;
    %pad/u 33;
    %load/vec4 v0x5f0fe63ddf10_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %load/vec4 v0x5f0fe63ddf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
    %jmp T_17.14;
T_17.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe645cc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6343950_0, 0;
    %load/vec4 v0x5f0fe63f1350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.16, 5;
    %load/vec4 v0x5f0fe62de710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
T_17.20 ;
    %load/vec4 v0x5f0fe63ddf10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.21, 5;
    %ix/getv/s 4, v0x5f0fe63ddf10_0;
    %load/vec4a v0x5f0fe6447f50, 4;
    %load/vec4 v0x5f0fe6435a30_0;
    %concati/vec4 0, 0, 6;
    %pad/u 33;
    %load/vec4 v0x5f0fe63ddf10_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5f0fe645ccc0, 4, 0;
    %load/vec4 v0x5f0fe63ddf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
    %jmp T_17.20;
T_17.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe62de710_0, 0;
T_17.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
T_17.16 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5f0fe63f1350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.22, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63f1350_0, 0;
T_17.22 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5f0fe63f6de0;
T_18 ;
    %wait E_0x5f0fe6114f80;
    %load/vec4 v0x5f0fe646b550_0;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
    %load/vec4 v0x5f0fe646b550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x5f0fe63e5010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x5f0fe6343890_0;
    %load/vec4 v0x5f0fe6343510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0x5f0fe62de7b0_0;
    %load/vec4 v0x5f0fe6343510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
T_18.11 ;
T_18.10 ;
T_18.8 ;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.13, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
T_18.13 ;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.15, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
T_18.15 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x5f0fe63f1350_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.17, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63f1290_0, 0, 3;
T_18.17 ;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5f0fe63f6de0;
T_19 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63e4c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe6343010_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5f0fe63ddf10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5f0fe63ddf10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6447f50, 0, 4;
    %load/vec4 v0x5f0fe63ddf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63ddf10_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5f0fe6448010_0;
    %load/vec4 v0x5f0fe6343510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5f0fe6343010_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_19.6, 5;
    %load/vec4 v0x5f0fe633fc50_0;
    %load/vec4 v0x5f0fe6343010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6447f50, 0, 4;
    %load/vec4 v0x5f0fe6343010_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5f0fe6343010_0, 0;
    %load/vec4 v0x5f0fe6343010_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe62de710_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe6343010_0, 0;
T_19.8 ;
T_19.6 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5f0fe62de7b0_0;
    %load/vec4 v0x5f0fe646b550_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe6343010_0, 0;
T_19.10 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5f0fe63f6de0;
T_20 ;
    %wait E_0x5f0fe6114c30;
    %load/vec4 v0x5f0fe63e5010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5f0fe6411cb0_0;
    %assign/vec4 v0x5f0fe6341f90_0, 0;
    %load/vec4 v0x5f0fe63e5410_0;
    %assign/vec4 v0x5f0fe6341b50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5f0fe6343450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5f0fe6340680_0;
    %assign/vec4 v0x5f0fe6341f90_0, 0;
    %load/vec4 v0x5f0fe633fc50_0;
    %assign/vec4 v0x5f0fe6341b50_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5f0fe63f5a80;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63e0f60_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5f0fe63e0f60_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5f0fe63e0f60_0;
    %store/vec4a v0x5f0fe6408d80, 4, 0;
    %load/vec4 v0x5f0fe63e0f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63e0f60_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63e0f60_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x5f0fe63e0f60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5f0fe63e0f60_0;
    %store/vec4a v0x5f0fe63e0090, 4, 0;
    %load/vec4 v0x5f0fe63e0f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63e0f60_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63e0090, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63e0090, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63e0090, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x5f0fe63f5a80;
T_22 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63df0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe6408e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6409370_0, 0;
    %pushi/vec4 2303, 0, 16;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63e28b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63e2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64078e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5f0fe63df650_0;
    %assign/vec4 v0x5f0fe6408e40_0, 0;
    %load/vec4 v0x5f0fe63df140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5f0fe6409290_0;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %load/vec4 v0x5f0fe6409290_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe6409290_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
T_22.2 ;
    %load/vec4 v0x5f0fe6408e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6409370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64078e0_0, 0;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %load/vec4 v0x5f0fe63e23a0_0;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %load/vec4 v0x5f0fe63e23a0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe6408d80, 4;
    %assign/vec4 v0x5f0fe63e1e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x5f0fe63e23a0_0;
    %store/vec4 v0x5f0fe632a260_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_io_address, S_0x5f0fe63f6a60;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x5f0fe63e23a0_0;
    %pad/u 17;
    %subi 32, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe63e0090, 4;
    %assign/vec4 v0x5f0fe63e1e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63e1e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe6409370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
T_22.12 ;
T_22.10 ;
    %load/vec4 v0x5f0fe63e23a0_0;
    %assign/vec4 v0x5f0fe63e28b0_0, 0;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %load/vec4 v0x5f0fe63e23a0_0;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %load/vec4 v0x5f0fe63e2460_0;
    %load/vec4 v0x5f0fe63e23a0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6408d80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x5f0fe63e23a0_0;
    %store/vec4 v0x5f0fe632a260_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_io_address, S_0x5f0fe63f6a60;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %load/vec4 v0x5f0fe63e2460_0;
    %load/vec4 v0x5f0fe63e23a0_0;
    %pad/u 17;
    %subi 32, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe63e23a0_0;
    %cmpi/e 93, 0, 16;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x5f0fe63e2460_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6407980_0, 4, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x5f0fe63e23a0_0;
    %cmpi/e 94, 0, 16;
    %jmp/0xz  T_22.19, 4;
    %load/vec4 v0x5f0fe63e2460_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6407980_0, 4, 5;
T_22.19 ;
T_22.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe6409370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
T_22.16 ;
T_22.14 ;
    %load/vec4 v0x5f0fe63e23a0_0;
    %assign/vec4 v0x5f0fe63e28b0_0, 0;
    %load/vec4 v0x5f0fe63e2460_0;
    %assign/vec4 v0x5f0fe63e2970_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %load/vec4 v0x5f0fe60c3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.21, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %load/vec4 v0x5f0fe6407df0_0;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6408d80, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 0, 2;
    %subi 1, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
T_22.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x5f0fe6406e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %load/vec4 v0x5f0fe6407980_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 34;
    %subi 255, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe6408d80, 4;
    %assign/vec4 v0x5f0fe6407ed0_0, 0;
T_22.27 ;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.26;
T_22.25 ;
    %load/vec4 v0x5f0fe60c3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.29, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %load/vec4 v0x5f0fe6407980_0;
    %subi 1, 0, 16;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %load/vec4 v0x5f0fe6408300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6408d80, 0, 4;
    %load/vec4 v0x5f0fe6408300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 34;
    %subi 257, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe6408d80, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 0, 2;
    %subi 2, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
T_22.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x5f0fe6406f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x5f0fe6407980_0, 0;
    %load/vec4 v0x5f0fe6407980_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %load/vec4 v0x5f0fe6407980_0;
    %addi 2, 0, 16;
    %store/vec4 v0x5f0fe63de740_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x5f0fe63de200;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.35, 8;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 34;
    %subi 255, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe6408d80, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64083e0_0, 4, 5;
    %load/vec4 v0x5f0fe6407980_0;
    %pad/u 34;
    %subi 254, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe6408d80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64083e0_0, 4, 5;
T_22.35 ;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 0, 2;
    %addi 2, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe6407980_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
    %jmp T_22.34;
T_22.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63e1980_0, 0;
T_22.34 ;
T_22.30 ;
T_22.26 ;
T_22.22 ;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5f0fe63f5a80;
T_23 ;
    %wait E_0x5f0fe611dc70;
    %load/vec4 v0x5f0fe6408e40_0;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %load/vec4 v0x5f0fe6408e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x5f0fe60c3c90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0fe6406e60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5f0fe60c3d50_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5f0fe6406f00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.5, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0x5f0fe63e1f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x5f0fe63e1a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
T_23.9 ;
T_23.8 ;
T_23.6 ;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %jmp T_23.4;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63df650_0, 0, 2;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5f0fe63f5a80;
T_24 ;
    %wait E_0x5f0fe611de10;
    %load/vec4 v0x5f0fe63dffd0_0;
    %load/vec4 v0x5f0fe63e1020_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5f0fe63e1020_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe63e0090, 4;
    %store/vec4 v0x5f0fe63e0b30_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe63e0b30_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5f0fe63f5a80;
T_25 ;
    %wait E_0x5f0fe6114c30;
    %load/vec4 v0x5f0fe63df5b0_0;
    %load/vec4 v0x5f0fe63e1020_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5f0fe63e0a50_0;
    %load/vec4 v0x5f0fe63e1020_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63e0090, 0, 4;
    %load/vec4 v0x5f0fe63e1020_0;
    %cmpi/e 61, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5f0fe63e1020_0;
    %cmpi/e 62, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_25.2, 4;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5f0fe63e0090, 4;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5f0fe63e0090, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe6407980_0, 0;
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5f0fe63d5b00;
T_26 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63adac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6329ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe632ac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63d5f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63ae0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe6207580_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5f0fe644d5d0_0;
    %assign/vec4 v0x5f0fe6329ac0_0, 0;
    %load/vec4 v0x5f0fe632ab70_0;
    %assign/vec4 v0x5f0fe632ac30_0, 0;
    %load/vec4 v0x5f0fe63d5e80_0;
    %assign/vec4 v0x5f0fe63d5f40_0, 0;
    %load/vec4 v0x5f0fe63ae520_0;
    %assign/vec4 v0x5f0fe63ae0e0_0, 0;
    %load/vec4 v0x5f0fe62074c0_0;
    %assign/vec4 v0x5f0fe6207580_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5f0fe63d5b00;
T_27 ;
    %wait E_0x5f0fe611fd80;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5f0fe62fbb10_0, 0, 26;
    %load/vec4 v0x5f0fe644d530_0;
    %load/vec4 v0x5f0fe63f5e60_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe6329b80_0;
    %load/vec4 v0x5f0fe63f5e60_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63d62e0_0;
    %load/vec4 v0x5f0fe63d6640_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63ae460_0;
    %load/vec4 v0x5f0fe63d6640_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63ae1a0_0;
    %load/vec4 v0x5f0fe63d6640_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe635b000_0;
    %load/vec4 v0x5f0fe6359e70_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe635b0c0_0;
    %load/vec4 v0x5f0fe6359e70_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe635a560_0;
    %load/vec4 v0x5f0fe6359e70_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe6358f90_0;
    %load/vec4 v0x5f0fe6359db0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe6359050_0;
    %load/vec4 v0x5f0fe6359db0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe635baa0_0;
    %load/vec4 v0x5f0fe6359db0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe635bb60_0;
    %load/vec4 v0x5f0fe6359db0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63ad3a0_0;
    %load/vec4 v0x5f0fe635a620_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe6388280_0;
    %load/vec4 v0x5f0fe635a620_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe6388340_0;
    %load/vec4 v0x5f0fe635a620_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63ad720_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe62f00c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe62ef690_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe62ef5d0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe640a680_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63f6260_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe640a280_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe62f0000_0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %load/vec4 v0x5f0fe63ad2e0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f0fe62fbb10_0, 4, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5f0fe63d5b00;
T_28 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63adac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe632a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe62fbbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f6c0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5f0fe63f6660_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe63f6720_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x5f0fe63296c0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x5f0fe63ad9e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5f0fe63d6580_0;
    %assign/vec4 v0x5f0fe632a820_0, 0;
    %load/vec4 v0x5f0fe632a820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f6c0_0, 0;
    %load/vec4 v0x5f0fe63296c0_0;
    %load/vec4 v0x5f0fe62fbb10_0;
    %or;
    %assign/vec4 v0x5f0fe63296c0_0, 0;
    %load/vec4 v0x5f0fe63296c0_0;
    %load/vec4 v0x5f0fe643ac50_0;
    %replicate 26;
    %and;
    %assign/vec4 v0x5f0fe63ad9e0_0, 0;
    %load/vec4 v0x5f0fe643ac50_0;
    %load/vec4 v0x5f0fe63ad9e0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %fork TD_axioma_cpu_v4_tb.dut.cpu_core_inst.interrupt_inst.find_highest_priority, S_0x5f0fe644dee0;
    %join;
T_28.7 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe645f780_0, 0;
    %load/vec4 v0x5f0fe643ad10_0;
    %pad/u 6;
    %assign/vec4 v0x5f0fe62fbbf0_0, 0;
    %load/vec4 v0x5f0fe6329600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5f0fe643ad10_0;
    %assign/vec4/off/d v0x5f0fe63296c0_0, 4, 5;
    %load/vec4 v0x5f0fe643ad10_0;
    %assign/vec4 v0x5f0fe63f6660_0, 0;
    %load/vec4 v0x5f0fe643ad10_0;
    %pad/u 6;
    %assign/vec4 v0x5f0fe63f6720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe645f6c0_0, 0;
T_28.9 ;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f780_0, 0;
    %load/vec4 v0x5f0fe63ad660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f6c0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5f0fe63f6660_0, 0;
T_28.11 ;
    %jmp T_28.6;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe645f6c0_0, 0;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5f0fe63d5b00;
T_29 ;
    %wait E_0x5f0fe6113da0;
    %load/vec4 v0x5f0fe632a820_0;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
    %load/vec4 v0x5f0fe632a820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x5f0fe643ac50_0;
    %load/vec4 v0x5f0fe63ad9e0_0;
    %or/r;
    %and;
    %load/vec4 v0x5f0fe645f6c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
T_29.5 ;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x5f0fe6329600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0x5f0fe643ac50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
T_29.9 ;
T_29.8 ;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x5f0fe63ad660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
T_29.11 ;
    %jmp T_29.4;
T_29.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f0fe63d6580_0, 0, 2;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5f0fe6409ea0;
T_30 ;
    %wait E_0x5f0fe6114c70;
    %load/vec4 v0x5f0fe63a79d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe63f26b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe63ab590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63ab660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe6387440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe633d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63a75f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63d74b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe63ab980_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x5f0fe63ab980_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5f0fe63ab980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f0fe63a9560, 0, 4;
    %load/vec4 v0x5f0fe63ab980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe63ab980_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5f0fe63a9250_0;
    %assign/vec4 v0x5f0fe63f26b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe633d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63a75f0_0, 0;
    %load/vec4 v0x5f0fe63f26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v0x5f0fe63a9dc0_0;
    %load/vec4 v0x5f0fe63866a0_0;
    %and;
    %load/vec4 v0x5f0fe633d650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x5f0fe63a8e70_0;
    %assign/vec4 v0x5f0fe63a9e60_0, 0;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x5f0fe63ab8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %load/vec4 v0x5f0fe63d7410_0;
    %assign/vec4 v0x5f0fe63ab590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63ab660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63d74b0_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63d74b0_0, 0;
T_30.13 ;
T_30.11 ;
    %jmp T_30.9;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63ab660_0, 0;
    %load/vec4 v0x5f0fe6436b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v0x5f0fe6437050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe633dfd0_0, 0;
    %load/vec4 v0x5f0fe63a8e70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe635efc0_0, 0;
    %load/vec4 v0x5f0fe63a8e70_0;
    %pad/u 18;
    %load/vec4 v0x5f0fe617e110_0;
    %parti/s 1, 11, 5;
    %replicate 6;
    %load/vec4 v0x5f0fe617e110_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
    %jmp T_30.17;
T_30.16 ;
    %load/vec4 v0x5f0fe644bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe633e4e0_0, 0;
    %load/vec4 v0x5f0fe63ab590_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 24, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5f0fe63a75f0_0, 0;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x5f0fe617e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x5f0fe63a8e70_0;
    %pad/u 18;
    %load/vec4 v0x5f0fe617e110_0;
    %parti/s 1, 11, 5;
    %replicate 6;
    %load/vec4 v0x5f0fe617e110_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x5f0fe6437f10_0;
    %load/vec4 v0x5f0fe6439ad0_0;
    %load/vec4 v0x5f0fe6387440_0;
    %store/vec4 v0x5f0fe63f4900_0, 0, 8;
    %store/vec4 v0x5f0fe63f19b0_0, 0, 4;
    %callf/vec4 TD_axioma_cpu_v4_tb.dut.cpu_core_inst.branch_taken, S_0x5f0fe640b980;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0x5f0fe63a8e70_0;
    %load/vec4 v0x5f0fe6437fe0_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v0x5f0fe6437fe0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x5f0fe63a8e70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
T_30.23 ;
T_30.21 ;
T_30.19 ;
T_30.17 ;
T_30.14 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v0x5f0fe63f3160_0;
    %load/vec4 v0x5f0fe6449db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0x5f0fe6405700_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.26 ;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %load/vec4 v0x5f0fe63f44c0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.28 ;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x5f0fe63f4e70_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.30 ;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x5f0fe63f43f0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.32 ;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %load/vec4 v0x5f0fe63f4f10_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.34 ;
    %load/vec4 v0x5f0fe6449d10_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.36, 8;
    %load/vec4 v0x5f0fe64057a0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
T_30.36 ;
T_30.24 ;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x5f0fe63a9dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe633d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6387440_0, 4, 5;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x5f0fe63a9ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe63a8e70_0, 0;
T_30.38 ;
    %jmp T_30.9;
T_30.8 ;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5f0fe6409ea0;
T_31 ;
    %wait E_0x5f0fe6435780;
    %load/vec4 v0x5f0fe63f26b0_0;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633d190_0, 0, 1;
    %load/vec4 v0x5f0fe63f3fb0_0;
    %store/vec4 v0x5f0fe633d0a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63f3160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63a6730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe6387370_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f0fe63a6d60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe63a69b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633eac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe633e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe635ec80_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f0fe635efc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63a9490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe63a9180_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5f0fe63a9b80_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe63a97a0_0, 0, 8;
    %load/vec4 v0x5f0fe63f26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.0 ;
    %load/vec4 v0x5f0fe63a9dc0_0;
    %load/vec4 v0x5f0fe63866a0_0;
    %and;
    %load/vec4 v0x5f0fe633d650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x5f0fe63ab8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
T_31.9 ;
T_31.8 ;
    %jmp T_31.6;
T_31.1 ;
    %load/vec4 v0x5f0fe6436b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0x5f0fe63d8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.14;
T_31.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
T_31.14 ;
T_31.12 ;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x5f0fe644bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe633d190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe63f3160_0, 0, 1;
T_31.15 ;
    %load/vec4 v0x5f0fe64488d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0fe6448970_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.17, 9;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x5f0fe64492f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0fe6449800_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.19, 9;
    %load/vec4 v0x5f0fe64492f0_0;
    %store/vec4 v0x5f0fe633e5b0_0, 0, 1;
    %load/vec4 v0x5f0fe6449800_0;
    %store/vec4 v0x5f0fe633eac0_0, 0, 1;
    %load/vec4 v0x5f0fe63a7f20_0;
    %store/vec4 v0x5f0fe635ec80_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.20;
T_31.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
T_31.20 ;
T_31.18 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x5f0fe63a6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
T_31.21 ;
    %jmp T_31.6;
T_31.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5f0fe63a9250_0, 0, 3;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5f0fe63ac590;
T_32 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64b3570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b3390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b2dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b2fa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5f0fe64b3430_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5f0fe64b2e60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5f0fe64b3040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b34d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b2f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b32f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5f0fe64b26e0_0;
    %assign/vec4 v0x5f0fe64b2fa0_0, 0;
    %load/vec4 v0x5f0fe64b2960_0;
    %assign/vec4 v0x5f0fe64b3040_0, 0;
    %load/vec4 v0x5f0fe64b2be0_0;
    %assign/vec4 v0x5f0fe64b32f0_0, 0;
    %load/vec4 v0x5f0fe64b2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5f0fe64b2210_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %jmp T_32.13;
T_32.4 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %assign/vec4 v0x5f0fe64b3390_0, 0;
    %jmp T_32.13;
T_32.5 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %assign/vec4 v0x5f0fe64b2dc0_0, 0;
    %jmp T_32.13;
T_32.6 ;
    %load/vec4 v0x5f0fe64b2fa0_0;
    %load/vec4 v0x5f0fe64b22b0_0;
    %xor;
    %assign/vec4 v0x5f0fe64b2fa0_0, 0;
    %jmp T_32.13;
T_32.7 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5f0fe64b3430_0, 0;
    %jmp T_32.13;
T_32.8 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5f0fe64b2e60_0, 0;
    %jmp T_32.13;
T_32.9 ;
    %load/vec4 v0x5f0fe64b3040_0;
    %load/vec4 v0x5f0fe64b22b0_0;
    %parti/s 7, 0, 2;
    %xor;
    %assign/vec4 v0x5f0fe64b3040_0, 0;
    %jmp T_32.13;
T_32.10 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %assign/vec4 v0x5f0fe64b34d0_0, 0;
    %jmp T_32.13;
T_32.11 ;
    %load/vec4 v0x5f0fe64b22b0_0;
    %assign/vec4 v0x5f0fe64b2f00_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x5f0fe64b32f0_0;
    %load/vec4 v0x5f0fe64b22b0_0;
    %xor;
    %assign/vec4 v0x5f0fe64b32f0_0, 0;
    %jmp T_32.13;
T_32.13 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5f0fe63ac590;
T_33 ;
    %wait E_0x5f0fe61a6640;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %load/vec4 v0x5f0fe64b23f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5f0fe64b2210_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.2 ;
    %load/vec4 v0x5f0fe64b3390_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.3 ;
    %load/vec4 v0x5f0fe64b2dc0_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.4 ;
    %load/vec4 v0x5f0fe64b2fa0_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64b3430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64b2e60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64b3040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.8 ;
    %load/vec4 v0x5f0fe64b34d0_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.9 ;
    %load/vec4 v0x5f0fe64b2f00_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.10 ;
    %load/vec4 v0x5f0fe64b32f0_0;
    %store/vec4 v0x5f0fe64b2350_0, 0, 8;
    %jmp T_33.12;
T_33.12 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5f0fe64c1e50;
T_34 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64c39a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c38c0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5f0fe64c3620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c3700_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5f0fe64c37e0_0, 0;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x5f0fe64c3540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c3460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c2d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64c4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c4280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64c40e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c3e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64c3a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c3cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c3b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c3c00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5f0fe64c2ca0_0;
    %load/vec4 v0x5f0fe64c2ba0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.2, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c2ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c2d80_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x5f0fe64c2ba0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c2d80_0, 0;
T_34.3 ;
    %load/vec4 v0x5f0fe64c33a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x5f0fe64c3080_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x5f0fe64c5140_0;
    %load/vec4 v0x5f0fe64c4c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.13, 8;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c38c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c4280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c4020_0, 0;
T_34.13 ;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x5f0fe64c3140_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %load/vec4 v0x5f0fe64c3140_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %load/vec4 v0x5f0fe64c3140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c3700_0, 0;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c37e0_0, 0;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c3540_0, 0;
    %jmp T_34.12;
T_34.11 ;
    %load/vec4 v0x5f0fe64c3140_0;
    %assign/vec4 v0x5f0fe64c3460_0, 0;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
T_34.4 ;
    %load/vec4 v0x5f0fe64c32e0_0;
    %load/vec4 v0x5f0fe64c3080_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %load/vec4 v0x5f0fe64c3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c3c00_0, 0;
T_34.17 ;
T_34.15 ;
    %load/vec4 v0x5f0fe64c2d80_0;
    %load/vec4 v0x5f0fe64c5140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.19, 8;
    %load/vec4 v0x5f0fe64c4360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.24, 6;
    %jmp T_34.25;
T_34.21 ;
    %load/vec4 v0x5f0fe64c4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f0fe64c4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64c40e0_0, 0;
    %jmp T_34.27;
T_34.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
T_34.27 ;
    %jmp T_34.25;
T_34.22 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f0fe64c4360_0, 0;
    %load/vec4 v0x5f0fe64c4280_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64c4280_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64c4280_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5f0fe64c40e0_0, 0;
    %jmp T_34.25;
T_34.23 ;
    %load/vec4 v0x5f0fe64c40e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_34.28, 5;
    %load/vec4 v0x5f0fe64c4280_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64c4280_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64c4280_0, 0;
    %load/vec4 v0x5f0fe64c40e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64c40e0_0, 0;
    %jmp T_34.29;
T_34.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5f0fe64c4360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
T_34.29 ;
    %jmp T_34.25;
T_34.24 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64c4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c41c0_0, 0;
    %jmp T_34.25;
T_34.25 ;
    %pop/vec4 1;
T_34.19 ;
    %load/vec4 v0x5f0fe64c2d80_0;
    %load/vec4 v0x5f0fe64c4f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.30, 8;
    %load/vec4 v0x5f0fe64c3f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.35, 6;
    %jmp T_34.36;
T_34.32 ;
    %load/vec4 v0x5f0fe64c4440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.37, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
T_34.37 ;
    %jmp T_34.36;
T_34.33 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.39, 4;
    %load/vec4 v0x5f0fe64c4440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64c3a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c3e60_0, 0;
    %jmp T_34.42;
T_34.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
T_34.42 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
    %jmp T_34.40;
T_34.39 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
T_34.40 ;
    %jmp T_34.36;
T_34.34 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.43, 4;
    %load/vec4 v0x5f0fe64c4440_0;
    %load/vec4 v0x5f0fe64c3e60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64c3e60_0, 0;
    %load/vec4 v0x5f0fe64c3a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64c3a40_0, 0;
    %load/vec4 v0x5f0fe64c3a40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_34.45, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
T_34.45 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
    %jmp T_34.44;
T_34.43 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
T_34.44 ;
    %jmp T_34.36;
T_34.35 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.47, 4;
    %load/vec4 v0x5f0fe64c4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.49, 8;
    %load/vec4 v0x5f0fe64c3e60_0;
    %assign/vec4 v0x5f0fe64c3b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c3c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
    %load/vec4 v0x5f0fe64c3e60_0;
    %assign/vec4 v0x5f0fe64c38c0_0, 0;
    %jmp T_34.50;
T_34.49 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c3620_0, 4, 5;
T_34.50 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64c3f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
    %jmp T_34.48;
T_34.47 ;
    %load/vec4 v0x5f0fe64c3d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5f0fe64c3d80_0, 0;
T_34.48 ;
    %jmp T_34.36;
T_34.36 ;
    %pop/vec4 1;
T_34.30 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5f0fe64c1e50;
T_35 ;
    %wait E_0x5f0fe64c2b10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %load/vec4 v0x5f0fe64c32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5f0fe64c3080_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.2 ;
    %load/vec4 v0x5f0fe64c38c0_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.3 ;
    %load/vec4 v0x5f0fe64c3620_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.4 ;
    %load/vec4 v0x5f0fe64c3700_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.5 ;
    %load/vec4 v0x5f0fe64c37e0_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.6 ;
    %load/vec4 v0x5f0fe64c3540_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x5f0fe64c3460_0;
    %store/vec4 v0x5f0fe64c3200_0, 0, 8;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5f0fe64b9510;
T_36 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64bb930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %load/vec4 v0x5f0fe64bbc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %jmp T_36.9;
T_36.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %jmp T_36.9;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.9;
T_36.4 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %cmpi/u 7, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.10, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
T_36.11 ;
    %jmp T_36.9;
T_36.5 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %cmpi/u 63, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.12, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
T_36.13 ;
    %jmp T_36.9;
T_36.6 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %cmpi/u 255, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.14, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.15;
T_36.14 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
T_36.15 ;
    %jmp T_36.9;
T_36.7 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %cmpi/u 1023, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.16, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc7c0_0, 0;
    %jmp T_36.17;
T_36.16 ;
    %load/vec4 v0x5f0fe64bb0b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bb0b0_0, 0;
T_36.17 ;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5f0fe64b9510;
T_37 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64bb930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bb770_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bc700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64badb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64baff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb250_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5f0fe64bac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5f0fe64ba910_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %jmp T_37.11;
T_37.4 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb690_0, 0;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %jmp T_37.11;
T_37.5 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb4d0_0, 0;
    %jmp T_37.11;
T_37.6 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb5b0_0, 0;
    %jmp T_37.11;
T_37.7 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb310_0, 0;
    %jmp T_37.11;
T_37.8 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb3f0_0, 0;
    %jmp T_37.11;
T_37.9 ;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %assign/vec4 v0x5f0fe64bb850_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x5f0fe64bb770_0;
    %load/vec4 v0x5f0fe64ba9d0_0;
    %inv;
    %and;
    %assign/vec4 v0x5f0fe64bb770_0, 0;
    %jmp T_37.11;
T_37.11 ;
    %pop/vec4 1;
T_37.2 ;
    %load/vec4 v0x5f0fe64bc7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64badb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64baff0_0, 0;
    %load/vec4 v0x5f0fe64bcac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.17, 6;
    %jmp T_37.18;
T_37.14 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_37.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64baff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.19 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb310_0;
    %cmp/e;
    %jmp/0xz  T_37.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.21 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb3f0_0;
    %cmp/e;
    %jmp/0xz  T_37.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64badb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.23 ;
    %jmp T_37.18;
T_37.15 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb310_0;
    %cmp/e;
    %jmp/0xz  T_37.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
    %jmp T_37.26;
T_37.25 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
T_37.26 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb3f0_0;
    %cmp/e;
    %jmp/0xz  T_37.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64badb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.27 ;
    %jmp T_37.18;
T_37.16 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_37.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64baff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.29 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb310_0;
    %cmp/e;
    %jmp/0xz  T_37.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
    %load/vec4 v0x5f0fe64bb9d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.34, 6;
    %jmp T_37.35;
T_37.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.35;
T_37.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.35;
T_37.35 ;
    %pop/vec4 1;
T_37.31 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.36, 4;
    %load/vec4 v0x5f0fe64bb9d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.39, 6;
    %jmp T_37.40;
T_37.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.40;
T_37.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.40;
T_37.40 ;
    %pop/vec4 1;
T_37.36 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb3f0_0;
    %cmp/e;
    %jmp/0xz  T_37.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64badb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
    %load/vec4 v0x5f0fe64bbab0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.44, 6;
    %jmp T_37.45;
T_37.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb250_0, 0;
    %jmp T_37.45;
T_37.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb250_0, 0;
    %jmp T_37.45;
T_37.45 ;
    %pop/vec4 1;
T_37.41 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.46, 4;
    %load/vec4 v0x5f0fe64bbab0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.49, 6;
    %jmp T_37.50;
T_37.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb250_0, 0;
    %jmp T_37.50;
T_37.49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb250_0, 0;
    %jmp T_37.50;
T_37.50 ;
    %pop/vec4 1;
T_37.46 ;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x5f0fe64bc700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.51, 4;
    %load/vec4 v0x5f0fe64bc620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_37.53, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bc700_0, 0;
T_37.53 ;
    %jmp T_37.52;
T_37.51 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5f0fe64bc620_0, 0;
    %load/vec4 v0x5f0fe64bc620_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_37.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bc700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64baff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
T_37.55 ;
T_37.52 ;
    %load/vec4 v0x5f0fe64bc620_0;
    %load/vec4 v0x5f0fe64bb310_0;
    %cmp/e;
    %jmp/0xz  T_37.57, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bacf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bb770_0, 4, 5;
    %load/vec4 v0x5f0fe64bc700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.59, 4;
    %load/vec4 v0x5f0fe64bb9d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.62, 6;
    %jmp T_37.63;
T_37.61 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.63;
T_37.62 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.63;
T_37.63 ;
    %pop/vec4 1;
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x5f0fe64bb9d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.65, 6;
    %jmp T_37.66;
T_37.64 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.66;
T_37.65 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bb190_0, 0;
    %jmp T_37.66;
T_37.66 ;
    %pop/vec4 1;
T_37.60 ;
T_37.57 ;
    %jmp T_37.18;
T_37.18 ;
    %pop/vec4 1;
    %load/vec4 v0x5f0fe64bc620_0;
    %assign/vec4 v0x5f0fe64bb690_0, 0;
T_37.12 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5f0fe64b9510;
T_38 ;
    %wait E_0x5f0fe64ba540;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %load/vec4 v0x5f0fe64bab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5f0fe64ba910_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.2 ;
    %load/vec4 v0x5f0fe64bb690_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.3 ;
    %load/vec4 v0x5f0fe64bb4d0_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x5f0fe64bb5b0_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x5f0fe64bb310_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x5f0fe64bb3f0_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x5f0fe64bb850_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x5f0fe64bb770_0;
    %store/vec4 v0x5f0fe64baa90_0, 0, 8;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5f0fe64bcd80;
T_39 ;
    %wait E_0x5f0fe64bea40;
    %load/vec4 v0x5f0fe64c1b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.0 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.1 ;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.2 ;
    %pushi/vec4 511, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.3 ;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.5 ;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.6 ;
    %pushi/vec4 511, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.7 ;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %store/vec4 v0x5f0fe64c1a70_0, 0, 16;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5f0fe64bcd80;
T_40 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64c0710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %load/vec4 v0x5f0fe64c0a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %jmp T_40.9;
T_40.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %jmp T_40.9;
T_40.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.9;
T_40.4 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %cmpi/u 7, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.10, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.11;
T_40.10 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
T_40.11 ;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %cmpi/u 63, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.12, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
T_40.13 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %cmpi/u 255, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.14, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.15;
T_40.14 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %cmpi/u 1023, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.16, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c16b0_0, 0;
    %jmp T_40.17;
T_40.16 ;
    %load/vec4 v0x5f0fe64bfac0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5f0fe64bfac0_0, 0;
T_40.17 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5f0fe64bcd80;
T_41 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64c0710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64beb80_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5f0fe64c0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5f0fe64bef60_0;
    %assign/vec4 v0x5f0fe64bf0e0_0, 0;
    %load/vec4 v0x5f0fe64bf0e0_0;
    %assign/vec4 v0x5f0fe64bf1a0_0, 0;
    %load/vec4 v0x5f0fe64bf1a0_0;
    %assign/vec4 v0x5f0fe64bf260_0, 0;
    %load/vec4 v0x5f0fe64c0b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x5f0fe64bf1a0_0;
    %load/vec4 v0x5f0fe64bf260_0;
    %and;
    %load/vec4 v0x5f0fe64bf020_0;
    %nor/r;
    %and;
    %assign/vec4 v0x5f0fe64beb80_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x5f0fe64bf1a0_0;
    %nor/r;
    %load/vec4 v0x5f0fe64bf260_0;
    %nor/r;
    %and;
    %load/vec4 v0x5f0fe64bf020_0;
    %and;
    %assign/vec4 v0x5f0fe64beb80_0, 0;
T_41.5 ;
    %load/vec4 v0x5f0fe64bf1a0_0;
    %load/vec4 v0x5f0fe64bf260_0;
    %and;
    %assign/vec4 v0x5f0fe64bf020_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x5f0fe64c0b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x5f0fe64bef60_0;
    %load/vec4 v0x5f0fe64bf020_0;
    %nor/r;
    %and;
    %assign/vec4 v0x5f0fe64beb80_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x5f0fe64bef60_0;
    %nor/r;
    %load/vec4 v0x5f0fe64bf020_0;
    %and;
    %assign/vec4 v0x5f0fe64beb80_0, 0;
T_41.7 ;
    %load/vec4 v0x5f0fe64bef60_0;
    %assign/vec4 v0x5f0fe64bf020_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5f0fe64bcd80;
T_42 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64c0710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c0260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64bffc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c00a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c0180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64bfe00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64bfee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64bfd20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c0420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64c0340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64beaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5f0fe64bf640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5f0fe64bf320_0;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_42.16, 6;
    %jmp T_42.17;
T_42.4 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0260_0, 4, 5;
    %jmp T_42.17;
T_42.5 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0260_0, 4, 5;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %load/vec4 v0x5f0fe64c0260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %jmp T_42.17;
T_42.6 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %assign/vec4 v0x5f0fe64bffc0_0, 0;
    %jmp T_42.17;
T_42.7 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %assign/vec4 v0x5f0fe64c00a0_0, 0;
    %jmp T_42.17;
T_42.8 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %assign/vec4 v0x5f0fe64c0180_0, 0;
    %jmp T_42.17;
T_42.9 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfe00_0, 4, 5;
    %jmp T_42.17;
T_42.10 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfe00_0, 4, 5;
    %jmp T_42.17;
T_42.11 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfee0_0, 4, 5;
    %jmp T_42.17;
T_42.12 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfee0_0, 4, 5;
    %jmp T_42.17;
T_42.13 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfd20_0, 4, 5;
    %jmp T_42.17;
T_42.14 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64bfd20_0, 4, 5;
    %jmp T_42.17;
T_42.15 ;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %assign/vec4 v0x5f0fe64c0420_0, 0;
    %jmp T_42.17;
T_42.16 ;
    %load/vec4 v0x5f0fe64c0340_0;
    %load/vec4 v0x5f0fe64bf3e0_0;
    %inv;
    %and;
    %assign/vec4 v0x5f0fe64c0340_0, 0;
    %jmp T_42.17;
T_42.17 ;
    %pop/vec4 1;
T_42.2 ;
    %load/vec4 v0x5f0fe64beb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.18, 8;
    %load/vec4 v0x5f0fe64c1510_0;
    %assign/vec4 v0x5f0fe64bfd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64beaa0_0, 0;
    %jmp T_42.19;
T_42.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64beaa0_0, 0;
T_42.19 ;
    %load/vec4 v0x5f0fe64c16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %load/vec4 v0x5f0fe64c1b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_42.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_42.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.32, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.34, 6;
    %jmp T_42.35;
T_42.22 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_42.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.36 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.38, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.38 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.40 ;
    %jmp T_42.35;
T_42.23 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.42, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1b50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_42.44, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.44 ;
    %jmp T_42.43;
T_42.42 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
T_42.43 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.46, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.46 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.48, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.48 ;
    %jmp T_42.35;
T_42.24 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.50, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1b50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_42.52, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.52 ;
    %jmp T_42.51;
T_42.50 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
T_42.51 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.54, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.54 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.56 ;
    %jmp T_42.35;
T_42.25 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.58, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.58 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.63, 6;
    %jmp T_42.64;
T_42.62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.64;
T_42.63 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.64;
T_42.64 ;
    %pop/vec4 1;
T_42.60 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.65, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.67, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.68, 6;
    %jmp T_42.69;
T_42.67 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.69;
T_42.68 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.69;
T_42.69 ;
    %pop/vec4 1;
T_42.65 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.70, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.73, 6;
    %jmp T_42.74;
T_42.72 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.74;
T_42.73 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.74;
T_42.74 ;
    %pop/vec4 1;
T_42.70 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.75, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.78, 6;
    %jmp T_42.79;
T_42.77 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.79;
T_42.78 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.79;
T_42.79 ;
    %pop/vec4 1;
T_42.75 ;
    %jmp T_42.35;
T_42.26 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.80, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.80 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.82, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.84, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.85, 6;
    %jmp T_42.86;
T_42.84 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.86;
T_42.85 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.86;
T_42.86 ;
    %pop/vec4 1;
T_42.82 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.87, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.89, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.90, 6;
    %jmp T_42.91;
T_42.89 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.91;
T_42.90 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.91;
T_42.91 ;
    %pop/vec4 1;
T_42.87 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.92, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.94, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.95, 6;
    %jmp T_42.96;
T_42.94 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.96;
T_42.95 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.96;
T_42.96 ;
    %pop/vec4 1;
T_42.92 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.97, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.99, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.100, 6;
    %jmp T_42.101;
T_42.99 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.101;
T_42.100 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.101;
T_42.101 ;
    %pop/vec4 1;
T_42.97 ;
    %jmp T_42.35;
T_42.27 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.102, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.102 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.104, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.106, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.107, 6;
    %jmp T_42.108;
T_42.106 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.108;
T_42.107 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.108;
T_42.108 ;
    %pop/vec4 1;
T_42.104 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.109, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.111, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.112, 6;
    %jmp T_42.113;
T_42.111 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.113;
T_42.112 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.113;
T_42.113 ;
    %pop/vec4 1;
T_42.109 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.114, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.116, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.117, 6;
    %jmp T_42.118;
T_42.116 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.118;
T_42.117 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.118;
T_42.118 ;
    %pop/vec4 1;
T_42.114 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.119, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.121, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.122, 6;
    %jmp T_42.123;
T_42.121 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.123;
T_42.122 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.123;
T_42.123 ;
    %pop/vec4 1;
T_42.119 ;
    %jmp T_42.35;
T_42.28 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.124, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.124 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.126, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.128, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.129, 6;
    %jmp T_42.130;
T_42.128 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.130;
T_42.129 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.130;
T_42.130 ;
    %pop/vec4 1;
T_42.126 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.131, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.133, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.134, 6;
    %jmp T_42.135;
T_42.133 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.135;
T_42.134 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.135;
T_42.135 ;
    %pop/vec4 1;
T_42.131 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.136, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.138, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.139, 6;
    %jmp T_42.140;
T_42.138 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.140;
T_42.139 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.140;
T_42.140 ;
    %pop/vec4 1;
T_42.136 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.141, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.143, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.144, 6;
    %jmp T_42.145;
T_42.143 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.145;
T_42.144 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.145;
T_42.145 ;
    %pop/vec4 1;
T_42.141 ;
    %jmp T_42.35;
T_42.29 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.146, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.146 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.148, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.150, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.151, 6;
    %jmp T_42.152;
T_42.150 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.152;
T_42.151 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.152;
T_42.152 ;
    %pop/vec4 1;
T_42.148 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.153, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.155, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.156, 6;
    %jmp T_42.157;
T_42.155 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.157;
T_42.156 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.157;
T_42.157 ;
    %pop/vec4 1;
T_42.153 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.158, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.160, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.161, 6;
    %jmp T_42.162;
T_42.160 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.162;
T_42.161 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.162;
T_42.162 ;
    %pop/vec4 1;
T_42.158 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_42.163, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.165, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.166, 6;
    %jmp T_42.167;
T_42.165 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.167;
T_42.166 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.167;
T_42.167 ;
    %pop/vec4 1;
T_42.163 ;
    %jmp T_42.35;
T_42.30 ;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.168, 4;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.170, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
T_42.170 ;
    %jmp T_42.169;
T_42.168 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_42.172, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.172 ;
T_42.169 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.174, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.176, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.178, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.179, 6;
    %jmp T_42.180;
T_42.178 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.180;
T_42.179 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.180;
T_42.180 ;
    %pop/vec4 1;
    %jmp T_42.177;
T_42.176 ;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.181, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.182, 6;
    %jmp T_42.183;
T_42.181 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.183;
T_42.182 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.183;
T_42.183 ;
    %pop/vec4 1;
T_42.177 ;
T_42.174 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.184, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.186, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.188, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.189, 6;
    %jmp T_42.190;
T_42.188 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.190;
T_42.189 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.190;
T_42.190 ;
    %pop/vec4 1;
    %jmp T_42.187;
T_42.186 ;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.191, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.192, 6;
    %jmp T_42.193;
T_42.191 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.193;
T_42.192 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.193;
T_42.193 ;
    %pop/vec4 1;
T_42.187 ;
T_42.184 ;
    %jmp T_42.35;
T_42.31 ;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.194, 4;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.196, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
T_42.196 ;
    %jmp T_42.195;
T_42.194 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_42.198, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.198 ;
T_42.195 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.200, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.202, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.204, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.205, 6;
    %jmp T_42.206;
T_42.204 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.206;
T_42.205 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.206;
T_42.206 ;
    %pop/vec4 1;
    %jmp T_42.203;
T_42.202 ;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.207, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.208, 6;
    %jmp T_42.209;
T_42.207 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.209;
T_42.208 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.209;
T_42.209 ;
    %pop/vec4 1;
T_42.203 ;
T_42.200 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.210, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.212, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.214, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.215, 6;
    %jmp T_42.216;
T_42.214 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.216;
T_42.215 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.216;
T_42.216 ;
    %pop/vec4 1;
    %jmp T_42.213;
T_42.212 ;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.217, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.218, 6;
    %jmp T_42.219;
T_42.217 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.219;
T_42.218 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.219;
T_42.219 ;
    %pop/vec4 1;
T_42.213 ;
T_42.210 ;
    %jmp T_42.35;
T_42.32 ;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.220, 4;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.222, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
T_42.222 ;
    %jmp T_42.221;
T_42.220 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_42.224, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.224 ;
T_42.221 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.226, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.228, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.230, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.231, 6;
    %jmp T_42.232;
T_42.230 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.232;
T_42.231 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.232;
T_42.232 ;
    %pop/vec4 1;
    %jmp T_42.229;
T_42.228 ;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.233, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.234, 6;
    %jmp T_42.235;
T_42.233 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.235;
T_42.234 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.235;
T_42.235 ;
    %pop/vec4 1;
T_42.229 ;
T_42.226 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.236, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.238, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.240, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.241, 6;
    %jmp T_42.242;
T_42.240 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.242;
T_42.241 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.242;
T_42.242 ;
    %pop/vec4 1;
    %jmp T_42.239;
T_42.238 ;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.243, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.244, 6;
    %jmp T_42.245;
T_42.243 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.245;
T_42.244 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.245;
T_42.245 ;
    %pop/vec4 1;
T_42.239 ;
T_42.236 ;
    %jmp T_42.35;
T_42.33 ;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.246, 4;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.248, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
T_42.248 ;
    %jmp T_42.247;
T_42.246 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_42.250, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.250 ;
T_42.247 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.252, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.254, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.256, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.257, 6;
    %jmp T_42.258;
T_42.256 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.258;
T_42.257 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.258;
T_42.258 ;
    %pop/vec4 1;
    %jmp T_42.255;
T_42.254 ;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.259, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.260, 6;
    %jmp T_42.261;
T_42.259 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.261;
T_42.260 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.261;
T_42.261 ;
    %pop/vec4 1;
T_42.255 ;
T_42.252 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.262, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.264, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.266, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.267, 6;
    %jmp T_42.268;
T_42.266 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.268;
T_42.267 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.268;
T_42.268 ;
    %pop/vec4 1;
    %jmp T_42.265;
T_42.264 ;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.269, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.270, 6;
    %jmp T_42.271;
T_42.269 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.271;
T_42.270 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.271;
T_42.271 ;
    %pop/vec4 1;
T_42.265 ;
T_42.262 ;
    %jmp T_42.35;
T_42.34 ;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.272, 4;
    %load/vec4 v0x5f0fe64c1510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64c1a70_0;
    %cmp/e;
    %jmp/0xz  T_42.274, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
T_42.274 ;
    %jmp T_42.273;
T_42.272 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0fe64c1510_0, 0;
    %load/vec4 v0x5f0fe64c1510_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_42.276, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
T_42.276 ;
T_42.273 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfe00_0;
    %cmp/e;
    %jmp/0xz  T_42.278, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.280, 4;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.282, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.283, 6;
    %jmp T_42.284;
T_42.282 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.284;
T_42.283 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.284;
T_42.284 ;
    %pop/vec4 1;
    %jmp T_42.281;
T_42.280 ;
    %load/vec4 v0x5f0fe64c07b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.285, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.286, 6;
    %jmp T_42.287;
T_42.285 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.287;
T_42.286 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfba0_0, 0;
    %jmp T_42.287;
T_42.287 ;
    %pop/vec4 1;
T_42.281 ;
T_42.278 ;
    %load/vec4 v0x5f0fe64c1510_0;
    %load/vec4 v0x5f0fe64bfee0_0;
    %cmp/e;
    %jmp/0xz  T_42.288, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64c0340_0, 4, 5;
    %load/vec4 v0x5f0fe64c15f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.290, 4;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.292, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.293, 6;
    %jmp T_42.294;
T_42.292 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.294;
T_42.293 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.294;
T_42.294 ;
    %pop/vec4 1;
    %jmp T_42.291;
T_42.290 ;
    %load/vec4 v0x5f0fe64c0890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.295, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.296, 6;
    %jmp T_42.297;
T_42.295 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.297;
T_42.296 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64bfc60_0, 0;
    %jmp T_42.297;
T_42.297 ;
    %pop/vec4 1;
T_42.291 ;
T_42.288 ;
    %jmp T_42.35;
T_42.35 ;
    %pop/vec4 1;
    %load/vec4 v0x5f0fe64c1510_0;
    %assign/vec4 v0x5f0fe64c0260_0, 0;
T_42.20 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5f0fe64bcd80;
T_43 ;
    %wait E_0x5f0fe64be9a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %load/vec4 v0x5f0fe64bf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5f0fe64bf320_0;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0x5f0fe64c0260_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0x5f0fe64c0260_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0x5f0fe64bffc0_0;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0x5f0fe64c00a0_0;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0x5f0fe64c0180_0;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0x5f0fe64bfe00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0x5f0fe64bfee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0x5f0fe64bfee0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0x5f0fe64bfd20_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0x5f0fe64c0420_0;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.14 ;
    %load/vec4 v0x5f0fe64c0340_0;
    %store/vec4 v0x5f0fe64bf4a0_0, 0, 8;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5f0fe64b66f0;
T_44 ;
    %wait E_0x5f0fe64b6c70;
    %load/vec4 v0x5f0fe64b8eb0_0;
    %load/vec4 v0x5f0fe64b82a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5f0fe64b8460_0, 0, 8;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5f0fe64b66f0;
T_45 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64b7bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8540_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5f0fe64b8120_0;
    %load/vec4 v0x5f0fe64b8060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5f0fe64b8460_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x5f0fe64b8380_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_45.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b8540_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x5f0fe64b8380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64b8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8540_0, 0;
T_45.5 ;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8540_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5f0fe64b66f0;
T_46 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64b7bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b7920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b7ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b7a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b7140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b9290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b91b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b7c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b72c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b9290_0, 0;
    %load/vec4 v0x5f0fe64b7860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5f0fe64b7540_0;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %jmp T_46.7;
T_46.4 ;
    %load/vec4 v0x5f0fe64b7600_0;
    %assign/vec4 v0x5f0fe64b7920_0, 0;
    %jmp T_46.7;
T_46.5 ;
    %load/vec4 v0x5f0fe64b7600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b7ae0_0, 4, 5;
    %jmp T_46.7;
T_46.6 ;
    %load/vec4 v0x5f0fe64b8e10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f0fe64b8120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b7ae0_0, 4, 5;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x5f0fe64b8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0x5f0fe64b7600_0;
    %assign/vec4 v0x5f0fe64b7a00_0, 0;
    %load/vec4 v0x5f0fe64b7600_0;
    %assign/vec4 v0x5f0fe64b91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b72c0_0, 0;
T_46.10 ;
T_46.9 ;
    %jmp T_46.7;
T_46.7 ;
    %pop/vec4 1;
T_46.2 ;
    %load/vec4 v0x5f0fe64b77a0_0;
    %load/vec4 v0x5f0fe64b7540_0;
    %pushi/vec4 46, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b7ae0_0, 4, 5;
T_46.12 ;
    %load/vec4 v0x5f0fe64b8120_0;
    %load/vec4 v0x5f0fe64b8060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x5f0fe64b8e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %jmp T_46.20;
T_46.16 ;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b8d70_0, 0;
    %load/vec4 v0x5f0fe64b72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.21, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %load/vec4 v0x5f0fe64b91b0_0;
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b7140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b8d70_0, 0;
T_46.21 ;
    %jmp T_46.20;
T_46.17 ;
    %load/vec4 v0x5f0fe64b86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.23, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %load/vec4 v0x5f0fe64b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.25, 8;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
T_46.26 ;
T_46.23 ;
    %jmp T_46.20;
T_46.18 ;
    %load/vec4 v0x5f0fe64b86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.27, 8;
    %load/vec4 v0x5f0fe64b7e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.29, 8;
    %load/vec4 v0x5f0fe64b8600_0;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %cmp/e;
    %jmp/0xz  T_46.31, 4;
    %load/vec4 v0x5f0fe64b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %load/vec4 v0x5f0fe64b8a50_0;
    %load/vec4 v0x5f0fe64b7c60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7c60_0, 0;
    %jmp T_46.34;
T_46.33 ;
    %load/vec4 v0x5f0fe64b7c60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5f0fe64b8a50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7c60_0, 0;
T_46.34 ;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
    %jmp T_46.32;
T_46.31 ;
    %load/vec4 v0x5f0fe64b7140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64b7140_0, 0;
    %load/vec4 v0x5f0fe64b7140_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_46.35, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %jmp T_46.36;
T_46.35 ;
    %load/vec4 v0x5f0fe64b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
    %jmp T_46.38;
T_46.37 ;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
T_46.38 ;
T_46.36 ;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
T_46.32 ;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x5f0fe64b8600_0;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %cmp/e;
    %jmp/0xz  T_46.39, 4;
    %load/vec4 v0x5f0fe64b7140_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_46.41, 5;
    %load/vec4 v0x5f0fe64b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.43, 8;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
    %jmp T_46.44;
T_46.43 ;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5f0fe64b8b90_0, 0;
    %load/vec4 v0x5f0fe64b7d40_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b7d40_0, 0;
T_46.44 ;
T_46.41 ;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
    %jmp T_46.40;
T_46.39 ;
    %load/vec4 v0x5f0fe64b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.45, 8;
    %load/vec4 v0x5f0fe64b8a50_0;
    %load/vec4 v0x5f0fe64b7c60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7c60_0, 0;
    %jmp T_46.46;
T_46.45 ;
    %load/vec4 v0x5f0fe64b7c60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5f0fe64b8a50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b7c60_0, 0;
T_46.46 ;
    %load/vec4 v0x5f0fe64b7140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64b7140_0, 0;
    %load/vec4 v0x5f0fe64b7140_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_46.47, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
T_46.47 ;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
T_46.40 ;
T_46.30 ;
T_46.27 ;
    %jmp T_46.20;
T_46.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b8d70_0, 0;
    %load/vec4 v0x5f0fe64b7c60_0;
    %assign/vec4 v0x5f0fe64b7a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b7ae0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b90f0_0, 0;
    %jmp T_46.20;
T_46.20 ;
    %pop/vec4 1;
    %jmp T_46.15;
T_46.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe64b8e10_0, 0;
    %load/vec4 v0x5f0fe64b7ee0_0;
    %assign/vec4 v0x5f0fe64b8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b8d70_0, 0;
T_46.15 ;
    %load/vec4 v0x5f0fe64b9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.49, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b7ae0_0, 4, 5;
T_46.49 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5f0fe64b66f0;
T_47 ;
    %wait E_0x5f0fe64b6c00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b76c0_0, 0, 8;
    %load/vec4 v0x5f0fe64b77a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x5f0fe64b7540_0;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b76c0_0, 0, 8;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0x5f0fe64b7920_0;
    %store/vec4 v0x5f0fe64b76c0_0, 0, 8;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0x5f0fe64b7ae0_0;
    %store/vec4 v0x5f0fe64b76c0_0, 0, 8;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0x5f0fe64b7a00_0;
    %store/vec4 v0x5f0fe64b76c0_0, 0, 8;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5f0fe64b3610;
T_48 ;
    %wait E_0x5f0fe635b330;
    %load/vec4 v0x5f0fe64b62d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0x5f0fe64b4b60_0;
    %store/vec4 v0x5f0fe64b5160_0, 0, 8;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0x5f0fe64b4b60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5f0fe64b5160_0, 0, 8;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0x5f0fe64b4b60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5f0fe64b5160_0, 0, 8;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x5f0fe64b4b60_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5f0fe64b5160_0, 0, 8;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x5f0fe64b3610;
T_49 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64b4e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b5080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5240_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5f0fe64b5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5f0fe64b5160_0;
    %load/vec4 v0x5f0fe64b5080_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b5080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5240_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x5f0fe64b5080_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe64b5080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5240_0, 0;
T_49.5 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b5080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5240_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5f0fe64b3610;
T_50 ;
    %wait E_0x5f0fe61a66e0;
    %load/vec4 v0x5f0fe64b4e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b4b60_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x5f0fe64b4d60_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x5f0fe64b4ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b4ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b4c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b5990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b42a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b6490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe64b4ee0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
    %load/vec4 v0x5f0fe64b4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x5f0fe64b47a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %jmp T_50.9;
T_50.4 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %assign/vec4 v0x5f0fe64b4b60_0, 0;
    %jmp T_50.9;
T_50.5 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
    %jmp T_50.9;
T_50.6 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %assign/vec4 v0x5f0fe64b4ac0_0, 0;
    %jmp T_50.9;
T_50.7 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %assign/vec4 v0x5f0fe64b4ca0_0, 0;
    %load/vec4 v0x5f0fe64b4840_0;
    %assign/vec4 v0x5f0fe64b6490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b4520_0, 0;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4c00_0, 4, 5;
T_50.10 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4c00_0, 4, 5;
    %load/vec4 v0x5f0fe64b4840_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5f0fe64b5cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5a70_0, 0;
T_50.12 ;
    %load/vec4 v0x5f0fe64b4840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5f0fe64b5cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5b30_0, 0;
T_50.14 ;
    %jmp T_50.9;
T_50.9 ;
    %pop/vec4 1;
T_50.2 ;
    %load/vec4 v0x5f0fe64b5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0x5f0fe64b61f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_50.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_50.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_50.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_50.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_50.22, 6;
    %load/vec4 v0x5f0fe64b5b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.25, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %delay 3567587328, 232;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %pushi/vec4 24, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
T_50.25 ;
    %jmp T_50.24;
T_50.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5300_0, 0;
    %load/vec4 v0x5f0fe64b5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.27, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
T_50.27 ;
    %jmp T_50.24;
T_50.19 ;
    %load/vec4 v0x5f0fe64b4520_0;
    %load/vec4 v0x5f0fe64b5690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.29, 8;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %load/vec4 v0x5f0fe64b6490_0;
    %assign/vec4 v0x5f0fe64b5990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4520_0, 0;
T_50.29 ;
    %jmp T_50.24;
T_50.20 ;
    %load/vec4 v0x5f0fe64b5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.31, 8;
    %load/vec4 v0x5f0fe64b43e0_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_50.33, 5;
    %load/vec4 v0x5f0fe64b5990_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %load/vec4 v0x5f0fe64b5990_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5990_0, 0;
    %load/vec4 v0x5f0fe64b43e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
    %load/vec4 v0x5f0fe64b55d0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %jmp T_50.34;
T_50.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %load/vec4 v0x5f0fe64b5750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b42a0_0, 0;
    %load/vec4 v0x5f0fe64b6490_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.37, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
    %jmp T_50.38;
T_50.37 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 24, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
T_50.38 ;
    %jmp T_50.36;
T_50.35 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
T_50.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
T_50.34 ;
T_50.31 ;
    %jmp T_50.24;
T_50.21 ;
    %load/vec4 v0x5f0fe64b4520_0;
    %load/vec4 v0x5f0fe64b5690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.39, 8;
    %load/vec4 v0x5f0fe64b43e0_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_50.41, 5;
    %load/vec4 v0x5f0fe64b5990_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %load/vec4 v0x5f0fe64b5990_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5990_0, 0;
    %load/vec4 v0x5f0fe64b43e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
    %load/vec4 v0x5f0fe64b55d0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %jmp T_50.42;
T_50.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %load/vec4 v0x5f0fe64b5750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.43, 8;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
    %jmp T_50.44;
T_50.43 ;
    %pushi/vec4 16, 0, 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
T_50.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b4520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
T_50.42 ;
T_50.39 ;
    %jmp T_50.24;
T_50.22 ;
    %load/vec4 v0x5f0fe64b5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.45, 8;
    %load/vec4 v0x5f0fe64b43e0_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_50.47, 5;
    %load/vec4 v0x5f0fe64b55d0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b55d0_0, 0;
    %load/vec4 v0x5f0fe64b55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.49, 8;
    %load/vec4 v0x5f0fe64b4ee0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5f0fe64b5750_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe64b4ee0_0, 0;
    %load/vec4 v0x5f0fe64b43e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
T_50.49 ;
    %jmp T_50.48;
T_50.47 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %load/vec4 v0x5f0fe64b5bf0_0;
    %inv;
    %assign/vec4 v0x5f0fe64b58d0_0, 0;
    %load/vec4 v0x5f0fe64b4ee0_0;
    %assign/vec4 v0x5f0fe64b4ca0_0, 0;
    %load/vec4 v0x5f0fe64b5bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.51, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_50.52, 8;
T_50.51 ; End of true expr.
    %pushi/vec4 24, 0, 5;
    %jmp/0 T_50.52, 8;
 ; End of false expr.
    %blend;
T_50.52;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4d60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe64b4700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe64b43e0_0, 0;
T_50.48 ;
T_50.45 ;
    %jmp T_50.24;
T_50.24 ;
    %pop/vec4 1;
    %jmp T_50.17;
T_50.16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f0fe64b61f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe64b5300_0, 0;
T_50.17 ;
    %load/vec4 v0x5f0fe64b4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe64b4c00_0, 4, 5;
T_50.53 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5f0fe64b3610;
T_51 ;
    %wait E_0x5f0fe6406510;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %load/vec4 v0x5f0fe64b4980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x5f0fe64b47a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.2 ;
    %load/vec4 v0x5f0fe64b4b60_0;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.3 ;
    %load/vec4 v0x5f0fe64b4d60_0;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.4 ;
    %load/vec4 v0x5f0fe64b4ac0_0;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.5 ;
    %load/vec4 v0x5f0fe64b4ca0_0;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.6 ;
    %load/vec4 v0x5f0fe64b4c00_0;
    %store/vec4 v0x5f0fe64b48e0_0, 0, 8;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5f0fe63f7160;
T_52 ;
    %wait E_0x5f0fe64aa9a0;
    %load/vec4 v0x5f0fe64621d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.0 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5f0fe6011350_0, 0, 8;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5f0fe63f7160;
T_53 ;
    %wait E_0x5f0fe64aa8e0;
    %load/vec4 v0x5f0fe63d0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63be3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63bd250_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5f0fe6392980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5f0fe6011350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x5f0fe63be3d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_53.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63be3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63bd250_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x5f0fe63be3d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe63be3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63bd250_0, 0;
T_53.5 ;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63be3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63bd250_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5f0fe63f7160;
T_54 ;
    %pushi/vec4 512, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 256, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 768, 0, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 128, 0, 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 896, 0, 10;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 384, 0, 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 640, 0, 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %pushi/vec4 192, 0, 10;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f0fe63cfc00, 4, 0;
    %end;
    .thread T_54;
    .scope S_0x5f0fe63f7160;
T_55 ;
    %wait E_0x5f0fe64aa8e0;
    %load/vec4 v0x5f0fe63d0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63d3230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe6438d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe6439860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe643a480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63d4440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe63d2020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f0fe6119210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe61e6c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63ce9f0_0, 0;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x5f0fe644b0d0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe61e6c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0fe63ce9f0_0, 0;
    %load/vec4 v0x5f0fe644baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5f0fe64622a0_0;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.4 ;
    %load/vec4 v0x5f0fe63c07f0_0;
    %assign/vec4 v0x5f0fe63d3230_0, 0;
    %load/vec4 v0x5f0fe63c07f0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5f0fe6119210_0, 0;
    %jmp T_55.8;
T_55.5 ;
    %load/vec4 v0x5f0fe63c07f0_0;
    %assign/vec4 v0x5f0fe6438d10_0, 0;
    %load/vec4 v0x5f0fe63c07f0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5f0fe6392980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe63ce9f0_0, 0;
T_55.9 ;
    %load/vec4 v0x5f0fe63c07f0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.11, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6438d10_0, 4, 5;
T_55.11 ;
    %jmp T_55.8;
T_55.6 ;
    %load/vec4 v0x5f0fe63c07f0_0;
    %assign/vec4 v0x5f0fe63d4440_0, 0;
    %jmp T_55.8;
T_55.7 ;
    %load/vec4 v0x5f0fe63c07f0_0;
    %assign/vec4 v0x5f0fe63d2020_0, 0;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
T_55.2 ;
    %load/vec4 v0x5f0fe644b0d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5f0fe644b0d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5f0fe644b0d0_0;
    %parti/s 1, 5, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe644b0d0_0, 0;
    %load/vec4 v0x5f0fe6392980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.13, 8;
    %load/vec4 v0x5f0fe63c9990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.19, 6;
    %jmp T_55.20;
T_55.15 ;
    %load/vec4 v0x5f0fe63ce9f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0fe638f3f0_0;
    %load/vec4 v0x5f0fe644feb0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.21, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
T_55.21 ;
    %jmp T_55.20;
T_55.16 ;
    %load/vec4 v0x5f0fe6328bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.23, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
T_55.23 ;
    %jmp T_55.20;
T_55.17 ;
    %load/vec4 v0x5f0fe6328bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.25, 8;
    %load/vec4 v0x5f0fe620c8f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
    %load/vec4 v0x5f0fe620c8f0_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_55.27, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
T_55.27 ;
T_55.25 ;
    %jmp T_55.20;
T_55.18 ;
    %load/vec4 v0x5f0fe6328bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.29, 8;
    %load/vec4 v0x5f0fe620c8f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5f0fe620c8f0_0, 0;
    %load/vec4 v0x5f0fe620c8f0_0;
    %cmpi/u 13, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_55.31, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %load/vec4 v0x5f0fe6119210_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_55.33, 5;
    %load/vec4 v0x5f0fe6119210_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5f0fe63cfc00, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5f0fe644b0d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %subi 8, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %jmp T_55.34;
T_55.33 ;
    %load/vec4 v0x5f0fe6119210_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.35, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_55.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_55.37, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %jmp T_55.39;
T_55.35 ;
    %pushi/vec4 300, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %jmp T_55.39;
T_55.36 ;
    %pushi/vec4 358, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %jmp T_55.39;
T_55.37 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5f0fe6056870_0, 0;
    %jmp T_55.39;
T_55.39 ;
    %pop/vec4 1;
T_55.34 ;
T_55.31 ;
T_55.29 ;
    %jmp T_55.20;
T_55.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0fe61e6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6438d10_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f0fe6438d10_0, 4, 5;
    %load/vec4 v0x5f0fe607d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.40, 8;
    %load/vec4 v0x5f0fe6056870_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v0x5f0fe643a480_0, 0;
    %load/vec4 v0x5f0fe6056870_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %assign/vec4 v0x5f0fe6439860_0, 0;
    %jmp T_55.41;
T_55.40 ;
    %load/vec4 v0x5f0fe6056870_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5f0fe6439860_0, 0;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5f0fe6056870_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f0fe643a480_0, 0;
T_55.41 ;
    %jmp T_55.20;
T_55.20 ;
    %pop/vec4 1;
    %jmp T_55.14;
T_55.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f0fe63c9990_0, 0;
T_55.14 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5f0fe63f7160;
T_56 ;
    %wait E_0x5f0fe6033db0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %load/vec4 v0x5f0fe644c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5f0fe64622a0_0;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.2 ;
    %load/vec4 v0x5f0fe63d3230_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.3 ;
    %load/vec4 v0x5f0fe6438d10_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.4 ;
    %load/vec4 v0x5f0fe6439860_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.5 ;
    %load/vec4 v0x5f0fe643a480_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.6 ;
    %load/vec4 v0x5f0fe63d4440_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v0x5f0fe63d2020_0;
    %store/vec4 v0x5f0fe644cd60_0, 0, 8;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
T_56.0 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5f0fe627fd80;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d0320_0, 0, 1;
T_57.0 ;
    %delay 31250, 0;
    %load/vec4 v0x5f0fe64d0320_0;
    %inv;
    %store/vec4 v0x5f0fe64d0320_0, 0, 1;
    %jmp T_57.0;
    %end;
    .thread T_57;
    .scope S_0x5f0fe627fd80;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d0280_0, 0, 1;
T_58.0 ;
    %delay 15625000, 0;
    %load/vec4 v0x5f0fe64d0280_0;
    %inv;
    %store/vec4 v0x5f0fe64d0280_0, 0, 1;
    %jmp T_58.0;
    %end;
    .thread T_58;
    .scope S_0x5f0fe627fd80;
T_59 ;
    %vpi_call 2 134 "$dumpfile", "axioma_cpu_v4_tb.vcd" {0 0 0};
    %vpi_call 2 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f0fe627fd80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2e50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64d1ba0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5f0fe64d1e80_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f0fe64d21b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d27b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d26f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1280_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5f0fe64cfef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d0000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d00f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f0fe64d0520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f0fe64d0410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d01e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe64d0720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 160 "$display", "=======================================================" {0 0 0};
    %vpi_call 2 161 "$display", "AXIOMA CPU V4 TESTBENCH - FASE 4 PERIF\303\211RICOS AVANZADOS" {0 0 0};
    %vpi_call 2 162 "$display", "=======================================================" {0 0 0};
    %vpi_call 2 163 "$display", "Perif\303\251ricos: GPIO + UART + Timer0/1 + SPI + I2C + ADC" {0 0 0};
    %vpi_call 2 164 "$display", "Sistema completo: Compatible ATmega328P" {0 0 0};
    %vpi_call 2 165 "$display", "Estado: Fase 4 - Perif\303\251ricos avanzados" {0 0 0};
    %vpi_call 2 166 "$display", "=======================================================" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2270_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2360_0, 0, 1;
    %vpi_call 2 175 "$display", "\134n=== FASE 0: INICIALIZACI\303\223N ===" {0 0 0};
T_59.0 ;
    %load/vec4 v0x5f0fe64d2b40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.1, 6;
    %wait E_0x5f0fe6239fd0;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 2 177 "$display", "\342\234\205 Sistema de clock estabilizado" {0 0 0};
    %vpi_call 2 178 "$display", "MCUSR: %02h", v0x5f0fe64d14b0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 182 "$display", "\134n=== FASE 1: TEST B\303\201SICO CPU V4 ===" {0 0 0};
    %vpi_call 2 183 "$display", "Verificando funcionamiento del n\303\272cleo expandido..." {0 0 0};
    %pushi/vec4 50, 0, 32;
T_59.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.3, 5;
    %jmp/1 T_59.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0fe623a400;
    %load/vec4 v0x5f0fe64d0720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0fe64d0720_0, 0, 32;
    %load/vec4 v0x5f0fe64d0d30_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f0fe64d0630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %vpi_call 2 190 "$display", "PC: %04h | Instr: %04h | SP: %04h | SREG: %02h", v0x5f0fe64d0d30_0, v0x5f0fe64d0a20_0, v0x5f0fe64d1060_0, v0x5f0fe64d0f50_0 {0 0 0};
T_59.4 ;
    %load/vec4 v0x5f0fe64d0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %vpi_call 2 195 "$display", "\342\235\214 CPU detenida inesperadamente" {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
T_59.6 ;
    %jmp T_59.2;
T_59.3 ;
    %pop/vec4 1;
    %vpi_call 2 200 "$display", "\342\234\205 CPU v4 funcionando correctamente" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 204 "$display", "\134n=== FASE 2: TEST SPI ===" {0 0 0};
    %vpi_call 2 205 "$display", "Probando comunicaci\303\263n SPI..." {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d27b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d27b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 214 "$display", "SPI State: %02h", v0x5f0fe64d0e40_0 {0 0 0};
    %vpi_call 2 215 "$display", "SPI Outputs: MOSI=%b, SCK=%b, SS=%b", v0x5f0fe64d2850_0, v0x5f0fe64d28f0_0, v0x5f0fe64d2990_0 {0 0 0};
    %vpi_call 2 216 "$display", "\342\234\205 SPI test completado" {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 220 "$display", "\134n=== FASE 3: TEST I2C ===" {0 0 0};
    %vpi_call 2 221 "$display", "Probando comunicaci\303\263n I2C..." {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d26f0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2540_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d26f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2540_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 233 "$display", "I2C State: %02h", v0x5f0fe64d0910_0 {0 0 0};
    %vpi_call 2 234 "$display", "I2C Lines: SDA=%b, SCL=%b", v0x5f0fe64d2600_0, v0x5f0fe64d2450_0 {0 0 0};
    %vpi_call 2 235 "$display", "\342\234\205 I2C test completado" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 239 "$display", "\134n=== FASE 4: TEST ADC ===" {0 0 0};
    %vpi_call 2 240 "$display", "Probando conversiones ADC..." {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5f0fe64cfef0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5f0fe64cfef0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5f0fe64cfef0_0, 0, 8;
    %delay 2000000, 0;
    %vpi_call 2 250 "$display", "ADC State: %02h", v0x5f0fe64d0800_0 {0 0 0};
    %vpi_call 2 251 "$display", "ADC Channels: %02h", v0x5f0fe64cfef0_0 {0 0 0};
    %vpi_call 2 252 "$display", "\342\234\205 ADC test completado" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 256 "$display", "\134n=== FASE 5: TEST TIMER1 ===" {0 0 0};
    %vpi_call 2 257 "$display", "Probando Timer1 de 16 bits..." {0 0 0};
    %delay 3000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d1280_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1280_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 267 "$display", "Timer1 Counter: %04h", v0x5f0fe64d1170_0 {0 0 0};
    %vpi_call 2 268 "$display", "PWM Outputs: OC1A=%b, OC1B=%b", v0x5f0fe64d17a0_0, v0x5f0fe64d1890_0 {0 0 0};
    %vpi_call 2 269 "$display", "\342\234\205 Timer1 test completado" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 273 "$display", "\134n=== FASE 6: TEST PWM AVANZADO ===" {0 0 0};
    %vpi_call 2 274 "$display", "Probando salidas PWM m\303\272ltiples..." {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 277 "$display", "PWM Timer0: OC0A=%b, OC0B=%b", v0x5f0fe64d15c0_0, v0x5f0fe64d16b0_0 {0 0 0};
    %vpi_call 2 278 "$display", "PWM Timer1: OC1A=%b, OC1B=%b", v0x5f0fe64d17a0_0, v0x5f0fe64d1890_0 {0 0 0};
    %vpi_call 2 279 "$display", "\342\234\205 PWM avanzado test completado" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 283 "$display", "\134n=== FASE 7: TEST COMUNICACIONES SIMULT\303\201NEAS ===" {0 0 0};
    %vpi_call 2 284 "$display", "Probando UART + SPI + I2C simult\303\241neamente..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2d10_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2d10_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d2d10_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d2d10_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d27b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d27b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d26f0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d26f0_0, 0, 1;
    %delay 3000000, 0;
    %vpi_call 2 304 "$display", "UART TX: %b", v0x5f0fe64d2db0_0 {0 0 0};
    %vpi_call 2 305 "$display", "SPI State: %02h", v0x5f0fe64d0e40_0 {0 0 0};
    %vpi_call 2 306 "$display", "I2C State: %02h", v0x5f0fe64d0910_0 {0 0 0};
    %vpi_call 2 307 "$display", "\342\234\205 Comunicaciones simult\303\241neas completadas" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5f0fe64d2c30_0, 0, 32;
    %vpi_call 2 311 "$display", "\134n=== FASE 8: TEST INTERRUPCIONES EXPANDIDAS ===" {0 0 0};
    %vpi_call 2 312 "$display", "Probando m\303\272ltiples fuentes de interrupci\303\263n..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d1370_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0fe64d1410_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0fe64d1410_0, 0, 1;
    %delay 2000000, 0;
    %load/vec4 v0x5f0fe64d0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %vpi_call 2 325 "$display", "\342\234\205 Sistema de interrupciones expandido funcionando" {0 0 0};
    %jmp T_59.9;
T_59.8 ;
    %vpi_call 2 327 "$display", "\342\232\240\357\270\217  Interrupciones expandidas no detectadas" {0 0 0};
T_59.9 ;
    %vpi_call 2 331 "$display", "\134n=== RESULTADOS FINALES FASE 4 ===" {0 0 0};
    %vpi_call 2 332 "$display", "Ciclos totales ejecutados: %d", v0x5f0fe64d0720_0 {0 0 0};
    %vpi_call 2 333 "$display", "PC final: %04h", v0x5f0fe64d0d30_0 {0 0 0};
    %vpi_call 2 334 "$display", "Stack Pointer: %04h", v0x5f0fe64d1060_0 {0 0 0};
    %vpi_call 2 335 "$display", "SREG final: %08b", v0x5f0fe64d0f50_0 {0 0 0};
    %vpi_call 2 336 "$display", "MCUSR: %08b", v0x5f0fe64d14b0_0 {0 0 0};
    %vpi_call 2 339 "$display", "\134n=== ESTADOS FINALES PERIF\303\211RICOS ===" {0 0 0};
    %vpi_call 2 340 "$display", "SPI State: %02h", v0x5f0fe64d0e40_0 {0 0 0};
    %vpi_call 2 341 "$display", "I2C State: %02h", v0x5f0fe64d0910_0 {0 0 0};
    %vpi_call 2 342 "$display", "ADC State: %02h", v0x5f0fe64d0800_0 {0 0 0};
    %vpi_call 2 343 "$display", "Timer1 Counter: %04h", v0x5f0fe64d1170_0 {0 0 0};
    %vpi_call 2 346 "$display", "\134n=== FUNCIONALIDADES VERIFICADAS FASE 4 ===" {0 0 0};
    %vpi_call 2 347 "$display", "\342\234\205 Sistema de clock avanzado" {0 0 0};
    %vpi_call 2 348 "$display", "\342\234\205 Reset m\303\272ltiple (externo, POR, BOD)" {0 0 0};
    %vpi_call 2 349 "$display", "\342\234\205 GPIO puertos B, C, D completos" {0 0 0};
    %vpi_call 2 350 "$display", "\342\234\205 UART con interrupciones" {0 0 0};
    %vpi_call 2 351 "$display", "\342\234\205 Timer0 con PWM" {0 0 0};
    %vpi_call 2 352 "$display", "\342\234\205 Timer1 de 16 bits con Input Capture" {0 0 0};
    %vpi_call 2 353 "$display", "\342\234\205 SPI Master/Slave" {0 0 0};
    %vpi_call 2 354 "$display", "\342\234\205 I2C/TWI Master/Slave" {0 0 0};
    %vpi_call 2 355 "$display", "\342\234\205 ADC de 10 bits, 8 canales" {0 0 0};
    %vpi_call 2 356 "$display", "\342\234\205 PWM avanzado multicanal" {0 0 0};
    %vpi_call 2 357 "$display", "\342\234\205 Sistema de interrupciones expandido" {0 0 0};
    %vpi_call 2 358 "$display", "\342\234\205 CPU n\303\272cleo AVR completo" {0 0 0};
    %vpi_call 2 361 "$display", "\134n=== COMPATIBILIDAD AVR FASE 4 ===" {0 0 0};
    %vpi_call 2 362 "$display", "Instruction Set: ~30%% ATmega328P" {0 0 0};
    %vpi_call 2 363 "$display", "Perif\303\251ricos: Completos (GPIO, UART, Timer0/1, SPI, I2C, ADC)" {0 0 0};
    %vpi_call 2 364 "$display", "Sistema Clock: Avanzado con m\303\272ltiples fuentes" {0 0 0};
    %vpi_call 2 365 "$display", "Reset System: Completo con BOD y WDT" {0 0 0};
    %vpi_call 2 366 "$display", "Memory Map: 100%% compatible ATmega328P" {0 0 0};
    %vpi_call 2 367 "$display", "I/O Registers: Conjunto completo implementado" {0 0 0};
    %vpi_call 2 368 "$display", "Interrupciones: Sistema expandido con prioridades" {0 0 0};
    %vpi_call 2 369 "$display", "PWM: 6 canales (Timer0: 2ch, Timer1: 2ch, futuro Timer2: 2ch)" {0 0 0};
    %vpi_call 2 372 "$display", "\134n=== M\303\211TRICAS DE RENDIMIENTO ===" {0 0 0};
    %vpi_call 2 373 "$display", "Frecuencia objetivo: 16-20 MHz" {0 0 0};
    %vpi_call 2 374 "$display", "Recursos estimados: ~15,000 LUT4 equivalentes" {0 0 0};
    %vpi_call 2 375 "$display", "Memoria Flash: 32KB (16K words)" {0 0 0};
    %vpi_call 2 376 "$display", "Memoria SRAM: 2KB + Stack" {0 0 0};
    %vpi_call 2 377 "$display", "Perif\303\251ricos: 8 subsistemas principales" {0 0 0};
    %vpi_call 2 378 "$display", "Compatibilidad pin-out: ATmega328P" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 381 "$display", "\134n\360\237\216\257 AxiomaCore-328 Fase 4 Completada Exitosamente!" {0 0 0};
    %vpi_call 2 382 "$display", "\360\237\232\200 Sistema AVR completo listo para s\303\255ntesis y tape-out" {0 0 0};
    %vpi_call 2 383 "$display", "\360\237\217\206 Primer microcontrolador AVR 100%% open source del mundo!" {0 0 0};
    %vpi_call 2 384 "$finish" {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x5f0fe627fd80;
T_60 ;
    %delay 300000000, 0;
    %vpi_call 2 390 "$display", "\342\217\260 TIMEOUT: Simulaci\303\263n muy larga" {0 0 0};
    %vpi_call 2 391 "$display", "Fase actual: %d", v0x5f0fe64d2c30_0 {0 0 0};
    %vpi_call 2 392 "$display", "Ciclos: %d", v0x5f0fe64d0720_0 {0 0 0};
    %vpi_call 2 393 "$finish" {0 0 0};
    %end;
    .thread T_60;
    .scope S_0x5f0fe627fd80;
T_61 ;
    %wait E_0x5f0fe623a400;
    %load/vec4 v0x5f0fe64d0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %vpi_call 2 399 "$display", "\360\237\232\250 INTERRUPCI\303\223N ACTIVA en ciclo %d", v0x5f0fe64d0720_0 {0 0 0};
T_61.0 ;
    %load/vec4 v0x5f0fe64d2b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %vpi_call 2 403 "$display", "\342\232\240\357\270\217  CLOCK NO ESTABLE en ciclo %d", v0x5f0fe64d0720_0 {0 0 0};
T_61.2 ;
    %load/vec4 v0x5f0fe64d0720_0;
    %pushi/vec4 1000, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f0fe64d0720_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %vpi_call 2 408 "$display", "\360\237\223\212 Cycle %d - PWM: T0A=%b T0B=%b T1A=%b T1B=%b", v0x5f0fe64d0720_0, v0x5f0fe64d15c0_0, v0x5f0fe64d16b0_0, v0x5f0fe64d17a0_0, v0x5f0fe64d1890_0 {0 0 0};
T_61.4 ;
    %jmp T_61;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "testbench/axioma_cpu_v4_tb.v";
    "core/axioma_cpu/axioma_cpu_v4.v";
    "peripherals/axioma_adc/axioma_adc.v";
    "clock_reset/axioma_clock_system.v";
    "core/axioma_cpu/axioma_cpu_v2.v";
    "core/axioma_alu/axioma_alu.v";
    "core/axioma_decoder/axioma_decoder_v2.v";
    "memory/axioma_flash_ctrl/axioma_flash_ctrl.v";
    "axioma_interrupt/axioma_interrupt.v";
    "core/axioma_registers/axioma_registers.v";
    "memory/axioma_sram_ctrl/axioma_sram_ctrl.v";
    "peripherals/axioma_gpio/axioma_gpio.v";
    "peripherals/axioma_i2c/axioma_i2c.v";
    "peripherals/axioma_spi/axioma_spi.v";
    "peripherals/axioma_timers/axioma_timer0.v";
    "peripherals/axioma_timers/axioma_timer1.v";
    "peripherals/axioma_uart/axioma_uart.v";
