Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: tetrix.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tetrix.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tetrix"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : tetrix
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/counter.vhd" in Library work.
Architecture behavioral of Entity counters is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/vga.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/keyboard.vhd" in Library work.
Architecture behavioral of Entity keyboardvhdl is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/debounce.vhd" in Library work.
Architecture behavioral of Entity kbfilter is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/tetris_display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/text_display.vhd" in Library work.
Architecture behavioral of Entity text_display is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/score_control.vhd" in Library work.
Architecture behavioral of Entity score is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/game_control.vhd" in Library work.
Architecture behavioral of Entity gamecontrol is up to date.
Compiling vhdl file "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/tetris.vhd" in Library work.
Entity <tetrix> compiled.
Entity <tetrix> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tetrix> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keyboardVhdl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kbfilter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <text_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <score> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gamecontrol> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counters> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tetrix> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_03 =  00000000000000000000000000EEEC00000000000000000000000000000CCCCC" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_04 =  0000000000000000000000000AEEEC0000000000000000000000000AAAAAEC00" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_05 =  0000000000000000000000000AEEE0DD0000000000000000000000000A00EC00" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_06 =  0000000000000000000000F0000F00DD0000000000000000000000000A000D0D" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_07 =  00000000000000000000000F0F09D00D0000000000000000000000F000F90D0D" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_08 =  00000000000000000000000F0F090000000000000000000000000000F0090000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_09 =  0000000000000000000000F0000F00000000000000000000000000F000F90000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB4_S4_S4_inst> in unit <tetrix>.
    Set user-defined property "INIT_00 =  0007040404040404040404040404040404040404040404040404040404040401" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_01 =  00070000000000002D1C4321433143242D001C2D1C4D004D442C1B004E162B07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_02 =  000700000000000000442A243C3100242300444B1C2C31242C3143004E1E2B07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_03 =  0007000000000000001C3321242D2423001C4B001C00242A243C3A004E002307" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_04 =  00070000000000000044231C4B00442D2C44004B1C00242A243C3A004E001C07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_05 =  00070000000000000000000000314443211C2C442D004E004443211C4D1B2407" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_06 =  0007000000000000000000004423434D1C2D001B1C3A001C2D1C4D004E001B07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_07 =  00070000000000000000000000000000000000000000000000232D4421242D07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_08 =  000700000000000000000000000000000000000000314443211C3C2C313C4D07" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_09 =  0007000000000000000000000000000000000000000000000000000000000007" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0A =  0007000000000000000000000000000000000000000000000000000000000007" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0B =  00070000000000000000000000001B433C4B000000000000000000002D232107" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0C =  0007000000000000000000001C2D24231C3A00000016004E00444D433C152407" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0D =  0007000000000000000000000023432A1C230000000044432D1C3143232D4407" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0E =  000700000000000000001C3124211C3A1C210000000000000000000000000007" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "INIT_0F =  0007050505050505050505050505050505050505050505050505050505050503" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB4_S8_S8_inst> in unit <tetrix>.
Entity <tetrix> analyzed. Unit <tetrix> generated.

Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <keyboardVhdl> in library <work> (Architecture <behavioral>).
Entity <keyboardVhdl> analyzed. Unit <keyboardVhdl> generated.

Analyzing Entity <kbfilter> in library <work> (Architecture <behavioral>).
Entity <kbfilter> analyzed. Unit <kbfilter> generated.

Analyzing Entity <display> in library <work> (Architecture <behavioral>).
Entity <display> analyzed. Unit <display> generated.

Analyzing Entity <text_display> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT_00 =  FF80808080808080FF0101010101010180808080808080FF0000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_01 =  80808080808080800101010101010101FF0000000000000000000000000000FF" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_02 =  00000000000000000000000000000000000000000000000001010101010101FF" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_05 =  0000000000000000003810101010301000344854444444380000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_06 =  007804043840403C007C40201008047C00000000000000000000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_07 =  0000000000000000003C20100804443800285454544444440044447C44444438" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_08 =  0070484444444870004444281028444400384440404044380000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_09 =  0000000000000000003844040810083C0008087C48281808007C40407840407C" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0A =  004040407840407C001028444444444400000000000000000000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0B =  0000000000000000003844040478407C0044485078444478001010101010107C" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0C =  004444447C44444400784444784444780000444C546444440000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0D =  000000000000000000384444784020180010101028444444003844445C404438" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0E =  003028080808081C0044444444546C4400000000000000000000000000000000" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_0F =  00000000000000000038444438444438002020201008047C0038444444444444" for instance <RAMB4_S8_inst2> in unit <text_display>.
    Set user-defined property "INIT_00 =  0038101010101038004448506050484400000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_01 =  0000000000000000003008043844443800384464544C44380038444444444438" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_02 =  007C404040404040000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_03 =  0000000000000000000000007C00000000404040784444780000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB4_S8_inst1> in unit <text_display>.
Entity <text_display> analyzed. Unit <text_display> generated.

Analyzing Entity <counters> in library <work> (Architecture <behavioral>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing Entity <score> in library <work> (Architecture <behavioral>).
Entity <score> analyzed. Unit <score> generated.

Analyzing Entity <gamecontrol> in library <work> (Architecture <behavioral>).
Entity <gamecontrol> analyzed. Unit <gamecontrol> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/vga.vhd".
    Found 1-bit register for signal <border>.
    Found 10-bit comparator greater for signal <border$cmp_gt0000> created at line 115.
    Found 10-bit comparator greater for signal <border$cmp_gt0001> created at line 120.
    Found 10-bit comparator less for signal <border$cmp_lt0000> created at line 115.
    Found 10-bit comparator less for signal <border$cmp_lt0001> created at line 120.
    Found 1-bit register for signal <clkdiv>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator greater for signal <texton$cmp_gt0000> created at line 150.
    Found 10-bit comparator greater for signal <texton$cmp_gt0001> created at line 150.
    Found 10-bit comparator less for signal <texton$cmp_lt0000> created at line 150.
    Found 10-bit comparator less for signal <texton$cmp_lt0001> created at line 150.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0000> created at line 148.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 148.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 148.
    Found 1-bit register for signal <vsenable>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred  11 Comparator(s).
Unit <vga> synthesized.


Synthesizing Unit <keyboardVhdl>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/keyboard.vhd".
    Found 1-bit register for signal <ant>.
    Found 1-bit register for signal <DFF1>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <KCI>.
    Found 1-bit register for signal <KDI>.
    Found 1-bit register for signal <pclk>.
    Found 5-bit up counter for signal <shiftCounter>.
    Found 11-bit register for signal <shiftReg>.
    Found 8-bit register for signal <WaitReg>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
Unit <keyboardVhdl> synthesized.


Synthesizing Unit <kbfilter>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/debounce.vhd".
    Found finite state machine <FSM_0> for signal <temp>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | mclk                      (rising_edge)        |
    | Clock enable       | temp$not0000              (negative)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <ann>.
    Found 8-bit register for signal <key>.
    Found 1-bit xor2 for signal <temp$xor0000> created at line 69.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <kbfilter> synthesized.


Synthesizing Unit <display>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/tetris_display.vhd".
WARNING:Xst:647 - Input <rect<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit up counter for signal <cx>.
    Found 5-bit up counter for signal <cy>.
    Found 4-bit up counter for signal <line>.
    Found 4-bit up counter for signal <nrpix>.
    Found 4-bit comparator greater for signal <pixel_0$cmp_gt0000> created at line 89.
    Found 4-bit comparator greater for signal <pixel_0$cmp_gt0001> created at line 89.
    Found 4-bit comparator less for signal <pixel_0$cmp_lt0000> created at line 89.
    Found 4-bit comparator less for signal <pixel_0$cmp_lt0001> created at line 89.
    Summary:
	inferred   4 Counter(s).
	inferred   4 Comparator(s).
Unit <display> synthesized.


Synthesizing Unit <score>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/score_control.vhd".
    Found finite state machine <FSM_1> for signal <cx>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | mclk                      (rising_edge)        |
    | Reset              | cx$or0000                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01100                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <car>.
    Found 1-bit register for signal <countline>.
    Found 1-bit xor2 for signal <cx$cmp_ne0000> created at line 78.
    Found 1-bit xor2 for signal <cx$xor0000> created at line 103.
    Found 4-bit register for signal <cy>.
    Found 1-bit register for signal <newgame>.
    Found 4-bit register for signal <number>.
    Found 4-bit register for signal <top1>.
    Found 4-bit register for signal <top2>.
    Found 4-bit register for signal <top3>.
    Found 4-bit register for signal <top4>.
    Found 1-bit register for signal <we>.
    Found 4-bit register for signal <you1>.
    Found 4-bit adder for signal <you1$addsub0000> created at line 100.
    Found 4-bit comparator equal for signal <you1$cmp_eq0000> created at line 108.
    Found 4-bit comparator equal for signal <you1$cmp_eq0001> created at line 108.
    Found 4-bit comparator equal for signal <you1$cmp_eq0002> created at line 108.
    Found 4-bit comparator less for signal <you1$cmp_lt0000> created at line 108.
    Found 4-bit comparator less for signal <you1$cmp_lt0001> created at line 108.
    Found 4-bit comparator less for signal <you1$cmp_lt0002> created at line 108.
    Found 4-bit comparator less for signal <you1$cmp_lt0003> created at line 108.
    Found 4-bit register for signal <you2>.
    Found 4-bit adder for signal <you2$addsub0000> created at line 97.
    Found 4-bit register for signal <you3>.
    Found 4-bit adder for signal <you3$addsub0000> created at line 94.
    Found 4-bit register for signal <you4>.
    Found 4-bit adder for signal <you4$addsub0000> created at line 91.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  43 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <score> synthesized.


Synthesizing Unit <gamecontrol>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/game_control.vhd".
    Found finite state machine <FSM_2> for signal <make>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 968                                            |
    | Inputs             | 42                                             |
    | Outputs            | 11                                             |
    | Clock              | cntClk<0>                 (rising_edge)        |
    | Clock enable       | make$not0000              (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <p>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 272                                            |
    | Inputs             | 20                                             |
    | Outputs            | 13                                             |
    | Clock              | cntClk<0>                 (rising_edge)        |
    | Clock enable       | make$not0000              (positive)           |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 756                                            |
    | Inputs             | 67                                             |
    | Outputs            | 32                                             |
    | Clock              | cntClk<0>                 (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <test>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 1296                                           |
    | Inputs             | 67                                             |
    | Outputs            | 10                                             |
    | Clock              | cntClk<0>                 (rising_edge)        |
    | Clock enable       | test$not0000              (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ann>.
    Found 25-bit up counter for signal <cntClk>.
    Found 3-bit up counter for signal <color>.
    Found 1-bit register for signal <countline>.
    Found 5-bit register for signal <cx>.
    Found 5-bit adder for signal <cx$add0000> created at line 356.
    Found 5-bit adder for signal <cx$add0001> created at line 398.
    Found 5-bit adder for signal <cx$add0002> created at line 440.
    Found 5-bit adder for signal <cx$add0003> created at line 481.
    Found 5-bit adder for signal <cx$add0004> created at line 699.
    Found 5-bit adder for signal <cx$addsub0000> created at line 746.
    Found 5-bit subtractor for signal <cx$sub0000> created at line 364.
    Found 5-bit subtractor for signal <cx$sub0001> created at line 406.
    Found 5-bit subtractor for signal <cx$sub0002> created at line 448.
    Found 5-bit subtractor for signal <cx$sub0003> created at line 489.
    Found 5-bit register for signal <cy>.
    Found 5-bit adder for signal <cy$add0000> created at line 349.
    Found 5-bit adder for signal <cy$add0001> created at line 391.
    Found 5-bit adder for signal <cy$add0002> created at line 433.
    Found 5-bit adder for signal <cy$add0003> created at line 474.
    Found 5-bit adder for signal <cy$add0004> created at line 588.
    Found 5-bit subtractor for signal <cy$share0000>.
    Found 5-bit subtractor for signal <cy$sub0000> created at line 626.
    Found 5-bit subtractor for signal <cy$sub0001> created at line 712.
    Found 5-bit subtractor for signal <cy$sub0002> created at line 614.
    Found 5-bit subtractor for signal <cy$sub0003> created at line 696.
    Found 5-bit comparator equal for signal <make$cmp_eq0012> created at line 497.
    Found 5-bit comparator equal for signal <make$cmp_eq0013> created at line 497.
    Found 5-bit comparator equal for signal <make$cmp_eq0014> created at line 497.
    Found 5-bit comparator equal for signal <make$cmp_eq0015> created at line 497.
    Found 5-bit comparator equal for signal <make$cmp_eq0016> created at line 497.
    Found 5-bit comparator equal for signal <make$cmp_eq0017> created at line 497.
    Found 5-bit comparator less for signal <make$cmp_lt0000> created at line 541.
    Found 5-bit comparator less for signal <make$cmp_lt0001> created at line 569.
    Found 1-bit xor2 for signal <make$xor0000> created at line 118.
    Found 5-bit register for signal <makex>.
    Found 5-bit adder for signal <makex$share0000>.
    Found 5-bit register for signal <makey>.
    Found 5-bit subtractor for signal <makey$share0000>.
    Found 1-bit register for signal <newgame>.
    Found 5-bit register for signal <p1x>.
    Found 5-bit addsub for signal <p1x$share0000> created at line 779.
    Found 5-bit register for signal <p1y>.
    Found 5-bit addsub for signal <p1y$share0000> created at line 781.
    Found 5-bit register for signal <p2x>.
    Found 5-bit register for signal <p2y>.
    Found 5-bit register for signal <p3x>.
    Found 5-bit adder for signal <p3x$addsub0000> created at line 852.
    Found 5-bit register for signal <p3y>.
    Found 5-bit subtractor for signal <p3y$addsub0000> created at line 845.
    Found 5-bit register for signal <p4x>.
    Found 5-bit subtractor for signal <p4x$share0000> created at line 864.
    Found 5-bit register for signal <p4y>.
    Found 5-bit adder for signal <p4y$share0000> created at line 882.
    Found 3-bit register for signal <pcolor>.
    Found 4-bit register for signal <pix>.
    Found 3-bit up counter for signal <random>.
    Found 2-bit register for signal <spd>.
    Found 5-bit comparator equal for signal <state$cmp_eq0017> created at line 372.
    Found 5-bit comparator equal for signal <state$cmp_eq0018> created at line 372.
    Found 5-bit comparator greater for signal <state$cmp_gt0000> created at line 363.
    Found 5-bit comparator greater for signal <state$cmp_gt0001> created at line 405.
    Found 5-bit comparator greater for signal <state$cmp_gt0002> created at line 447.
    Found 5-bit comparator greater for signal <state$cmp_gt0003> created at line 488.
    Found 5-bit comparator greater for signal <state$cmp_gt0004> created at line 556.
    Found 5-bit comparator less for signal <state$cmp_lt0000> created at line 164.
    Found 5-bit comparator less for signal <state$cmp_lt0001> created at line 347.
    Found 5-bit comparator less for signal <state$cmp_lt0002> created at line 355.
    Found 5-bit comparator less for signal <state$cmp_lt0003> created at line 389.
    Found 5-bit comparator less for signal <state$cmp_lt0004> created at line 397.
    Found 5-bit comparator less for signal <state$cmp_lt0005> created at line 431.
    Found 5-bit comparator less for signal <state$cmp_lt0006> created at line 439.
    Found 5-bit comparator less for signal <state$cmp_lt0007> created at line 472.
    Found 5-bit comparator less for signal <state$cmp_lt0008> created at line 480.
    Found 5-bit comparator less for signal <state$cmp_lt0009> created at line 671.
    Found 5-bit comparator greater for signal <test$cmp_gt0000> created at line 575.
    Found 5-bit register for signal <testx>.
    Found 5-bit adder for signal <testx$addsub0000> created at line 544.
    Found 5-bit register for signal <testy>.
    Found 5-bit adder for signal <testy$share0000>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  83 D-type flip-flop(s).
	inferred  30 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <gamecontrol> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/counter.vhd".
    Found 5-bit up counter for signal <cx>.
    Found 4-bit up counter for signal <cy>.
    Found 3-bit up counter for signal <line>.
    Found 3-bit up counter for signal <nrpix>.
    Summary:
	inferred   4 Counter(s).
Unit <counters> synthesized.


Synthesizing Unit <text_display>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/text_display.vhd".
WARNING:Xst:647 - Input <car<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <blselect>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <text_display> synthesized.


Synthesizing Unit <tetrix>.
    Related source file is "C:/Users/kevin/FPGA Workspace/Xilinx/Tetris/tetris.vhd".
WARNING:Xst:646 - Signal <DOAt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <tetrix> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 34
 4-bit adder                                           : 4
 5-bit adder                                           : 16
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 12
# Counters                                             : 14
 10-bit up counter                                     : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 3
 5-bit up counter                                      : 4
# Registers                                            : 49
 1-bit register                                        : 19
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 11
 5-bit register                                        : 14
 8-bit register                                        : 2
# Comparators                                          : 48
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 6
 5-bit comparator equal                                : 8
 5-bit comparator greater                              : 6
 5-bit comparator less                                 : 12
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <tetrix_gamecontrol/test/FSM> on signal <test[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 1000000000
 1000  | 0000000010
 1001  | 0000000100
 1010  | 0000001000
 1011  | 0000010000
 1100  | 0000100000
 1101  | 0001000000
 1110  | 0010000000
 1111  | 0100000000
---------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <tetrix_gamecontrol/state/FSM> on signal <state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0000  | 00000000000001
 0001  | 00000010000000
 0010  | 00000000100000
 0011  | 00000000000010
 0110  | 00001000000000
 0111  | 00000100000000
 1000  | 00010000000000
 1001  | 01000000000000
 1010  | 00100000000000
 1011  | 00000000010000
 1100  | 10000000000000
 1101  | 00000000001000
 1110  | 00000000000100
 1111  | 00000001000000
-------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <tetrix_gamecontrol/p/FSM> on signal <p[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 10000 | 10000
 10001 | 10001
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <tetrix_gamecontrol/make/FSM> on signal <make[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <score_controll/cx/FSM> on signal <cx[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000001
 01100 | 000010
 01101 | 000100
 01110 | 001000
 01111 | 010000
 10000 | 100000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <kbf/temp/FSM> on signal <temp[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 10    | 1
-------------------
INFO:Xst:2261 - The FF/Latch <cy_0> in Unit <score_controll> is equivalent to the following 2 FFs/Latches, which will be removed : <cy_1> <cy_2> 

Synthesizing (advanced) Unit <score>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_car> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <score> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 34
 4-bit adder                                           : 4
 5-bit adder                                           : 16
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 12
# Counters                                             : 14
 10-bit up counter                                     : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 3
 5-bit up counter                                      : 4
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 48
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 6
 5-bit comparator equal                                : 8
 5-bit comparator greater                              : 6
 5-bit comparator less                                 : 12
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cy_0> in Unit <score> is equivalent to the following 2 FFs/Latches, which will be removed : <cy_1> <cy_2> 

Optimizing unit <tetrix> ...

Optimizing unit <vga> ...

Optimizing unit <keyboardVhdl> ...

Optimizing unit <kbfilter> ...

Optimizing unit <display> ...

Optimizing unit <score> ...

Optimizing unit <gamecontrol> ...

Optimizing unit <counters> ...

Optimizing unit <text_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tetrix, actual ratio is 18.
FlipFlop tetrix_gamecontrol/p1y_0 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p2x_0 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p3y_0 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p3y_1 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p4x_0 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p4y_0 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p4y_1 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p_FSM_FFd1 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p_FSM_FFd3 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p_FSM_FFd4 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/p_FSM_FFd5 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd10 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd8 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/state_FSM_FFd9 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/test_FSM_FFd5 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/test_FSM_FFd7 has been replicated 1 time(s)
FlipFlop tetrix_gamecontrol/test_FSM_FFd9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <tetrix> :
	Found 2-bit shift register for signal <keyboard/shiftReg_8>.
	Found 2-bit shift register for signal <keyboard/KDI>.
	Found 2-bit shift register for signal <keyboard/KCI1>.
Unit <tetrix> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tetrix.ngr
Top Level Output File Name         : tetrix
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 1734
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 42
#      LUT2                        : 93
#      LUT2_D                      : 24
#      LUT2_L                      : 23
#      LUT3                        : 210
#      LUT3_D                      : 51
#      LUT3_L                      : 35
#      LUT4                        : 815
#      LUT4_D                      : 108
#      LUT4_L                      : 163
#      MUXCY                       : 48
#      MUXF5                       : 50
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 309
#      FD                          : 34
#      FD_1                        : 10
#      FDE                         : 199
#      FDR                         : 25
#      FDRE                        : 21
#      FDRS                        : 3
#      FDS                         : 16
#      FDSE                        : 1
# RAMS                             : 4
#      RAMB4_S4_S4                 : 1
#      RAMB4_S8                    : 2
#      RAMB4_S8_S8                 : 1
# Shift Registers                  : 3
#      SRL16                       : 2
#      SRL16_1                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      824  out of   4656    17%  
 Number of Slice Flip Flops:            309  out of   9312     3%  
 Number of 4 input LUTs:               1592  out of   9312    17%  
    Number used as logic:              1589
    Number used as Shift registers:       3
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of BRAMs:                         3  out of     20    15%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
monitor/clkdiv1                    | BUFG                      | 106   |
keyboard/KCI1                      | BUFG                      | 25    |
mclk                               | IBUF+BUFG                 | 46    |
tetrix_gamecontrol/cntClk_01       | BUFG                      | 136   |
keyboard/pclk                      | NONE(keyboard/Mshreg_KCI1)| 4     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.452ns (Maximum Frequency: 105.801MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 10.843ns
   Maximum combinational path delay: 7.986ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'monitor/clkdiv1'
  Clock period: 9.138ns (frequency: 109.433MHz)
  Total number of paths / destination ports: 4027 / 254
-------------------------------------------------------------------------
Delay:               9.138ns (Levels of Logic = 7)
  Source:            monitor/vc_4 (FF)
  Destination:       textdisplay/count/cy_0 (FF)
  Source Clock:      monitor/clkdiv1 rising
  Destination Clock: monitor/clkdiv1 rising

  Data Path: monitor/vc_4 to textdisplay/count/cy_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.514   0.721  monitor/vc_4 (monitor/vc_4)
     LUT3_D:I0->O          3   0.612   0.454  monitor/vs_cmp_eq000011 (monitor/N3)
     LUT4_D:I3->LO         1   0.612   0.103  monitor/texton_cmp_gt00011 (N1100)
     LUT4:I3->O            1   0.612   0.360  monitor/texton_and000054 (monitor/texton_and000054)
     LUT4:I3->O            8   0.612   0.646  monitor/texton_and000078 (texton)
     LUT4:I3->O            6   0.612   0.572  textdisplay/count/cy_not000111 (textdisplay/count/cx_not0001)
     LUT4:I3->O            4   0.612   0.502  textdisplay/count/cy_not000121 (textdisplay/count/line_not0001)
     LUT4:I3->O            4   0.612   0.499  textdisplay/count/cy_not00011 (textdisplay/count/cy_not0001)
     FDE:CE                    0.483          textdisplay/count/cy_0
    ----------------------------------------
    Total                      9.138ns (5.281ns logic, 3.857ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard/KCI1'
  Clock period: 7.483ns (frequency: 133.631MHz)
  Total number of paths / destination ports: 128 / 40
-------------------------------------------------------------------------
Delay:               3.742ns (Levels of Logic = 2)
  Source:            keyboard/shiftCounter_2 (FF)
  Destination:       keyboard/WaitReg_7 (FF)
  Source Clock:      keyboard/KCI1 falling
  Destination Clock: keyboard/KCI1 rising

  Data Path: keyboard/shiftCounter_2 to keyboard/WaitReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.721  keyboard/shiftCounter_2 (keyboard/shiftCounter_2)
     LUT4_L:I0->LO         1   0.612   0.103  keyboard/ant_and0000_SW0 (N50)
     LUT4:I3->O            9   0.612   0.697  keyboard/ant_and0000 (keyboard/ant_and0000)
     FDE:CE                    0.483          keyboard/ant
    ----------------------------------------
    Total                      3.742ns (2.221ns logic, 1.521ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.162ns (frequency: 240.272MHz)
  Total number of paths / destination ports: 380 / 53
-------------------------------------------------------------------------
Delay:               4.162ns (Levels of Logic = 25)
  Source:            tetrix_gamecontrol/cntClk_1 (FF)
  Destination:       tetrix_gamecontrol/cntClk_24 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: tetrix_gamecontrol/cntClk_1 to tetrix_gamecontrol/cntClk_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  tetrix_gamecontrol/cntClk_1 (tetrix_gamecontrol/cntClk_1)
     LUT1:I0->O            1   0.612   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<1>_rt (tetrix_gamecontrol/Mcount_cntClk_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<1> (tetrix_gamecontrol/Mcount_cntClk_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<2> (tetrix_gamecontrol/Mcount_cntClk_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<3> (tetrix_gamecontrol/Mcount_cntClk_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<4> (tetrix_gamecontrol/Mcount_cntClk_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<5> (tetrix_gamecontrol/Mcount_cntClk_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<6> (tetrix_gamecontrol/Mcount_cntClk_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<7> (tetrix_gamecontrol/Mcount_cntClk_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<8> (tetrix_gamecontrol/Mcount_cntClk_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<9> (tetrix_gamecontrol/Mcount_cntClk_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<10> (tetrix_gamecontrol/Mcount_cntClk_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<11> (tetrix_gamecontrol/Mcount_cntClk_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<12> (tetrix_gamecontrol/Mcount_cntClk_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<13> (tetrix_gamecontrol/Mcount_cntClk_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<14> (tetrix_gamecontrol/Mcount_cntClk_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<15> (tetrix_gamecontrol/Mcount_cntClk_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<16> (tetrix_gamecontrol/Mcount_cntClk_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<17> (tetrix_gamecontrol/Mcount_cntClk_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<18> (tetrix_gamecontrol/Mcount_cntClk_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<19> (tetrix_gamecontrol/Mcount_cntClk_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<20> (tetrix_gamecontrol/Mcount_cntClk_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<21> (tetrix_gamecontrol/Mcount_cntClk_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<22> (tetrix_gamecontrol/Mcount_cntClk_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  tetrix_gamecontrol/Mcount_cntClk_cy<23> (tetrix_gamecontrol/Mcount_cntClk_cy<23>)
     XORCY:CI->O           1   0.699   0.000  tetrix_gamecontrol/Mcount_cntClk_xor<24> (tetrix_gamecontrol/Result<24>)
     FD:D                      0.268          tetrix_gamecontrol/cntClk_24
    ----------------------------------------
    Total                      4.162ns (3.630ns logic, 0.532ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tetrix_gamecontrol/cntClk_01'
  Clock period: 9.452ns (frequency: 105.801MHz)
  Total number of paths / destination ports: 17052 / 262
-------------------------------------------------------------------------
Delay:               9.452ns (Levels of Logic = 8)
  Source:            tetrix_gamecontrol/state_FSM_FFd5 (FF)
  Destination:       tetrix_gamecontrol/cx_0 (FF)
  Source Clock:      tetrix_gamecontrol/cntClk_01 rising
  Destination Clock: tetrix_gamecontrol/cntClk_01 rising

  Data Path: tetrix_gamecontrol/state_FSM_FFd5 to tetrix_gamecontrol/cx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             35   0.514   1.104  tetrix_gamecontrol/state_FSM_FFd5 (tetrix_gamecontrol/state_FSM_FFd5)
     LUT3:I2->O            1   0.612   0.509  tetrix_gamecontrol/cx_or00011_1 (tetrix_gamecontrol/cx_or00011)
     LUT4:I0->O            1   0.612   0.360  tetrix_gamecontrol/cx_mux0000<1>1110_SW0 (N531)
     LUT4:I3->O            1   0.612   0.387  tetrix_gamecontrol/cx_mux0000<1>1110 (tetrix_gamecontrol/cx_mux0000<1>1110)
     LUT4:I2->O            2   0.612   0.383  tetrix_gamecontrol/cx_mux0000<1>111141_SW0 (N236)
     LUT4:I3->O            5   0.612   0.568  tetrix_gamecontrol/cx_mux0000<1>111141_SW1 (N341)
     LUT4:I2->O            1   0.612   0.360  tetrix_gamecontrol/cx_mux0000<0>186_SW0 (N270)
     LUT4_L:I3->LO         1   0.612   0.103  tetrix_gamecontrol/cx_mux0000<0>186 (tetrix_gamecontrol/cx_mux0000<0>186)
     LUT4:I3->O            1   0.612   0.000  tetrix_gamecontrol/cx_mux0000<0>419 (tetrix_gamecontrol/cx_mux0000<0>)
     FDE:D                     0.268          tetrix_gamecontrol/cx_0
    ----------------------------------------
    Total                      9.452ns (5.678ns logic, 3.774ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard/pclk'
  Clock period: 3.492ns (frequency: 286.369MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.492ns (Levels of Logic = 0)
  Source:            keyboard/Mshreg_KCI1 (FF)
  Destination:       keyboard/KCI1 (FF)
  Source Clock:      keyboard/pclk rising
  Destination Clock: keyboard/pclk rising

  Data Path: keyboard/Mshreg_KCI1 to keyboard/KCI1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.224   0.000  keyboard/Mshreg_KCI1 (keyboard/Mshreg_KCI1)
     FD:D                      0.268          keyboard/KCI1
    ----------------------------------------
    Total                      3.492ns (3.492ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'keyboard/pclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 1)
  Source:            kc (PAD)
  Destination:       keyboard/Mshreg_KCI1 (FF)
  Destination Clock: keyboard/pclk rising

  Data Path: kc to keyboard/Mshreg_KCI1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  kc_IBUF (kc_IBUF)
     SRL16:D                   0.366          keyboard/Mshreg_KCI1
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'monitor/clkdiv1'
  Total number of paths / destination ports: 424 / 5
-------------------------------------------------------------------------
Offset:              10.843ns (Levels of Logic = 7)
  Source:            textdisplay/RAMB4_S8_inst1 (RAM)
  Destination:       red (PAD)
  Source Clock:      monitor/clkdiv1 rising

  Data Path: textdisplay/RAMB4_S8_inst1 to red
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB4_S8:CLK->DO4     1   2.436   0.387  textdisplay/RAMB4_S8_inst1 (textdisplay/cp1<4>)
     LUT4:I2->O            1   0.612   0.000  textdisplay/pix<1>41_F (N917)
     MUXF5:I0->O           1   0.278   0.509  textdisplay/pix<1>41 (textdisplay/pix<1>41)
     LUT2:I0->O            1   0.612   0.000  textdisplay/pix<1>2781 (textdisplay/pix<1>278)
     MUXF5:I1->O           2   0.278   0.449  textdisplay/pix<1>278_f5 (pixtext<0>)
     LUT4:I1->O            2   0.612   0.532  pix<0>1 (pix<0>)
     LUT3:I0->O            1   0.612   0.357  monitor/red_or00001 (red_OBUF)
     OBUF:I->O                 3.169          red_OBUF (red)
    ----------------------------------------
    Total                     10.843ns (8.609ns logic, 2.234ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              8.128ns (Levels of Logic = 3)
  Source:            RAMB4_S4_S4_inst (RAM)
  Destination:       red (PAD)
  Source Clock:      mclk rising

  Data Path: RAMB4_S4_S4_inst to red
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB4_S4_S4:CLKB->DOB0    2   2.436   0.410  RAMB4_S4_S4_inst (DOB<0>)
     LUT4:I2->O            2   0.612   0.532  pix<0>1 (pix<0>)
     LUT3:I0->O            1   0.612   0.357  monitor/red_or00001 (red_OBUF)
     OBUF:I->O                 3.169          red_OBUF (red)
    ----------------------------------------
    Total                      8.128ns (6.829ns logic, 1.299ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               7.986ns (Levels of Logic = 5)
  Source:            mclk (PAD)
  Destination:       red (PAD)

  Data Path: mclk to red
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  mclk_IBUF (mclk_IBUF1)
     LUT4:I0->O            3   0.612   0.454  tetrix_display/pixel_0_mux0000270 (tetrix_display/N2)
     LUT4:I3->O            2   0.612   0.532  pix<0>1 (pix<0>)
     LUT3:I0->O            1   0.612   0.357  monitor/red_or00001 (red_OBUF)
     OBUF:I->O                 3.169          red_OBUF (red)
    ----------------------------------------
    Total                      7.986ns (6.111ns logic, 1.875ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.06 secs
 
--> 

Total memory usage is 4606728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

