#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbdf5c033f0 .scope module, "test_cpu16_alu" "test_cpu16_alu" 2 1;
 .timescale 0 0;
v0x7fbdf5e0ab40_0 .var "A", 15 0;
v0x7fbdf5e0ac10_0 .var "B", 15 0;
v0x7fbdf5e0acc0_0 .var "ICNT", 3 0;
v0x7fbdf5e0ad90_0 .net "OUT", 15 0, L_0x7fbdf5e0ae40;  1 drivers
S_0x7fbdf5c0dd90 .scope module, "cpu16_alu1" "cpu16_alu" 2 6, 3 6 0, S_0x7fbdf5c033f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /INPUT 4 "ICNT"
    .port_info 3 /OUTPUT 16 "OUT"
L_0x7fbdf5e0ae40 .functor BUFZ 16, v0x7fbdf5e0aa50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbdf5c03550_0 .net "A", 15 0, v0x7fbdf5e0ab40_0;  1 drivers
v0x7fbdf5e0a5e0_0 .net "B", 15 0, v0x7fbdf5e0ac10_0;  1 drivers
v0x7fbdf5e0a6a0_0 .net "ICNT", 3 0, v0x7fbdf5e0acc0_0;  1 drivers
v0x7fbdf5e0a760_0 .net "OUT", 15 0, L_0x7fbdf5e0ae40;  alias, 1 drivers
v0x7fbdf5e0a810_0 .var "a", 15 0;
v0x7fbdf5e0a900_0 .var "b", 15 0;
v0x7fbdf5e0a9b0_0 .var "cin", 0 0;
v0x7fbdf5e0aa50_0 .var "r", 15 0;
E_0x7fbdf5c06390 .event edge, v0x7fbdf5e0a6a0_0, v0x7fbdf5e0a5e0_0, v0x7fbdf5c03550_0;
    .scope S_0x7fbdf5c0dd90;
T_0 ;
    %wait E_0x7fbdf5c06390;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fbdf5c03550_0;
    %store/vec4 v0x7fbdf5e0a810_0, 0, 16;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x7fbdf5e0a5e0_0;
    %inv;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x7fbdf5e0a5e0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x7fbdf5e0a900_0, 0, 16;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v0x7fbdf5e0a9b0_0, 0, 1;
    %load/vec4 v0x7fbdf5e0a810_0;
    %load/vec4 v0x7fbdf5e0a900_0;
    %add;
    %load/vec4 v0x7fbdf5e0a9b0_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fbdf5e0aa50_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fbdf5c03550_0;
    %load/vec4 v0x7fbdf5e0a5e0_0;
    %and;
    %store/vec4 v0x7fbdf5e0aa50_0, 0, 16;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fbdf5e0a6a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fbdf5c03550_0;
    %load/vec4 v0x7fbdf5e0a5e0_0;
    %or;
    %store/vec4 v0x7fbdf5e0aa50_0, 0, 16;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fbdf5e0aa50_0, 0, 16;
T_0.9 ;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbdf5c033f0;
T_1 ;
    %vpi_call 2 9 "$dumpfile", "test_cpu16_alu.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbdf5c033f0 {0 0 0};
    %vpi_call 2 11 "$monitor", "%t: A = %b, B = %b, ICNT = %h, OUT = %b", $time, v0x7fbdf5e0ab40_0, v0x7fbdf5e0ac10_0, v0x7fbdf5e0acc0_0, v0x7fbdf5e0ad90_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fbdf5e0acc0_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x7fbdf5e0ab40_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x7fbdf5e0ac10_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fbdf5e0acc0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x7fbdf5e0ab40_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x7fbdf5e0ac10_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fbdf5e0acc0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v0x7fbdf5e0ab40_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x7fbdf5e0ac10_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fbdf5e0acc0_0, 0;
    %pushi/vec4 12, 0, 16;
    %assign/vec4 v0x7fbdf5e0ab40_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x7fbdf5e0ac10_0, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_cpu16_alu.v";
    "cpu16_alu.v";
