# YAML spec version
yaml_version: 6

project:
  # Human-friendly project name
  name: "ASIC Onboarding Project - Eric Su"
  # Top-level Verilog module name (must match project.v)
  top_module: "tt_um_uwasic_onboarding_eric_su"
  # List of your RTL source files, relative to src/
  source_files:
    - spi_peripheral.v
    - pwm_peripheral.v
    - project.v

# Who you are
author: "Eric Su"
# Short description of the design
description: "SPI-controlled PWM peripheral for Tiny Tapeout."

# (Optional) Pinout documentation for board-level mapping
pinout:
  # SPI interface on ui[]
  ui[0]:  "SCLK"    # SPI clock (Mode 0)
  ui[1]:  "COPI"    # Master âž” Peripheral data
  ui[2]:  "nCS"     # Chip-select, active low
  ui[3]:            # unused
  ui[4]:            # unused
  ui[5]:            # unused
  ui[6]:            # unused
  ui[7]:            # unused

  # Static/PWM outputs on uo[]
  uo[0]:  "OUT_0"
  uo[1]:  "OUT_1"
  uo[2]:  "OUT_2"
  uo[3]:  "OUT_3"
  uo[4]:  "OUT_4"
  uo[5]:  "OUT_5"
  uo[6]:  "OUT_6"
  uo[7]:  "OUT_7"

  # Static/PWM outputs on uio[]
  uio[0]: "OUT_8"
  uio[1]: "OUT_9"
  uio[2]: "OUT_A"
  uio[3]: "OUT_B"
  uio[4]: "OUT_C"
  uio[5]: "OUT_D"
  uio[6]: "OUT_E"
  uio[7]: "OUT_F"
