    
module q_2_p103(Q,S,clk);
input S,clk;
output reg [3:0]Q;//considering n=4 bit
initial
Q=0;
always@(posedge clk)
begin
if(S==0)
Q<=Q+1;
else
Q<=Q-1;
end
endmodule
