// Seed: 3729237066
module module_0 (
    output wor id_0,
    output wire id_1,
    input tri1 id_2,
    input wor id_3,
    output supply0 id_4,
    output wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    output tri1 id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    output tri1 id_15
    , id_21,
    output uwire id_16,
    input wire id_17,
    output tri1 id_18,
    input wand id_19
);
  wire id_22;
  tri  id_23 = 1;
  wire id_24, id_25, id_26, id_27, id_28;
  module_0(
      id_3, id_3, id_4, id_1, id_11, id_18
  );
  initial id_9 = id_13;
endmodule
