<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<!--
AUTOGENERATED FILE: DO NOT EDIT
-->

<html>
<head>
    <title>Address Map: ntr</title>

    <style>
    h1, h2, h3, p {
        font-family: Arial, Helvetica, sans-serif
    }
    p      {
        margin-top: 0;
        margin-bottom: 0
    }
    body   {background-color: #FFFFFF}
    table  {width:100%; max-width: 2000px; background-color: #E8E8E8}
    table, th, td {
        border: 1px solid black;
        border-collapse: collapse;
        padding: 4px;
        font-family: Arial, Helvetica, sans-serif
    }

    table.map       {width:70%}

    td.header       {background-color: #81BCE5; color: black; font-weight: bold; }
    td.reg_header   {background-color: #81BCE5; color: black; font-weight: bold; width: 22%;}
    td.addr_header  {background-color: #81BCE5; color: black; font-weight: bold; text-align: center}
    td.field_header {background-color: #81BCE5; color: black; font-weight: bold; width: 15%;}

    td.bit_header   {background-color: #81BCE5; color: black; font-weight: bold; width: 8%; text-align: center}
    td.bit_c1header {background-color: #81BCE5; color: black; font-weight: bold; width: 4%; text-align: center}
    td.bit_data     {text-align: center}
    td.bit_rdata    {text-align: center; background-color: #C0C0C0}


    </style>
</head>
<body>
    <h1>Address Map: cr_4b</h1><p>Offset Range: 0x00000000 - 0x000021A8<br>Size: 8617 bytes<br></p>
    <h2>Register List:</h2>
    <table class="map">
        <tr><td class="reg_header">Register</td><td class="header">Description</td><td class="addr_header">Offset</td></tr>
            <tr><td class="data"><a href="#Trtecontrol.8192">Trtecontrol</a></td><td></td><td class="bit_data">0x2000</td></tr>
            <tr><td class="data"><a href="#Trteimpl.8196">Trteimpl</a></td><td></td><td class="bit_data">0x2004</td></tr>
            <tr><td class="data"><a href="#Trteinstfeatures.8200">Trteinstfeatures</a></td><td></td><td class="bit_data">0x2008</td></tr>
            <tr><td class="data"><a href="#Trteinstfilters.8204">Trteinstfilters</a></td><td></td><td class="bit_data">0x200C</td></tr>
            <tr><td class="data"><a href="#Trtefilter0Control.8208">Trtefilter0Control</a></td><td></td><td class="bit_data">0x2010</td></tr>
            <tr><td class="data"><a href="#Trtefilter0Matchinst.8212">Trtefilter0Matchinst</a></td><td></td><td class="bit_data">0x2014</td></tr>
            <tr><td class="data"><a href="#CDbgNtraceFrameCfg.8616">CDbgNtraceFrameCfg</a></td><td></td><td class="bit_data">0x21A8</td></tr>
        </table>
<h2>Register Details:</h2><h3><a name="Trtecontrol.8192">Trtecontrol</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trtecontrol</td><td class="data" colspan="2">cr_4b.Trtecontrol</td><td class="data" colspan="4"></td><td class="bit_data">0x2000</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=5>Rsvd</td><td class="bit_data" colspan=3>Trteformat</td><tr><td class="bit_c1header">23:16</td><td class="bit_data" colspan=4>Trtesyncmax</td><td class="bit_rdata" colspan=2>Rsvd</td><td class="bit_data" colspan=2>Trtesyncmode</td><tr><td class="bit_c1header">15:8</td><td class="bit_data" colspan=1>Trteinhibitsrc</td><td class="bit_rdata" colspan=1>Rsvd</td><td class="bit_data" colspan=1>Trteinststallena</td><td class="bit_data" colspan=1>Trteinststalloroverflow</td><td class="bit_data" colspan=1>Trteinsttriggerenable</td><td class="bit_rdata" colspan=1>Rsvd</td><td class="bit_data" colspan=1>Trtecontext</td><td class="bit_rdata" colspan=1>Rsvd</td><tr><td class="bit_c1header">7:0</td><td class="bit_rdata" colspan=1>Rsvd</td><td class="bit_data" colspan=3>Trteinstmode</td><td class="bit_data" colspan=1>Trteempty</td><td class="bit_data" colspan=1>Trteinsttracing</td><td class="bit_data" colspan=1>Trteenable</td><td class="bit_data" colspan=1>Trteactive</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trteactive                    </td><td class="data">         [0:0]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteenable                    </td><td class="data">         [1:1]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinsttracing               </td><td class="data">         [2:2]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteempty                     </td><td class="data">         [3:3]      </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x1       </td></tr>
<tr><td class="data">Trteinstmode                  </td><td class="data">         [6:4]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x6       </td></tr>
<tr><td class="data">Trtecontext                   </td><td class="data">         [9:9]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinsttriggerenable         </td><td class="data">         [11:11]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinststalloroverflow       </td><td class="data">         [12:12]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinststallena              </td><td class="data">         [13:13]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinhibitsrc                </td><td class="data">         [15:15]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtesyncmode                  </td><td class="data">         [17:16]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtesyncmax                   </td><td class="data">         [23:20]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteformat                    </td><td class="data">         [26:24]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x1       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="Trteimpl.8196">Trteimpl</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trteimpl</td><td class="data" colspan="2">cr_4b.Trteimpl</td><td class="data" colspan="4"></td><td class="bit_data">0x2004</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=2>Rsvd</td><td class="bit_data" colspan=1>Trtetracepatchenable</td><td class="bit_data" colspan=1>Trteclatriggerenable</td><td class="bit_data" colspan=4>Trtevendorframelength</td><tr><td class="bit_c1header">23:16</td><td class="bit_data" colspan=4>Trteprotocolminor</td><td class="bit_data" colspan=4>Trteprotocolmajor</td><tr><td class="bit_c1header">15:8</td><td class="bit_rdata" colspan=4>Rsvd</td><td class="bit_data" colspan=4>Trtecomptype</td><tr><td class="bit_c1header">7:0</td><td class="bit_data" colspan=4>Trteverminor</td><td class="bit_data" colspan=4>Trtevermajor</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trtevermajor                  </td><td class="data">         [3:0]      </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x1       </td></tr>
<tr><td class="data">Trteverminor                  </td><td class="data">         [7:4]      </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtecomptype                  </td><td class="data">         [11:8]     </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x1       </td></tr>
<tr><td class="data">Trteprotocolmajor             </td><td class="data">         [19:16]    </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x1       </td></tr>
<tr><td class="data">Trteprotocolminor             </td><td class="data">         [23:20]    </td><td class="data"> RO </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtevendorframelength         </td><td class="data">         [27:24]    </td><td class="data"> RW </td><td class="data"> <p>Specify frame length. Frame Length = trTeVendorFrameLength* 64 ; Frame Length should be a multiple of Bank Data Width.</p></td><td class="data">0x1       </td></tr>
<tr><td class="data">Trteclatriggerenable          </td><td class="data">         [28:28]    </td><td class="data"> RW </td><td class="data"> <p>Enable bit for consuming CLA external trace action triggers for N-trace start/stop controls</p></td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtetracepatchenable          </td><td class="data">         [29:29]    </td><td class="data"> RW </td><td class="data"> <p>Enable bit for Tracing while in Patch mode</p></td><td class="data">0x0       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="Trteinstfeatures.8200">Trteinstfeatures</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trteinstfeatures</td><td class="data" colspan="2">cr_4b.Trteinstfeatures</td><td class="data" colspan="4"></td><td class="bit_data">0x2008</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_data" colspan=4>Trtesrcbits</td><td class="bit_data" colspan=4>Trtesrcid</td><tr><td class="bit_c1header">23:16</td><td class="bit_data" colspan=8>Trtesrcid</td><tr><td class="bit_c1header">15:8</td><td class="bit_rdata" colspan=7>Rsvd</td><td class="bit_data" colspan=1>Trteinstenrepeatedhistory</td><tr><td class="bit_c1header">7:0</td><td class="bit_rdata" colspan=6>Rsvd</td><td class="bit_data" colspan=1>Trteinstnotrapaddr</td><td class="bit_data" colspan=1>Trteinstnoaddrdiff</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trteinstnoaddrdiff            </td><td class="data">         [0:0]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinstnotrapaddr            </td><td class="data">         [1:1]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trteinstenrepeatedhistory     </td><td class="data">         [8:8]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtesrcid                     </td><td class="data">         [27:16]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtesrcbits                   </td><td class="data">         [31:28]    </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x4       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="Trteinstfilters.8204">Trteinstfilters</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trteinstfilters</td><td class="data" colspan="2">cr_4b.Trteinstfilters</td><td class="data" colspan="4"></td><td class="bit_data">0x200C</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">23:16</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">15:8</td><td class="bit_data" colspan=8>Trteinstfilters</td><tr><td class="bit_c1header">7:0</td><td class="bit_data" colspan=8>Trteinstfilters</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trteinstfilters               </td><td class="data">         [15:0]     </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="Trtefilter0Control.8208">Trtefilter0Control</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trtefilter0Control</td><td class="data" colspan="2">cr_4b.Trtefilter0Control</td><td class="data" colspan="4"></td><td class="bit_data">0x2010</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">23:16</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">15:8</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">7:0</td><td class="bit_rdata" colspan=6>Rsvd</td><td class="bit_data" colspan=1>Trtefiltermatchprivilege</td><td class="bit_data" colspan=1>Trtefilterenable</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trtefilterenable              </td><td class="data">         [0:0]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
<tr><td class="data">Trtefiltermatchprivilege      </td><td class="data">         [1:1]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="Trtefilter0Matchinst.8212">Trtefilter0Matchinst</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>Trtefilter0Matchinst</td><td class="data" colspan="2">cr_4b.Trtefilter0Matchinst</td><td class="data" colspan="4"></td><td class="bit_data">0x2014</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">23:16</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">15:8</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">7:0</td><td class="bit_data" colspan=8>Trtefiltermatchchoiceprivilege</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">Trtefiltermatchchoiceprivilege</td><td class="data">         [7:0]      </td><td class="data"> RW </td><td class="data"> </td><td class="data">0x0       </td></tr>
</table>
<br/>
<br/>
<br/>
<h3><a name="CDbgNtraceFrameCfg.8616">CDbgNtraceFrameCfg</a>:</h3><table>
<tr><td class="reg_header" colspan="2">Register</td><td class="header" colspan="2">Full Path</td><td class="header" colspan="4">Description</td><td class="addr_header">Address</td></tr>
<tr><td class="data" colspan='2'>CDbgNtraceFrameCfg</td><td class="data" colspan="2">cr_4b.CDbgNtraceFrameCfg</td><td class="data" colspan="4"></td><td class="bit_data">0x21A8</td></tr>
<tr><td class="bit_c1header">Bits</td><td class="bit_header">7</td class="bit_header"><td class="bit_header">6</td><td class="bit_header">5</td><td class="bit_header">4</td><td class="bit_header">3</td><td class="bit_header">2</td><td class="bit_header">1</td><td class="bit_header">0</td></tr><tr><td class="bit_c1header">31:24</td><td class="bit_rdata" colspan=8>Rsvd</td><tr><td class="bit_c1header">23:16</td><td class="bit_rdata" colspan=2>Rsvd</td><td class="bit_data" colspan=1>FrameClosureMode</td><td class="bit_data" colspan=1>FrameModeEnable</td><td class="bit_rdata" colspan=4>Rsvd</td><tr><td class="bit_c1header">15:8</td><td class="bit_data" colspan=4>FrameLenghtInBytes</td><td class="bit_data" colspan=4>TraceFrameFillByte</td><tr><td class="bit_c1header">7:0</td><td class="bit_data" colspan=4>TraceFrameFillByte</td><td class="bit_data" colspan=4>TraceSourceId</td></tr></table>
<br>
<table>
<tr><td class="field_header">Field</td><td class="header">Range</td><td class="header">Type</td><td class="header">Description</td><td class="header">Reset</td></tr>
<tr><td class="data">TraceSourceId                 </td><td class="data">         [3:0]      </td><td class="data"> RW </td><td class="data"> <p>Trace Source ID (FIXME: Base Address, Tool Issue)</p></td><td class="data">0x0       </td></tr>
<tr><td class="data">TraceFrameFillByte            </td><td class="data">         [11:4]     </td><td class="data"> RW </td><td class="data"> <p>Use "Filler Packet" to align a stream of trace packets within a frame boundary.</p></td><td class="data">0xFF      </td></tr>
<tr><td class="data">FrameLenghtInBytes            </td><td class="data">         [15:12]    </td><td class="data"> RW </td><td class="data"> <p>Use trDstTe[trDstVendorFrameLength] for Frame Length programming. Register field ZBB-ed.</p></td><td class="data">0x2       </td></tr>
<tr><td class="data">FrameModeEnable               </td><td class="data">         [20:20]    </td><td class="data"> RW </td><td class="data"> <p>Enable Frame Mode (Frame Mode: Always pack "frame length" number of bytes for trace transmission). If flush to memory is stalled (due to silicon bug), we can have incomplete packets in memory. Frame Mode will help SW decoder to avoid reading incomplete trasnmitted packets. In Frame Mode, SW will get a memory pointer that is aligned to Frame Length. HW will ensure  there are no incomplete packets incluced in the region pointed by memory pointer.</p></td><td class="data">0x1       </td></tr>
<tr><td class="data">FrameClosureMode              </td><td class="data">         [21:21]    </td><td class="data"> RW </td><td class="data"> <p>Closure Mode: 1: Close frame with a packet no larger than max packet size  before any overflow (due to packets crossing frame boundary). 0: Close frame when packets cross boundary. Push back packet crossing frame boundary to packet generator.</p></td><td class="data">0x0       </td></tr>
</table>
<br/>
<br/>
<br/>
<br>
<br>
</body>
