# OpenFile design.sv
vlog design.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:01 on May 22,2025
# vlog -reportprogress 300 design.sv 
# -- Compiling module and_gate
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:36:01 on May 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/munees-sanid/github/system_verilog/code_challenge/day02/random_program/design.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:37 on May 22,2025
# vlog -reportprogress 300 -work work /home/munees-sanid/github/system_verilog/code_challenge/day02/random_program/design.sv 
# -- Compiling module and_gate
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:36:37 on May 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 20:37:00 on May 22,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.and_gate
run -all
# a=0 b=0 y=0
# a=1 b=0 y=0
# a=1 b=1 y=1
# ** Note: $finish    : /home/munees-sanid/github/system_verilog/code_challenge/day02/random_program/design.sv(17)
#    Time: 30 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at /home/munees-sanid/github/system_verilog/code_challenge/day02/random_program/design.sv line 17
add wave -position insertpoint  \
sim:/tb/a \
sim:/tb/b \
sim:/tb/y
add wave *
run -all
# End time: 20:38:37 on May 22,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
