
---------- Begin Simulation Statistics ----------
final_tick                               159845174000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656060                       # Number of bytes of host memory used
host_op_rate                                   128088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   790.98                       # Real time elapsed on the host
host_tick_rate                              202084377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159845                       # Number of seconds simulated
sim_ticks                                159845174000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.598452                       # CPI: cycles per instruction
system.cpu.discardedOps                        415305                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28834877                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625605                       # IPC: instructions per cycle
system.cpu.numCycles                        159845174                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       131010297                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       750841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1503191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            682                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5466195                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425941                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784573                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847570                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120963                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57620159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57620159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57620518                       # number of overall hits
system.cpu.dcache.overall_hits::total        57620518                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       772214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         772214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       863429                       # number of overall misses
system.cpu.dcache.overall_misses::total        863429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37868345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37868345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37868345000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37868345000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014764                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49038.666743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49038.666743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43858.087926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43858.087926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       654318                       # number of writebacks
system.cpu.dcache.writebacks::total            654318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        66413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        66413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66413                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       751439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       751439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30597921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30597921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35150077000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35150077000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012849                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43352.051074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43352.051074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46777.019825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46777.019825                       # average overall mshr miss latency
system.cpu.dcache.replacements                 750416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45178703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45178703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       406271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        406271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12670306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12670306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31186.833419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31186.833419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11483544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11483544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28816.272656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28816.272656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12441456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12441456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       365943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       365943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25198039000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25198039000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68857.824853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68857.824853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19114377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19114377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62202.650899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62202.650899                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4552156000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4552156000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99744.861738                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99744.861738                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.309009                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58372033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            751440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.680231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.309009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117719486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117719486                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37054166                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48249872                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325553                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14470665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14470665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14470665                       # number of overall hits
system.cpu.icache.overall_hits::total        14470665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87719000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87719000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87719000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87719000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14471578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14471578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14471578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14471578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96077.765608                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96077.765608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96077.765608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96077.765608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          422                       # number of writebacks
system.cpu.icache.writebacks::total               422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     85893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     85893000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85893000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94077.765608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94077.765608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94077.765608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94077.765608                       # average overall mshr miss latency
system.cpu.icache.replacements                    422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14470665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14470665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87719000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87719000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14471578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14471578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96077.765608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96077.765608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     85893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85893000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94077.765608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94077.765608                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.980169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14471578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15850.578313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.980169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28944069                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28944069                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159845174000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               543302                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543387                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data              543302                       # number of overall hits
system.l2.overall_hits::total                  543387                       # number of overall hits
system.l2.demand_misses::.cpu.inst                828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             208138                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               828                       # number of overall misses
system.l2.overall_misses::.cpu.data            208138                       # number of overall misses
system.l2.overall_misses::total                208966                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21402899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21484167000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21402899000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21484167000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           751440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               752353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          751440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              752353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.276986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.276986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98149.758454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102830.328916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102811.782778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98149.758454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102830.328916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102811.782778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117536                       # number of writebacks
system.l2.writebacks::total                    117536                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        208129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       208129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17239541000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17303924000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17239541000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17303924000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.276974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.276974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277737                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77851.269649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82831.037482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82811.328701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77851.269649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82831.037482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82811.328701                       # average overall mshr miss latency
system.l2.replacements                         176438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       654318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           654318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       654318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       654318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              402                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          402                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          402                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            166679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14687686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14687686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        307292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.457588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.457588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104454.680577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104454.680577                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11875426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11875426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.457588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.457588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84454.680577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84454.680577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98149.758454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98149.758454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77851.269649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77851.269649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        376623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            376623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6715213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6715213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       444148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        444148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.152033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99447.804517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99447.804517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5364115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5364115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.152012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79449.537887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79449.537887                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32163.238862                       # Cycle average of tags in use
system.l2.tags.total_refs                     1502887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    209206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.183766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.657553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.516962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31975.064348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28899                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12232382                       # Number of tag accesses
system.l2.tags.data_accesses                 12232382                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    117536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    208086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005143960500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6982                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6982                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              567805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117536                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.918791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.719183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.340607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6823     97.72%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.44%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.80%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.829562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.797835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4193     60.05%     60.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      0.79%     60.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2516     36.04%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.41%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.70%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6982                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13373184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7522304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     83.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159841734000                       # Total gap between requests
system.mem_ctrls.avgGap                     489573.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13317504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7520256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 331120.412806457316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 83315020.821335524321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47047125.739310711622                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          827                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       208129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       117536                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21945500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6550381250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3751812208750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26536.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31472.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31920536.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13320256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13373184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7522304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7522304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       208129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         208956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       117536                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        117536                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       331120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     83332237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         83663358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       331120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       331120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47059938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47059938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47059938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       331120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     83332237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130723296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               208913                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              117504                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7365                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2655208000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1044565000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6572326750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12709.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31459.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              135442                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70990                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       119985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   174.110831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.459983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.818239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        84213     70.19%     70.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13705     11.42%     81.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2547      2.12%     83.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3835      3.20%     86.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8554      7.13%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          844      0.70%     94.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          565      0.47%     95.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          352      0.29%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5370      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       119985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13370432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7520256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               83.646141                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.047126                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       432862500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       230071875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      754562340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     310485600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12617944560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32455915710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34049249760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80851092345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.808779                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  88175361500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5337540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66332272500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       423830400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       225271200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      737076480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     302885280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12617944560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31118937960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35175125760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80601071640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.244636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91118954750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5337540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63388679250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117536                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       593668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 593668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20895488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20895488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208956                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           854856000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1117106750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            445061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307292                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       444148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2253296                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2255544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89968512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               90053952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          176438                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7522304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           928791                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032449                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 927812     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    979      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             928791                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159845174000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2812671000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2739999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2254328991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
