
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2572
WARNING: [Synth 8-2611] redeclaration of ansi port clk_d is not allowed [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/clk_div.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/top_level.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div2' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/clk_div.v:23]
	Parameter div_value bound to: 499999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div2' (1#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (2#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'pixel_generation' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/pixel_generation.v:3]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/lsfr.v:3]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (3#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (5#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/lsfr.v:3]
INFO: [Synth 8-6157] synthesizing module 'binary_2_bcd' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/binary_2_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary_2_bcd' (6#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/binary_2_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'score_count' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:88]
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:189]
INFO: [Synth 8-6155] done synthesizing module 'score_count' (7#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:88]
INFO: [Synth 8-6157] synthesizing module 'bcd_2_hex' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/bcd_2_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_2_hex' (8#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/bcd_2_hex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ascii_test_1' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_test_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (9#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_test_1' (10#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_test_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pixel_generation' (11#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/pixel_generation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/top_level.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1024.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vela/paper/fpga_paper/fpga_paper.srcs/constrs_1/new/main_const.xdc]
Finished Parsing XDC File [D:/vela/paper/fpga_paper/fpga_paper.srcs/constrs_1/new/main_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vela/paper/fpga_paper/fpga_paper.srcs/constrs_1/new/main_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1041.594 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/score_count.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/vela/paper/fpga_paper/fpga_paper.srcs/sources_1/new/ascii_rom.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 8     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 11    
	 929 Input    8 Bit        Muxes := 8     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 85    
	  11 Input    1 Bit        Muxes := 10    
	  14 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+-----------------------+---------------+----------------+
|Module Name  | RTL Object            | Depth x Width | Implemented As | 
+-------------+-----------------------+---------------+----------------+
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x8        | Block RAM      | 
|ascii_test_1 | rom1/addr_reg_reg_rep | 1024x1        | Block RAM      | 
+-------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1041.594 ; gain = 16.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pg/test4/rom1/addr_reg_reg_rep' (RAMB18E1) to 'pg/test5/rom1/addr_reg_reg_rep'
INFO: [Synth 8-223] decloning instance 'pg/test4/rom1/addr_reg_reg_rep__0' (RAMB18E1_1) to 'pg/test5/rom1/addr_reg_reg_rep__0'
INFO: [Synth 8-7052] The timing for the instance pg/test1/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test1/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test1/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test1/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test3/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test3/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test3/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test3/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test8/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test8/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test8/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test8/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test7/rom1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pg/test7/rom1/addr_reg_reg_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1089.180 ; gain = 64.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.984 ; gain = 69.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.984 ; gain = 69.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.984 ; gain = 69.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.984 ; gain = 69.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.996 ; gain = 69.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.996 ; gain = 69.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    90|
|3     |LUT1     |    57|
|4     |LUT2     |   218|
|5     |LUT3     |    54|
|6     |LUT4     |    70|
|7     |LUT5     |   151|
|8     |LUT6     |   337|
|9     |MUXF7    |    36|
|10    |MUXF8    |     3|
|11    |RAMB18E1 |     8|
|13    |FDCE     |    75|
|14    |FDRE     |   155|
|15    |LD       |    63|
|16    |IBUF     |    10|
|17    |OBUF     |    25|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.996 ; gain = 69.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 1093.996 ; gain = 52.402
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1093.996 ; gain = 69.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1106.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  LD => LDCE: 63 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1106.012 ; gain = 81.363
INFO: [Common 17-1381] The checkpoint 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 17:35:46 2023...
