Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-1_Full64; Runtime version R-2020.12-SP2-1_Full64;  Apr 17 11:36 2022

 VCS Coverage Metrics Release R-2020.12-SP2-1_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
VCD+ Writer R-2020.12-SP2-1_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@                    36  Deasserting System reset......
@@
@@
T=36 [Driver] starting ...
T=36 [Monitor] starting ...
T=45 LSQ Contents
T=45 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=45 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=45 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=45 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|
T=55 LSQ Contents
T=55 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=55 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=55 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=55 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=65 LSQ Contents
T=65 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=65 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=65 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=65 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=75 LSQ Contents
T=75 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=75 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=75 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=75 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=85 LSQ Contents
T=85 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=85 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=85 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=85 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=95 LSQ Contents
T=95 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=95 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=95 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=95 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=105 LSQ Contents
T=105 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=105 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=105 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=105 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=115 LSQ Contents
T=115 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=115 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=115 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=115 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=125 LSQ Contents
T=125 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=125 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=125 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=125 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=135 LSQ Contents
T=135 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=135 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=135 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=135 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=145 LSQ Contents
T=145 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=145 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=145 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=145 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=155 LSQ Contents
T=155 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=155 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=155 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=155 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=165 LSQ Contents
T=165 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=165 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=165 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=165 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=175 LSQ Contents
T=175 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=175 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=175 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=175 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=185 LSQ Contents
T=185 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=185 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=185 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=185 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=195 LSQ Contents
T=195 LSQ[0] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=195 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=195 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=195 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=205 LSQ Contents
T=205 LSQ[0] Contents
head=0, tail=1
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=205 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=205 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=205 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=215 LSQ Contents
T=215 LSQ[0] Contents
head=0, tail=1
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=215 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=215 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=215 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=225 LSQ Contents
T=225 LSQ[0] Contents
head=0, tail=2
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=225 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=225 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=225 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=235 LSQ Contents
T=235 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=235 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=235 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=235 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=245 LSQ Contents
T=245 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=245 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=245 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=245 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=255 LSQ Contents
T=255 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=255 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=255 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=255 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=265 LSQ Contents
T=265 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=265 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=265 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=265 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=275 LSQ Contents
T=275 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ADDR      	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=275 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=275 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=275 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=285 LSQ Contents
T=285 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_ROB_RETIRE	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000800	|1	|0000301a	|1	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=285 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=285 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=285 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=295 LSQ Contents
T=295 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_WR_MEM    	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000800	|1	|0000301a	|1	|0	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=295 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=295 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=295 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=305 LSQ Contents
T=305 LSQ[0] Contents
head=0, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_RETIRE    	|BUS_STORE	|0000001c	|0	|7	|WORD  	|00000800	|1	|0000301a	|1	|1	|0
1	|ST_ADDR      	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=305 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=305 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_RD_MEM     	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=305 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=315 LSQ Contents
T=315 LSQ[0] Contents
head=1, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_ROB_RETIRE	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000804	|1	|00003170	|1	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=315 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=315 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_RD_MEM     	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=315 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=325 LSQ Contents
T=325 LSQ[0] Contents
head=1, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_WR_MEM    	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000804	|1	|00003170	|1	|0	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=325 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=325 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|8
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=325 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=335 LSQ Contents
T=335 LSQ[0] Contents
head=1, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_RETIRE    	|BUS_STORE	|0000002c	|0	|11	|WORD  	|00000804	|1	|00003170	|1	|1	|0
2	|ST_ADDR      	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=335 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=335 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=335 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=345 LSQ Contents
T=345 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_RD_MEM    	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=345 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=345 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=345 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=355 LSQ Contents
T=355 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=355 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=355 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_RD_MEM     	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=355 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=365 LSQ Contents
T=365 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=365 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=365 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_RD_MEM     	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=365 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=375 LSQ Contents
T=375 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=375 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=375 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=375 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=385 LSQ Contents
T=385 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=385 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=385 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_WAIT_MEM   	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=385 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=395 LSQ Contents
T=395 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=395 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=395 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_UPDATE     	|BUS_STORE	|00000800	|000000000000301a	|WORD  		|00000000	|0000000000000000	|0		|0		|1	|8
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=395 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=405 LSQ Contents
T=405 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=405 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=405 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_WAIT_DEPEND	|BUS_STORE	|00000804	|0000000000003170	|WORD  		|00000000	|0000000000000000	|0		|1		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=405 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000000301a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=415 LSQ Contents
T=415 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=415 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=415 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_UPDATE     	|BUS_STORE	|00000804	|000000000003170a	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=415 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000000301a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=425 LSQ Contents
T=425 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=425 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=425 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=425 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=435 LSQ Contents
T=435 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=435 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=435 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_WAIT_MEM   	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=435 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=445 LSQ Contents
T=445 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=445 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=445 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_UPDATE     	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=445 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=455 LSQ Contents
T=455 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_WAIT_MEM  	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|0	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=455 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=455 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_OUTPUT     	|BUS_LOAD 	|000007f4	|0000000000000000	|WORD  		|00000000	|0000000000000000	|0		|0		|0	|2
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=455 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=465 LSQ Contents
T=465 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_LOAD_CP   	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|1	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=465 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=465 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=465 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=475 LSQ Contents
T=475 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_ROB_RETIRE	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|1	|0	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=475 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=475 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=475 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=485 LSQ Contents
T=485 LSQ[0] Contents
head=2, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_RETIRE    	|BUS_LOAD 	|00000034	|71	|13	|WORD  	|000007f4	|1	|00000000	|1	|1	|3
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=485 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=485 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=485 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=495 LSQ Contents
T=495 LSQ[0] Contents
head=3, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=495 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=495 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=495 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=505 LSQ Contents
T=505 LSQ[0] Contents
head=3, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=505 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=505 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=505 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=515 LSQ Contents
T=515 LSQ[0] Contents
head=3, tail=3
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=515 LSQ[1] Contents
head=0, tail=0
Index	|state		|cmd		|PC		|tag	|rob	|size	|addr		|addrv	|data		|datav	|rt	|mtag	|
0	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
1	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
2	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
3	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
4	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
5	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
6	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
7	|ST_IDLE      	|BUS_NONE 	|00000000	|0	|0	|BYTE  	|00000000	|0	|00000000	|0	|0	|0
T=515 DCache MSHR Contents
index	|state		|cmd		|req_addr	|req_data		|req_size	|evict_addr	|evict_data		|evict_dirty	|link_idx	|linked	|mem_tag
0	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
1	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
2	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
3	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
4	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
5	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
6	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
7	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
8	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
9	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
10	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
11	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
12	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
13	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
14	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
15	|ST_IDLE       	|BUS_NONE 	|00000000	|0000000000000000	|BYTE  		|00000000	|0000000000000000	|0		|0		|0	|0
T=515 DCache Mem Contents
index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	|index	|valid	|dirty	|lru	|tag	|data			|	
00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|0	|000000	|0000000000000000	|	|00	|0	|0	|1	|000000	|0000000000000000	|	|00	|1	|1	|0	|000020	|000000000003170a	|	|
01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|0	|000000	|0000000000000000	|	|01	|0	|0	|1	|000000	|0000000000000000	|	|
02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|0	|000000	|0000000000000000	|	|02	|0	|0	|1	|000000	|0000000000000000	|	|
03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|0	|000000	|0000000000000000	|	|03	|0	|0	|1	|000000	|0000000000000000	|	|
04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|0	|000000	|0000000000000000	|	|04	|0	|0	|1	|000000	|0000000000000000	|	|
05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|0	|000000	|0000000000000000	|	|05	|0	|0	|1	|000000	|0000000000000000	|	|
06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|0	|000000	|0000000000000000	|	|06	|0	|0	|1	|000000	|0000000000000000	|	|06	|1	|0	|0	|00001f	|0000000000000000	|	|
07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|0	|000000	|0000000000000000	|	|07	|0	|0	|1	|000000	|0000000000000000	|	|
T=515 [Monitor] WFI instruction retired at PC=44, exit thread 0
All the threads are completed. exit program.
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000051300000013 : 5579162517523
@@@ mem[    8] = 01a58593000035b7 : 118647831601886647
@@@ mem[   16] = 0000113715600613 : 18928279488019
@@@ mem[   24] = 00b1202380010113 : 49856407721279763
@@@ mem[   32] = 00a6053300410113 : 46730562739699987
@@@ mem[   40] = 00a1202300b60533 : 45352805958288691
@@@ mem[   48] = 00012503ff010113 : 322174070096147
@@@ mem[   56] = 0000001340a60533 : 82689000755
@@@ mem[   64] = 1050007300000013 : 1175439996664938515
@@@
@@@ mem[ 2048] = 000000000003170a : 202506
@@@
@@@
@@                   515 : System halted
@@
@@@ System halted on WFI instruction
@@@
@@
@@  49 cycles / 18 instrs = 2.722222 CPI
@@
@@  480.00 ns total time to execute
@@

$finish called from file "testbench/pipeline_ss_smt_tb.sv", line 256.
$finish at simulation time                  615

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 615
CPU Time:      1.440 seconds;       Data structure size:   1.4Mb
Sun Apr 17 11:36:40 2022
