`timescale 1ns / 1ns
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    02:19:01 03/07/2025 
// Design Name: 
// Module Name:    Pipeline 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////

module Pipeline(
    input         clk,
    input         rst,
    input  [31:0] InstrIn,  // Instruction input (from testbench)
    output [31:0] Out    // Final ALU output
);

    // --- S1 Stage: Instruction Decode (IF/ID Register) ---
    wire [4:0]  S1_ReadSelect1, S1_ReadSelect2, S1_WriteSelect;
    wire        S1_WriteEnable;
    wire [31:0] S1_ImmediateValue;
    wire [2:0]  S1_ALUOp;
    wire        S1_DataSrc;
    
    S1_Register S1_Reg (
        .clk(clk),
        .rst(rst),
        .InstrIn(InstrIn),
        .S1_ReadSelect1(S1_ReadSelect1),
        .S1_ReadSelect2(S1_ReadSelect2),
        .S1_WriteSelect(S1_WriteSelect),
        .S1_WriteEnable(S1_WriteEnable)

        // To Do: implement the rest of the logic according to the figure

    );

    // --- Register File ---
    wire [31:0] RF_ReadData1, RF_ReadData2;
    nbit_register_file RF (
        .clk(clk),
        .RegWrite(S3_WriteEnable),
        .write_address(S3_WriteSelect),
        .write_data(S3_ALUOut),
        .read_sel_1(S1_ReadSelect1), 
        .read_sel_2(S1_ReadSelect2),    
        .read_data_1(RF_ReadData1),
        .read_data_2(RF_ReadData2)
    );

    // --- S2 Stage: Execute (ID/EX Register) ---
    wire [31:0] S2_RD1, S2_RD2, S2_IMM;
    wire        S2_DataSrc;
    wire [2:0]  S2_ALUOp;
    wire        S2_WriteEnable;
    wire [4:0]  S2_WriteSelect;
    
    S2_Register S2_Reg (
        .clk(clk),
        .rst(rst),
        .RD1(RF_ReadData1),
        .RD2(RF_ReadData2),

        // To Do: implement the rest of the logic according to the figure

        .S1_WriteEnable(S1_WriteEnable),
        .S1_WriteSelect(S1_WriteSelect),
        .S2_RD1(S2_RD1),
        .S2_RD2(S2_RD2),

        // To Do: implement the rest of the logic according to the figure

        .S2_WriteEnable(S2_WriteEnable),
        .S2_WriteSelect(S2_WriteSelect)
    );
    
    // To Do: Implement the remaining stages of the pipeline according to the figure

    // --- ALU Operand MUX ---
    
    // --- ALU ---

    // A dummy ALU function is implemented to always performs addition, this is connected to the S3 stage ALU out register, skipping S3 stage for demo purposes
    assign S3_ALUOut = S2_RD1 + S2_RD2;
    assign S3_WriteSelect = S2_WriteSelect;
    assign S3_WriteEnable = S2_WriteEnable;
    // you need to remove the above assign statements and implement the ALU and the rest of the pipeline stages according to the figure and the instructions

    // --- S3 Stage: Write Back (EX/WB Register) ---
    wire [31:0] S3_ALUOut;
    wire [4:0]  S3_WriteSelect;
    wire        S3_WriteEnable;
    

    // S3_Register

    // --- Final Output ---
    assign Out = S3_ALUOut;

endmodule
