<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='724' type='void llvm::MachineOperand::ChangeToFrameIndex(int Idx)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='723'>/// Replace this operand with a frame index.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='2099' u='c' c='_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi'/>
<def f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='207' ll='215' type='void llvm::MachineOperand::ChangeToFrameIndex(int Idx)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1457' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='269' u='c' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1396' u='c' c='_ZL23swapRegAndNonRegOperandRN4llvm12MachineInstrERNS_14MachineOperandES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='96' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='263' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
