\subsection{test\+\_\+data\+\_\+dd Entity Reference}
\label{classtest__data__dd}\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}


Inheritance diagram for test\+\_\+data\+\_\+dd\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d6/d1b/classtest__data__dd__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for test\+\_\+data\+\_\+dd\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d2/d7b/classtest__data__dd__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.



\subsubsection{Member Data Documentation}
\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!clk@{clk}}
\index{clk@{clk}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 18} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!data\+\_\+h@{data\+\_\+h}}
\index{data\+\_\+h@{data\+\_\+h}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a52191ae54c636242e15689fab85ee09e}


Definition at line {\bf 23} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!data\+\_\+l@{data\+\_\+l}}
\index{data\+\_\+l@{data\+\_\+l}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a63333517740bb6af15ac66854d2f14ea}


Definition at line {\bf 28} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 20} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!ieee@{ieee}}
\index{ieee@{ieee}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classtest__data__dd_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 21} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtest__data__dd_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtest__data__dd_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.

\index{test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!test\+\_\+data\+\_\+dd@{test\+\_\+data\+\_\+dd}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtest__data__dd_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf test\+\_\+data\+\_\+dd.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf test\+\_\+data\+\_\+dd.\+vhd}\end{DoxyCompactItemize}
