0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sim_1/new/twobitcounter.v,1542972974,verilog,,,,twobitcounter,,,../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v,1542971881,verilog,,,,top,,,../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v,1542971736,verilog,,/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sim_1/new/twobitcounter.v,,c_counter_binary_0;c_counter_binary_0_c_addsub_v12_0_12_fabric_legacy;c_counter_binary_0_c_addsub_v12_0_12_legacy;c_counter_binary_0_c_addsub_v12_0_12_lut6_legacy;c_counter_binary_0_c_counter_binary_v12_0_12;c_counter_binary_0_c_counter_binary_v12_0_12_legacy;c_counter_binary_0_c_counter_binary_v12_0_12_viv;c_counter_binary_0_c_reg_fd_v12_0_5_viv;glbl,,,../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1542963270,verilog,,/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/new/bcdto7seg.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/new/bcdto7seg.v,1542972093,verilog,,/home/alicemare/Documents/HDL/lab8/8_2_1_demo/8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v,,bcdto7seg,,,../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
