;redcode
;assert 1
	SPL 0, <337
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -7, @-20
	DJN -1, @-20
	SUB -12, @10
	JMP 0, 532
	SUB -12, @10
	JMN <127, -106
	SUB @-127, 700
	MOV -1, <-20
	SUB 12, @10
	SUB -12, @10
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	DJN -7, @-20
	SLT 123, 0
	DJN 12, #10
	ADD <-0, 3
	ADD <-0, 3
	DJN -12, #10
	SUB -277, <-127
	CMP -277, <-127
	ADD <-30, 9
	SUB #12, @100
	SUB #12, @100
	SUB #121, 100
	SUB #12, @100
	SUB @121, 106
	SUB @121, 106
	CMP @-127, @100
	ADD -210, 0
	JMZ -30, 9
	DJN -12, #10
	SUB #12, @100
	MOV -1, <-20
	JMN 0, #2
	SPL -1, @-20
	SUB <72, @200
	DJN 800, #102
	MOV -1, <-20
	SPL -1, @-20
	SPL -1, @-20
	SPL -1, @-20
	SPL 0, <337
	SLT 121, 8
	SPL 0, <337
	MOV -1, <-20
