* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 13 2025 23:44:18

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  2
    LUTs:                 2
    RAMs:                 0
    IOBs:                 3
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 2/7680
        Combinational Logic Cells: 0        out of   7680      0%
        Sequential Logic Cells:    2        out of   7680      0.0260417%
        Logic Tiles:               1        out of   960       0.104167%
    Registers: 
        Logic Registers:           2        out of   7680      0.0260417%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   95        2.10526%
        Output Pins:               1        out of   95        1.05263%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   24        0%
    Bank 1: 1        out of   25        4%
    Bank 0: 0        out of   24        0%
    Bank 2: 2        out of   22        9.09091%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    P7          Input      SB_LVCMOS    No       2        Simple Input   i_Clk       
    P8          Input      SB_LVCMOS    No       2        Simple Input   i_Switch_1  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    J11         Output     SB_LVCMOS    No       1        Simple Output  o_LED_1     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    6              2        IO         2       i_Clk_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 5 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       15 out of 146184      0.010261%
                          Span 4        7 out of  29696      0.0235722%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        0 out of   6720      0%

