[["Design automation - lessons of the past, challenges for the future.", ["John S. Mayo"], "http://dl.acm.org/citation.cfm?id=800630"], ["Central DA and its role: An executive view.", ["Robert J. Camoin"], "http://dl.acm.org/citation.cfm?id=800631"], ["Computer Design Language - Version Munich (CDLM) a modern multi-level language.", ["Winfried Hahn"], "http://dl.acm.org/citation.cfm?id=800632"], ["Programmimg languages for hardware description.", ["Peter Robinson", "Jeremy Dion"], "http://dl.acm.org/citation.cfm?id=800633"], ["Zeus: A hardware description language for VLSI.", ["Karl J. Lieberherr", "Svend E. Knudsen"], "http://dl.acm.org/citation.cfm?id=800634"], ["Microprocessor systems modeling with MODLAN.", ["Adam Pawlak"], "http://dl.acm.org/citation.cfm?id=800635"], ["Chip assemblers: Concepts and capabilities.", ["Randy H. Katz", "Shlomo Weiss"], "http://dl.acm.org/citation.cfm?id=800636"], ["A vertically integrated VLSI design environment.", ["Jonathan B. Rosenberg", "David G. Boyer", "John A. Dallen", "Stephen W. Daniel", "Charles J. Poirier", "John Poulton", "C. Durward Rogers", "Neil Weste"], "http://dl.acm.org/citation.cfm?id=800637"], ["IBM FSD VLSI chip design methodology.", ["K. Ahdoot", "Rita R. Alvarodiaz", "L. Crawley"], "http://dl.acm.org/citation.cfm?id=800638"], ["The IC Module Compiler, a VLSI system design aid.", ["N. J. Elias", "Arthur W. Wetzel"], "http://dl.acm.org/citation.cfm?id=800639"], ["On fault detection in CMOS logic networks.", ["Kuang-Wei Chiang", "Zvonko G. Vranesic"], "http://dl.acm.org/citation.cfm?id=800640"], ["A new integrated system for PLA testing and verification.", ["Fabio Somenzi", "Silvano Gai", "Marco Mezzalama", "Paolo Prinetto"], "http://dl.acm.org/citation.cfm?id=800641"], ["Test generation for MOS circuits using D-algorithm.", ["Sunil K. Jain", "Vishwani D. Agrawal"], "http://dl.acm.org/citation.cfm?id=800642"], ["Test generation for scan design circuits with tri-state modules and bidirectional terminals.", ["Takuji Ogihara", "Shinichi Murai", "Yuzo Takamatsu", "Kozo Kinoshita", "Hideo Fujiwara"], "http://dl.acm.org/citation.cfm?id=800643"], ["Engineering Workstations: Tools or toys?", ["Steve Sapiro"], "http://dl.acm.org/citation.cfm?id=800644"], ["Design/synthesis workshop session.", ["J. Robert Logan"], "http://dl.acm.org/citation.cfm?id=800645"], ["An interactive simulation facility for the evaluation of shared-resource architectures (Parallel ARchitecture SIMulator - PARSIM).", ["John A. Board Jr.", "Peter N. Marinos"], "http://dl.acm.org/citation.cfm?id=800646"], ["Aquarius: Logic simulation on an Engineering Workstation.", ["Andrew Sangster", "John Monahan"], "http://dl.acm.org/citation.cfm?id=800647"], ["BIMOS, an MOS oriented multi-level logic simulator.", ["Piet Stevens", "Guido Arnout"], "http://dl.acm.org/citation.cfm?id=800648"], ["An algorithm to compact a VLSI symbolic layout with mixed constraints.", ["Yuh-Zen Liao", "Chak-Kuen Wong"], "http://dl.acm.org/citation.cfm?id=800649"], ["Graph-optimization techniques for IC layout and compaction.", ["Gershon Kedem", "Hiroyuki Watanabe"], "http://dl.acm.org/citation.cfm?id=800650"], ["Improved compaction by minimized length of wires.", ["Werner L. Schiele"], "http://dl.acm.org/citation.cfm?id=800651"], ["Tutorial - Group Technology.", ["Hriday R. Prasad"], "http://dl.acm.org/citation.cfm?id=800652"], ["Computer Aided Software Engineering (CASE).", ["F. W. Day"], "http://dl.acm.org/citation.cfm?id=800653"], ["Software architecture for the implementation of a Computer-Aided Engineering system.", ["Charles L. Leath", "Steven J. Ollanik"], "http://dl.acm.org/citation.cfm?id=800654"], ["Program visualization: Graphics support for software development.", ["David Kramlich", "Gretchen P. Brown", "Richard T. Carling", "Christopher F. Herot"], "http://dl.acm.org/citation.cfm?id=800655"], ["HAL: A block level HArdware Logic simulator.", ["Tohru Sasaki", "Nobuhiko Koike", "Kenji Ohmori", "Kyoji Tomita"], "http://dl.acm.org/citation.cfm?id=800656"], ["Simulating pass transistor circuits using logic simulation machines.", ["Zeev Barzilai", "Leendert M. Huisman", "Gabriel M. Silberman", "Donald T. Tang", "Lin S. Woo"], "http://dl.acm.org/citation.cfm?id=800657"], ["Placement algorithms for custom VLSI.", ["Kenneth J. Supowit", "Eric A. Slutz"], "http://dl.acm.org/citation.cfm?id=800658"], ["A module interchange placement machine.", ["Alexander Iosupovicz", "Clarence King", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=800659"], ["Automatic placement algorithms for high packing density V L S I.", ["Tokinori Kozawa", "Hidekazu Terai", "Tatsuki Ishii", "Michiyoshi Hayase", "Chihei Miura", "Yasushi Ogawa", "Kuniaki Kishida", "Norio Yamada", "Yasuhiro Ohno"], "http://dl.acm.org/citation.cfm?id=800660"], ["A placement algorithm for array processors.", ["Dah-Juh Chyan", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=800661"], ["Incorporating the human factor in color CAD systems.", ["Francine S. Frome"], "http://dl.acm.org/citation.cfm?id=800662"], ["Diagnosis of TCM failures in the IBM 3081 Processor complex.", ["Nandakumar N. Tendolkar"], "http://dl.acm.org/citation.cfm?id=800663"], ["Quality level and fault coverage for multichip modules.", ["E. Kofi Vida-Torku", "Charles E. Radke"], "http://dl.acm.org/citation.cfm?id=800664"], ["Functional testing of digital systems.", ["Kwok-Woon Lai", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800665"], ["Critical path tracing - an alternative to fault simulation.", ["Miron Abramovici", "Premachandran R. Menon", "David T. Miller"], "http://dl.acm.org/citation.cfm?id=800666"], ["Formal verification of a real-time hardware design.", ["Zerksis D. Umrigar", "Vijay Pitchumani"], "http://dl.acm.org/citation.cfm?id=800667"], ["Formal design verification of digital systems.", ["Anthony S. Wojcik"], "http://dl.acm.org/citation.cfm?id=800668"], ["Automating mask layout and specification panel session.", ["Robert Brian Cutler"], "http://dl.acm.org/citation.cfm?id=800669"], ["An overview of the design and verification subsystem of the Engineering Design System.", ["Larry N. Dunn"], "http://dl.acm.org/citation.cfm?id=800670"], ["A logic design front-end for improved engineering productivity.", ["Frank Rubin", "Paul W. Horstmann"], "http://dl.acm.org/citation.cfm?id=800671"], ["Structured design verification: Function and timing.", ["C. J. Rimkus", "Michael R. Wayne", "D. D. Cheng", "F. J. Magistro"], "http://dl.acm.org/citation.cfm?id=800672"], ["Design through transformation.", ["J. B. Bendas"], "http://dl.acm.org/citation.cfm?id=800673"], ["Routing method for VLSI design using irregular cells.", ["Hans-Jurgen Rothermel", "Dieter A. Mlynski"], "http://dl.acm.org/citation.cfm?id=800674"], ["Reducing channel density in standard cell layout.", ["Kenneth J. Supowit"], "http://dl.acm.org/citation.cfm?id=800675"], ["Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool.", ["Robert N. Mayo", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800676"], ["Importance of device independence to the CADCAM industry.", ["James R. Warner"], "http://dl.acm.org/citation.cfm?id=800677"], ["A multiple media delay simulator for MOS LSI circuits.", ["Kaoru Okazaki", "Tomoko Moriya", "Toshihiko Yahara"], "http://dl.acm.org/citation.cfm?id=800678"], ["Design aids for the simulation of bipolar gate arrays.", ["Patrick Kozak", "Ajoy K. Bose", "A. Gupta"], "http://dl.acm.org/citation.cfm?id=800679"], ["An improved switch-level simulator for MOS circuits.", ["Vijaya Ramachandran"], "http://dl.acm.org/citation.cfm?id=800680"], ["Design For Test Calculus: An algorithm for DFT rules checking.", ["Dilip K. Bhavsar"], "http://dl.acm.org/citation.cfm?id=800681"], ["Measured performance of a programmed implementation of the subscripted D-Algorithm.", ["C. Benmehrez", "J. F. McDonald"], "http://dl.acm.org/citation.cfm?id=800682"], ["Classes of diagnostic tests.", ["Charles Paulson"], "http://dl.acm.org/citation.cfm?id=800683"], ["Petri Net based search directing heuristics for test generation.", ["E. Kofi Vida-Torku", "Beverly Messick Huey"], "http://dl.acm.org/citation.cfm?id=800684"], ["HEX: An instruction-driven approach to feature extraction.", ["Mark Hofmann", "Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=800685"], ["Hierarchical circuit extraction with detailed parasitic capacitance.", ["Gary M. Tarolli", "William J. Herman"], "http://dl.acm.org/citation.cfm?id=800686"], ["Symbolic Parasitic Extractor for Circuit Simulation (SPECS).", ["J. D. Bastian", "M. Ellement", "Priscilla J. Fowler", "C. E. Huang", "Lawrence P. McNamee"], "http://dl.acm.org/citation.cfm?id=800687"], ["A layout verification system for analog bipolar integrated circuits.", ["Erich Barke"], "http://dl.acm.org/citation.cfm?id=800688"], ["Solid model in geometric modelling system: HICAD.", ["Shinji Tokumasu", "Yoshio Kunitomo", "Yoshimi Ohta", "Shigeru Yamamoto", "Norihiro Nakajima"], "http://dl.acm.org/citation.cfm?id=800689"], ["Integration of solid modeling and data base management for CAD/CAM.", ["Yung-Chia Lee", "King-Sun Fu"], "http://dl.acm.org/citation.cfm?id=800690"], ["UNIGRAFIX.", ["Carlo H. Sequin", "Paul S. Strauss"], "http://dl.acm.org/citation.cfm?id=800691"], ["VERDI: A computer aided design system for development and city planning.", ["M. Bouyat", "H. Botta", "J. C. Vignat"], "http://dl.acm.org/citation.cfm?id=800692"], ["Workshop - technology design rules for design automation.", ["Ronald Waxman", "Melvin F. Heilweil", "Tom Reinke", "Robert J. Smith II", "Gayla J. Von Ehr"], "http://dl.acm.org/citation.cfm?id=800693"], ["Technology rules- the other side of technology dependent code.", ["Melvin F. Heilweil"], "http://dl.acm.org/citation.cfm?id=800694"], ["Technology-independent circuit layout.", ["Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=800695"], ["Technology design rules - a user's perspective.", ["Thomas R. Reinke"], "http://dl.acm.org/citation.cfm?id=800696"], ["Position paper role of technology design rules in Design Automation.", ["Gayla J. Von Ehr"], "http://dl.acm.org/citation.cfm?id=800697"], ["Statistical techniques of timing verification.", ["James H. Shelly", "David R. Tryon"], "http://dl.acm.org/citation.cfm?id=800698"], ["Path delay analysis for hierarchical building block layout system.", ["Eiji Tamura", "Kimihiro Ogawa", "Toshio Nakano"], "http://dl.acm.org/citation.cfm?id=800699"], ["Timing analysis for nMOS VLSI.", ["Norman P. Jouppi"], "http://dl.acm.org/citation.cfm?id=800700"], ["The effect of register-transfer design tradeoffs on chip area and performance.", ["John J. Granacki", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=800701"], ["VGAUA: The Variable Geometry Automated Universal Array layout System.", ["David C. Smith", "Richard Noto", "Fred Borgini", "Shanti S. Sharma", "Joseph C. Werbickas"], "http://dl.acm.org/citation.cfm?id=800702"], ["APSS: An automatic PLA synthesis system.", ["M. W. Stebnisky", "M. J. McGinnis", "Joseph C. Werbickas", "Rathin Putatunda", "A. Feller"], "http://dl.acm.org/citation.cfm?id=800703"], ["Integrated computer aided design, documentation and manufacturing system for PCB electronics.", ["Mikko Tervonen", "Hannu Lehikoinen", "Timo Mukari"], "http://dl.acm.org/citation.cfm?id=800704"], ["\"Minimizing PWB NC drilling\".", ["John D. Litke"], "http://dl.acm.org/citation.cfm?id=800705"], ["Simplification of CNC programming for PWB routing.", ["J. Drier"], "http://dl.acm.org/citation.cfm?id=800706"], ["Partitioning and placement technique for bus-structured PWB.", ["Gotaro Odawara", "Kazuhiko Iijima", "Tetsuro Kiyomatsu"], "http://dl.acm.org/citation.cfm?id=800707"], ["Linear ordering and application to placement.", ["Sungho Kang"], "http://dl.acm.org/citation.cfm?id=800708"], ["Placement of circuit modules using a graph space approach.", ["Kunio Fukunaga", "Shoichiro Yamada", "Harold S. Stone", "Tamotsu Kasai"], "http://dl.acm.org/citation.cfm?id=800709"], ["Computer-aided partitioning of behavioral hardware descriptions.", ["Michael C. McFarland"], "http://dl.acm.org/citation.cfm?id=800710"], ["The VLSI Design Automation Assistant: Prototype system.", ["Thaddeus J. Kowalski", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800711"], ["A method of automatic data path synthesis.", ["Charles Y. Hitchcock III", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800712"], ["Facet: A procedure for the automated synthesis of digital systems.", ["Chia-Jeng Tseng", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800713"], ["N.mPc: A retrospective.", ["Charles W. Rose", "Greg Ordy", "Frederic I. Parke"], "http://dl.acm.org/citation.cfm?id=800714"], ["Functional models for VLSI design.", ["Roy L. Druian"], "http://dl.acm.org/citation.cfm?id=800715"], ["Functional simulation shortens the development cycle of a new computer.", ["Raymond Cheng", "Brian Griffin", "Kun Katsumata", "John Welsh"], "http://dl.acm.org/citation.cfm?id=800716"], ["The N.2 System.", ["Greg Ordy", "Charles W. Rose"], "http://dl.acm.org/citation.cfm?id=800717"], ["Computer Aided Programming.", ["Paul Bassett"], "http://dl.acm.org/citation.cfm?id=800718"], ["PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays.", ["Giovanni De Micheli", "Alberto L. Sangiovanni-Vincentelli"], "http://dl.acm.org/citation.cfm?id=800719"], ["Bounds on the saved area ratio due to PLA folding.", ["Wentai Liu", "Daniel E. Atkins"], "http://dl.acm.org/citation.cfm?id=800720"], ["PRONTO: Quick PLA product reduction.", ["Jorge Martinez-Carballido", "V. Michael Powers"], "http://dl.acm.org/citation.cfm?id=800721"], ["Optimum reduction of programmable logic array.", ["T. C. Hu", "Yue-Sun Kuo"], "http://dl.acm.org/citation.cfm?id=800722"], ["Robots in design (Panel Discussion).", ["Ernest L. Hall"], "http://dl.acm.org/citation.cfm?id=800723"], ["Heuristics for the Circuit Realization Problem.", ["James Cohoon", "Sartaj Sahni"], "http://dl.acm.org/citation.cfm?id=800724"], ["Binary Decision Diagrams: From abstract representations to physical implementations.", ["Jose S. Metos", "John V. Oldfield"], "http://dl.acm.org/citation.cfm?id=800725"], ["Some Computer Aided Engineering System design principles.", ["Henry L. Nattrass", "Glen K. Okita"], "http://dl.acm.org/citation.cfm?id=800726"], ["General river routing algorithm.", ["Chi-Ping Hsu"], "http://dl.acm.org/citation.cfm?id=800727"], ["A new channel routing problem.", ["Hon Wai Leong", "Chang L. Liu"], "http://dl.acm.org/citation.cfm?id=800728"], ["Hierarchical channel router.", ["Michael Burstein", "Richard N. Pelavin"], "http://dl.acm.org/citation.cfm?id=800729"], ["The relational data model for CAD(Tutorial/Panel/Workshop): Close encounters of the third normal form.", ["Stanley Wong"], "http://dl.acm.org/citation.cfm?id=800730"], ["Tutorial: The relational data model for Design Automation.", ["Mark N. Haynie"], "http://dl.acm.org/citation.cfm?id=800731"], ["Edisim and Edicap: Graphical simulator interfaces.", ["Dwight D. Hill"], "http://dl.acm.org/citation.cfm?id=800732"], ["An algebra for logic strength simulation.", ["Peter Flake", "Philip Moorby", "Gerry Musgrave"], "http://dl.acm.org/citation.cfm?id=800733"], ["A data structure for MOS circuits.", ["Chi-Yuan Lo", "Hao N. Nham", "Ajoy K. Bose"], "http://dl.acm.org/citation.cfm?id=800734"], ["VHSIC hardware description (VHDL) development program.", ["Al Dewey"], "http://dl.acm.org/citation.cfm?id=800735"], ["The UK5000 - successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test.", ["J. R. Grierson", "B. Cosgrove", "Daniel Richert", "R. E. Halliwell", "Harold Kirk", "John C. Knight", "John A. McLean", "J. M. McGrail", "C. O. Newton"], "http://dl.acm.org/citation.cfm?id=800736"], ["Placement of irregular circuit elements on non-uniform gate arrays.", ["Harold Kirk", "P. D. Crowhurst", "J. A. Skingley", "J. Dan Bowman", "G. L. Taylor"], "http://dl.acm.org/citation.cfm?id=800737"], ["Automatic routing of double layer gate arrays using a moving cursor.", ["B. D. Prazic", "M. A. Bozier"], "http://dl.acm.org/citation.cfm?id=800738"], ["Optimisation of global routing for the UK5000 gate array by iteration.", ["C. O. Newton", "Patricia A. Young"], "http://dl.acm.org/citation.cfm?id=800739"], ["Automatic layout for gate arrays with one layer of metal.", ["Peter Robinson"], "http://dl.acm.org/citation.cfm?id=800740"], ["An over-cell gate array channel router.", ["Howard E. Krohn"], "http://dl.acm.org/citation.cfm?id=800741"], ["A new statistical model for gate array routing.", ["Abbas El Gamal", "Zahir A. Syed"], "http://dl.acm.org/citation.cfm?id=800742"], ["A topology for semicustom array-structured LSI devices, and their automatic customisation.", ["P. Jennings"], "http://dl.acm.org/citation.cfm?id=800743"], ["Automatic batch processing in multilayer ceramic metallization.", ["Neil DalCero"], "http://dl.acm.org/citation.cfm?id=800744"], ["CAD/CAM - the foundation for Computer Integrated Manufacturing.", ["Richard L. Simon"], "http://dl.acm.org/citation.cfm?id=800745"], ["Test strategy for microprocessers.", ["Sunil K. Jain", "Alfred K. Susskind"], "http://dl.acm.org/citation.cfm?id=800746"], ["A design verification methodology based on concurrent simulation and clock suppression.", ["Ernst G. Ulrich"], "http://dl.acm.org/citation.cfm?id=800747"], ["Total stuct-at-fault testing by circuit transformation.", ["Andrea S. LaPaugh", "Richard J. Lipton"], "http://dl.acm.org/citation.cfm?id=800748"], ["Testing for bridging faults (shorts) in CMOS circuits.", ["John M. Acken"], "http://dl.acm.org/citation.cfm?id=800749"], ["ILS - interactive logic simulator.", ["Gregory D. Jordan", "Brij B. Popli"], "http://dl.acm.org/citation.cfm?id=800750"], ["ACE: A Circuit Extractor.", ["Anoop Gupta"], "http://dl.acm.org/citation.cfm?id=800751"], ["MACH : a high-hitting pattern checker for VLSI mask data.", ["Akira Tsukizoe", "Junya Sakemi", "Tokinori Kozawa", "Hiroshi Fukuda"], "http://dl.acm.org/citation.cfm?id=800752"], ["Consistency checking for MOS/VLSI circuits.", ["Ning-Sang Chang", "Ravi Apte"], "http://dl.acm.org/citation.cfm?id=800753"], ["Space efficient algorithms for VLSI artwork analysis.", ["Thomas G. Szymanski", "Christopher J. Van Wyk"], "http://dl.acm.org/citation.cfm?id=800754"], ["Experiments with the SLIM Circuit Compactor.", ["Ralph McGarity", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800755"], ["CAF: A computer-assisted floorplanning tool.", ["Andre Leblond"], "http://dl.acm.org/citation.cfm?id=800756"], ["Laying the power and ground wires on a VLSI chip.", ["Anderew S. Moulton"], "http://dl.acm.org/citation.cfm?id=800757"], ["The Transfer of University Software for Industry Use.", ["Rossane Wyleczuk", "Lynn Meyer", "Gigi Babcock"], "http://dl.acm.org/citation.cfm?id=800758"], ["A graphical tool for conceptual design of data base applications.", ["Carlo Batini", "C. Costa"], "http://dl.acm.org/citation.cfm?id=800759"], ["UCAD: Building Design Automation with general purpose software tools on UNIX.", ["James H. Tomkinson"], "http://dl.acm.org/citation.cfm?id=800760"], ["Behavioral level transformation in the CMU-DA system.", ["Robert A. Walker", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800761"], ["HOPLA-PLA optimization and synthesis.", ["Shmuel Wimer", "N. Sharfman"], "http://dl.acm.org/citation.cfm?id=800762"], ["Internal connection problem in large optimized PLAs.", ["Samuel Chuquillanqui"], "http://dl.acm.org/citation.cfm?id=800763"], ["Microprocessor systems modeling with MODLAN.", ["Adam Pawlak"], "http://dl.acm.org/citation.cfm?id=800764"]]