\hypertarget{struct_i2_c___mem_map}{}\section{I2\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_c___mem_map}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}{A1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}{F}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}{C1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}{S}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}{D}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}{C2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}{F\+L\+T}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}{R\+A}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}{S\+M\+B}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}{A2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}{S\+L\+T\+H}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}{S\+L\+T\+L}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+A1}\label{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}
I2\+C Address Register 1, offset\+: 0x0 \hypertarget{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+A2}\label{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}
I2\+C Address Register 2, offset\+: 0x9 \hypertarget{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+C1}\label{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}
I2\+C Control Register 1, offset\+: 0x2 \hypertarget{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+C2}\label{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}
I2\+C Control Register 2, offset\+: 0x5 \hypertarget{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+D}\label{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}
I2\+C Data I/\+O register, offset\+: 0x4 \hypertarget{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{F}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+F}\label{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}
I2\+C Frequency Divider register, offset\+: 0x1 \hypertarget{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F\+L\+T@{F\+L\+T}}
\index{F\+L\+T@{F\+L\+T}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{F\+L\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+F\+L\+T}\label{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}
I2\+C Programmable Input Glitch Filter register, offset\+: 0x6 \hypertarget{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!R\+A@{R\+A}}
\index{R\+A@{R\+A}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+R\+A}\label{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}
I2\+C Range Address register, offset\+: 0x7 \hypertarget{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S}\label{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}
I2\+C Status Register, offset\+: 0x3 \hypertarget{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+T\+H@{S\+L\+T\+H}}
\index{S\+L\+T\+H@{S\+L\+T\+H}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+L\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+T\+H}\label{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}
I2\+C S\+C\+L Low Timeout Register High, offset\+: 0x\+A \hypertarget{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+T\+L@{S\+L\+T\+L}}
\index{S\+L\+T\+L@{S\+L\+T\+L}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+L\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+T\+L}\label{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}
I2\+C S\+C\+L Low Timeout Register Low, offset\+: 0x\+B \hypertarget{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+M\+B@{S\+M\+B}}
\index{S\+M\+B@{S\+M\+B}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t I2\+C\+\_\+\+Mem\+Map\+::\+S\+M\+B}\label{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}
I2\+C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
