<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="block_design_m01_regslice_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_m02_regslice_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_m03_regslice_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_m04_regslice_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_m04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_1_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_2_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_pc_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_pc_1_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_3_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_us_0_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_4_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_auto_cc_5_synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/block_design_auto_cc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="block_design_m01_regslice_0_synth_1"/>
		<Parent Id="block_design_m02_regslice_0_synth_1"/>
		<Parent Id="block_design_m03_regslice_0_synth_1"/>
		<Parent Id="block_design_m04_regslice_0_synth_1"/>
		<Parent Id="block_design_auto_cc_0_synth_1"/>
		<Parent Id="block_design_auto_cc_1_synth_1"/>
		<Parent Id="block_design_auto_cc_2_synth_1"/>
		<Parent Id="block_design_auto_pc_0_synth_1"/>
		<Parent Id="block_design_auto_pc_1_synth_1"/>
		<Parent Id="block_design_auto_cc_3_synth_1"/>
		<Parent Id="block_design_auto_us_0_synth_1"/>
		<Parent Id="block_design_auto_cc_4_synth_1"/>
		<Parent Id="block_design_auto_cc_5_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="block_design_m01_regslice_0_synth_1"/>
		<Parent Id="block_design_m02_regslice_0_synth_1"/>
		<Parent Id="block_design_m03_regslice_0_synth_1"/>
		<Parent Id="block_design_m04_regslice_0_synth_1"/>
		<Parent Id="block_design_auto_cc_0_synth_1"/>
		<Parent Id="block_design_auto_cc_1_synth_1"/>
		<Parent Id="block_design_auto_cc_2_synth_1"/>
		<Parent Id="block_design_auto_pc_0_synth_1"/>
		<Parent Id="block_design_auto_pc_1_synth_1"/>
		<Parent Id="block_design_auto_cc_3_synth_1"/>
		<Parent Id="block_design_auto_us_0_synth_1"/>
		<Parent Id="block_design_auto_cc_4_synth_1"/>
		<Parent Id="block_design_auto_cc_5_synth_1"/>
	</Run>
</Runs>

