TimeQuest Timing Analyzer report for RISC_UNI
Wed Jul 10 23:38:38 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock'
 25. Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 26. Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 27. Fast Model Hold: 'clock'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; RISC_UNI                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; clock                                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                         ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                 ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; 55.36 MHz   ; 55.36 MHz       ; clock                                                                                                         ;                         ;
; 1706.48 MHz ; 83.17 MHz       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock                                                                                                         ; -17.063 ; -16764.648    ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -4.199  ; -52.948       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -6.012 ; -66.988       ;
; clock                                                                                                         ; -0.061 ; -0.061        ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -2.375 ; -239.956      ;
; clock                                                                                                         ; -2.000 ; -1736.380     ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -17.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.745     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.918 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -1.388     ; 16.566     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.758 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -1.366     ; 16.428     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.670 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -1.390     ; 16.316     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.318     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.623 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -1.401     ; 16.258     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.549 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -1.379     ; 16.206     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.488 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -1.355     ; 16.169     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.462 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[24]                   ; clock        ; clock       ; 1.000        ; -1.354     ; 16.144     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.402 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.074     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.401 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -1.364     ; 16.073     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.359 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.024     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -1.371     ; 16.022     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.346 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.023     ;
; -16.345 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[1][30]  ; clock        ; clock       ; 1.000        ; -1.356     ; 16.025     ;
; -16.345 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -1.359     ; 16.022     ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.199 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.823      ; 6.549      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.186 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.853      ; 6.594      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.180 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.731      ; 6.548      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.177 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.854      ; 6.592      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 6.520      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 6.537      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.086 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 6.468      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.028 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.732      ; 6.424      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -4.027 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 6.421      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.986 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.852      ; 6.341      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.959 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.027      ; 6.339      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.936 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 6.243      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -3.886 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.977      ; 6.448      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.039      ; 6.533      ;
; -2.763 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.040      ; 6.467      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.012 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.152     ; 4.349      ;
; -5.909 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.049     ; 4.349      ;
; -5.860 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.202     ; 4.551      ;
; -5.757 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.099     ; 4.551      ;
; -5.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.031     ; 4.722      ;
; -5.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.152     ; 4.349      ;
; -5.480 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.907      ; 4.636      ;
; -5.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.928      ; 4.722      ;
; -5.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.049     ; 4.349      ;
; -5.377 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.804      ; 4.636      ;
; -5.360 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.202     ; 4.551      ;
; -5.257 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.099     ; 4.551      ;
; -5.171 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.014     ; 5.052      ;
; -5.171 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.906      ; 4.944      ;
; -5.068 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.911      ; 5.052      ;
; -5.068 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.803      ; 4.944      ;
; -5.042 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.908      ; 5.075      ;
; -5.018 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.031     ; 4.722      ;
; -4.980 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.907      ; 4.636      ;
; -4.966 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.029     ; 5.272      ;
; -4.963 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.028     ; 5.274      ;
; -4.939 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.805      ; 5.075      ;
; -4.915 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.928      ; 4.722      ;
; -4.877 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.804      ; 4.636      ;
; -4.869 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.875      ; 5.215      ;
; -4.863 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.926      ; 5.272      ;
; -4.860 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.925      ; 5.274      ;
; -4.812 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.027     ; 5.424      ;
; -4.766 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.772      ; 5.215      ;
; -4.709 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.924      ; 5.424      ;
; -4.671 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.014     ; 5.052      ;
; -4.671 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.906      ; 4.944      ;
; -4.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.998      ; 5.628      ;
; -4.568 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.911      ; 5.052      ;
; -4.568 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.803      ; 4.944      ;
; -4.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.884      ; 5.548      ;
; -4.542 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.908      ; 5.075      ;
; -4.476 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.895      ; 5.628      ;
; -4.466 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.029     ; 5.272      ;
; -4.463 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.028     ; 5.274      ;
; -4.442 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.781      ; 5.548      ;
; -4.439 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.805      ; 5.075      ;
; -4.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.875      ; 5.215      ;
; -4.363 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.926      ; 5.272      ;
; -4.360 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.925      ; 5.274      ;
; -4.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.027     ; 5.424      ;
; -4.266 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.772      ; 5.215      ;
; -4.209 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.924      ; 5.424      ;
; -4.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.998      ; 5.628      ;
; -4.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.884      ; 5.548      ;
; -3.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.895      ; 5.628      ;
; -3.942 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.781      ; 5.548      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.606 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.955      ; 4.349      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.454 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.005      ; 4.551      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.112 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 4.722      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 4.636      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -1.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.852      ; 4.349      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.901 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.313      ; 6.412      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 4.551      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 4.551      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 4.551      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 4.551      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 4.551      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.061 ; PC[4]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; clock                                                                                                         ; clock       ; 0.000        ; 1.401      ; 1.574      ;
; 0.530  ; PC[5]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                                                                                                         ; clock       ; 0.000        ; 1.364      ; 2.128      ;
; 0.660  ; PC[1]                                                                                                         ; PC[1]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 1.026  ; PC[7]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                                                                                                         ; clock       ; 0.000        ; 1.387      ; 2.647      ;
; 1.179  ; PC[2]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; clock       ; 0.000        ; 1.354      ; 2.767      ;
; 1.207  ; XREGS:breg|ro2[17]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                                         ; clock       ; 0.000        ; 0.031      ; 1.472      ;
; 1.242  ; XREGS:breg|ro2[22]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg14 ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 1.490      ;
; 1.266  ; XREGS:breg|ro2[29]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock                                                                                                         ; clock       ; 0.000        ; 0.007      ; 1.507      ;
; 1.267  ; XREGS:breg|ro2[24]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg16 ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 1.515      ;
; 1.317  ; XREGS:breg|ro2[0]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 1.565      ;
; 1.456  ; XREGS:breg|XREGS[11][5]                                                                                       ; XREGS:breg|ro1[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.722      ;
; 1.466  ; XREGS:breg|ro2[28]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 1.714      ;
; 1.478  ; XREGS:breg|ro2[14]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg7  ; clock                                                                                                         ; clock       ; 0.000        ; 0.030      ; 1.742      ;
; 1.479  ; XREGS:breg|ro2[12]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg5  ; clock                                                                                                         ; clock       ; 0.000        ; 0.030      ; 1.743      ;
; 1.485  ; XREGS:breg|ro2[27]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock                                                                                                         ; clock       ; 0.000        ; 0.025      ; 1.744      ;
; 1.495  ; XREGS:breg|ro2[1]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                                         ; clock       ; 0.000        ; 0.012      ; 1.741      ;
; 1.502  ; XREGS:breg|ro2[2]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                                         ; clock       ; 0.000        ; 0.012      ; 1.748      ;
; 1.537  ; PC[12]                                                                                                        ; PC[12]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.803      ;
; 1.544  ; XREGS:breg|ro2[3]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                                         ; clock       ; 0.000        ; 0.012      ; 1.790      ;
; 1.564  ; XREGS:breg|ro2[16]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg9  ; clock                                                                                                         ; clock       ; 0.000        ; -0.004     ; 1.794      ;
; 1.576  ; XREGS:breg|XREGS[15][28]                                                                                      ; XREGS:breg|ro1[28]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.842      ;
; 1.599  ; PC[8]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                                                                                                         ; clock       ; 0.000        ; 1.401      ; 3.234      ;
; 1.610  ; PC[6]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                                                                                                         ; clock       ; 0.000        ; 1.387      ; 3.231      ;
; 1.626  ; XREGS:breg|XREGS[13][11]                                                                                      ; XREGS:breg|ro1[11]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.892      ;
; 1.628  ; XREGS:breg|XREGS[15][24]                                                                                      ; XREGS:breg|ro2[24]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.894      ;
; 1.635  ; XREGS:breg|ro2[6]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock                                                                                                         ; clock       ; 0.000        ; -0.024     ; 1.845      ;
; 1.674  ; XREGS:breg|XREGS[14][19]                                                                                      ; XREGS:breg|ro2[19]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.004     ; 1.936      ;
; 1.699  ; XREGS:breg|ro2[18]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg10 ; clock                                                                                                         ; clock       ; 0.000        ; -0.013     ; 1.920      ;
; 1.762  ; XREGS:breg|ro2[11]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg4  ; clock                                                                                                         ; clock       ; 0.000        ; 0.017      ; 2.013      ;
; 1.785  ; PC[4]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; clock                                                                                                         ; clock       ; 0.000        ; 0.093      ; 2.112      ;
; 1.798  ; XREGS:breg|XREGS[15][20]                                                                                      ; XREGS:breg|ro1[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.064      ;
; 1.805  ; XREGS:breg|ro2[15]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg8  ; clock                                                                                                         ; clock       ; 0.000        ; -0.014     ; 2.025      ;
; 1.814  ; XREGS:breg|ro2[30]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock                                                                                                         ; clock       ; 0.000        ; -0.014     ; 2.034      ;
; 1.814  ; PC[7]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.080      ;
; 1.828  ; XREGS:breg|ro2[25]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg17 ; clock                                                                                                         ; clock       ; 0.000        ; 0.030      ; 2.092      ;
; 1.832  ; PC[14]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.098      ;
; 1.843  ; PC[9]                                                                                                         ; PC[9]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.109      ;
; 1.844  ; PC[22]                                                                                                        ; PC[22]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.110      ;
; 1.845  ; PC[6]                                                                                                         ; PC[6]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.111      ;
; 1.850  ; PC[5]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                                                                                                         ; clock       ; 0.000        ; 0.056      ; 2.140      ;
; 1.854  ; XREGS:breg|XREGS[15][22]                                                                                      ; XREGS:breg|ro1[22]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.120      ;
; 1.855  ; XREGS:breg|ro2[4]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                                         ; clock       ; 0.000        ; 0.017      ; 2.106      ;
; 1.875  ; XREGS:breg|ro2[8]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg2  ; clock                                                                                                         ; clock       ; 0.000        ; -0.024     ; 2.085      ;
; 1.880  ; XREGS:breg|XREGS[13][28]                                                                                      ; XREGS:breg|ro1[28]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.004      ; 2.150      ;
; 1.881  ; XREGS:breg|ro2[20]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg12 ; clock                                                                                                         ; clock       ; 0.000        ; -0.027     ; 2.088      ;
; 1.894  ; XREGS:breg|XREGS[13][20]                                                                                      ; XREGS:breg|ro2[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.160      ;
; 1.899  ; XREGS:breg|XREGS[10][0]                                                                                       ; XREGS:breg|ro1[0]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.165      ;
; 1.901  ; PC[9]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; clock                                                                                                         ; clock       ; 0.000        ; 1.387      ; 3.522      ;
; 1.905  ; PC[13]                                                                                                        ; PC[13]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.171      ;
; 1.921  ; PC[16]                                                                                                        ; PC[16]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.187      ;
; 1.924  ; PC[12]                                                                                                        ; PC[13]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.190      ;
; 1.928  ; XREGS:breg|XREGS[9][29]                                                                                       ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.022      ; 2.216      ;
; 1.986  ; PC[12]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.252      ;
; 2.001  ; PC[16]                                                                                                        ; PC[17]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.267      ;
; 2.014  ; XREGS:breg|ro2[26]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock                                                                                                         ; clock       ; 0.000        ; 0.030      ; 2.278      ;
; 2.023  ; PC[7]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                                                                                                         ; clock       ; 0.000        ; 0.079      ; 2.336      ;
; 2.035  ; XREGS:breg|ro2[9]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg3  ; clock                                                                                                         ; clock       ; 0.000        ; -0.013     ; 2.256      ;
; 2.045  ; XREGS:breg|XREGS[13][1]                                                                                       ; XREGS:breg|ro1[1]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.311      ;
; 2.053  ; XREGS:breg|XREGS[15][26]                                                                                      ; XREGS:breg|ro2[26]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.319      ;
; 2.055  ; XREGS:breg|XREGS[11][29]                                                                                      ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.022      ; 2.343      ;
; 2.070  ; XREGS:breg|XREGS[15][0]                                                                                       ; XREGS:breg|ro2[0]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.336      ;
; 2.076  ; PC[31]                                                                                                        ; PC[31]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.342      ;
; 2.076  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[27][25]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.824      ; 5.375      ;
; 2.079  ; XREGS:breg|XREGS[11][20]                                                                                      ; XREGS:breg|ro2[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.033      ; 2.378      ;
; 2.081  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|ro1[31]                                                                                            ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.813      ; 5.369      ;
; 2.098  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[29][31]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.813      ; 5.386      ;
; 2.101  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[29][22]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.828      ; 5.404      ;
; 2.105  ; XREGS:breg|ro2[7]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg1  ; clock                                                                                                         ; clock       ; 0.000        ; -0.024     ; 2.315      ;
; 2.106  ; PC[19]                                                                                                        ; PC[19]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.372      ;
; 2.112  ; PC[15]                                                                                                        ; PC[15]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.378      ;
; 2.115  ; PC[3]                                                                                                         ; PC[3]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.381      ;
; 2.153  ; XREGS:breg|XREGS[10][5]                                                                                       ; XREGS:breg|ro1[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.002      ; 2.421      ;
; 2.162  ; XREGS:breg|XREGS[11][5]                                                                                       ; XREGS:breg|ro2[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.428      ;
; 2.167  ; XREGS:breg|ro2[5]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                                         ; clock       ; 0.000        ; -0.019     ; 2.382      ;
; 2.169  ; XREGS:breg|XREGS[13][30]                                                                                      ; XREGS:breg|ro2[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.435      ;
; 2.172  ; XREGS:breg|XREGS[15][29]                                                                                      ; XREGS:breg|ro1[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.438      ;
; 2.173  ; XREGS:breg|XREGS[15][8]                                                                                       ; XREGS:breg|ro2[8]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.439      ;
; 2.175  ; XREGS:breg|XREGS[10][30]                                                                                      ; XREGS:breg|ro1[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.441      ;
; 2.176  ; XREGS:breg|XREGS[15][29]                                                                                      ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.442      ;
; 2.190  ; PC[6]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.456      ;
; 2.191  ; PC[22]                                                                                                        ; PC[23]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.457      ;
; 2.208  ; PC[24]                                                                                                        ; PC[24]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.474      ;
; 2.213  ; XREGS:breg|XREGS[15][27]                                                                                      ; XREGS:breg|ro1[27]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.479      ;
; 2.232  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|ro2[31]                                                                                            ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.813      ; 5.520      ;
; 2.239  ; PC[20]                                                                                                        ; PC[20]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.505      ;
; 2.247  ; XREGS:breg|XREGS[15][27]                                                                                      ; XREGS:breg|ro2[27]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.513      ;
; 2.282  ; PC[13]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.548      ;
; 2.287  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[13][24]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 2.789      ; 5.551      ;
; 2.289  ; XREGS:breg|XREGS[11][30]                                                                                      ; XREGS:breg|ro1[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.003     ; 2.552      ;
; 2.291  ; PC[1]                                                                                                         ; PC[6]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.557      ;
; 2.299  ; PC[12]                                                                                                        ; PC[17]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; -0.014     ; 2.551      ;
; 2.315  ; XREGS:breg|ro2[21]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg13 ; clock                                                                                                         ; clock       ; 0.000        ; 0.064      ; 2.613      ;
; 2.321  ; PC[1]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.587      ;
; 2.331  ; XREGS:breg|XREGS[11][2]                                                                                       ; XREGS:breg|ro2[2]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.597      ;
; 2.335  ; PC[12]                                                                                                        ; PC[15]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.601      ;
; 2.341  ; XREGS:breg|XREGS[15][13]                                                                                      ; XREGS:breg|ro1[13]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.004     ; 2.603      ;
; 2.345  ; PC[1]                                                                                                         ; PC[3]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.611      ;
; 2.349  ; PC[16]                                                                                                        ; PC[18]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.037      ; 2.652      ;
; 2.353  ; PC[16]                                                                                                        ; PC[22]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 2.619      ;
; 2.356  ; XREGS:breg|XREGS[3][22]                                                                                       ; XREGS:breg|ro1[22]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.003     ; 2.619      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datab      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datab      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|dataa      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|dataa      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datad      ;
; -2.375 ; -2.375       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -2.375 ; -2.375       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~0|combout          ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~0|combout          ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|combout          ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|combout          ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|datab            ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|datab            ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datad      ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datad      ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 13.009 ; 13.009 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.395 ; 12.395 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 12.239 ; 12.239 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 12.259 ; 12.259 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.398 ; 12.398 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.724 ; 11.724 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.010 ; 12.010 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 12.789 ; 12.789 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.837 ; 10.837 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.758 ; 11.758 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.804 ; 11.804 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.076 ; 11.076 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 11.105 ; 11.105 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.834 ; 12.834 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.720 ; 11.720 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.695 ; 10.695 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 10.785 ; 10.785 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 10.457 ; 10.457 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 10.697 ; 10.697 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.913 ; 11.913 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 10.585 ; 10.585 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 10.465 ; 10.465 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 10.939 ; 10.939 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.544 ; 11.544 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 12.357 ; 12.357 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.155 ; 12.155 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 13.009 ; 13.009 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.231 ; 12.231 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.975 ; 11.975 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.193 ; 11.193 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.288 ; 12.288 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 10.493 ; 10.493 ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 7.879  ; 7.879  ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.143  ; 7.143  ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.386  ; 8.386  ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.590  ; 7.590  ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.631  ; 7.631  ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.694  ; 7.694  ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.824  ; 8.824  ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.928  ; 7.928  ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 9.191  ; 9.191  ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 9.193  ; 9.193  ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.542  ; 8.542  ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 7.943  ; 7.943  ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.175  ; 8.175  ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 9.636  ; 9.636  ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 10.493 ; 10.493 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 9.250  ; 9.250  ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.123  ; 8.123  ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.642  ; 8.642  ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 7.608  ; 7.608  ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 9.044  ; 9.044  ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 7.905  ; 7.905  ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 9.707  ; 9.707  ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.404  ; 8.404  ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 9.577  ; 9.577  ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.566  ; 8.566  ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 9.251  ; 9.251  ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 9.102  ; 9.102  ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.934  ; 8.934  ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.609  ; 8.609  ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                              ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 10.457 ; 10.457 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.395 ; 12.395 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 12.239 ; 12.239 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 12.259 ; 12.259 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.398 ; 12.398 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.724 ; 11.724 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.010 ; 12.010 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 12.789 ; 12.789 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.837 ; 10.837 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.758 ; 11.758 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.804 ; 11.804 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.076 ; 11.076 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 11.105 ; 11.105 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.834 ; 12.834 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.720 ; 11.720 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.695 ; 10.695 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 10.785 ; 10.785 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 10.457 ; 10.457 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 10.697 ; 10.697 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.913 ; 11.913 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 10.585 ; 10.585 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 10.465 ; 10.465 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 10.939 ; 10.939 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.544 ; 11.544 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 12.357 ; 12.357 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.155 ; 12.155 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 13.009 ; 13.009 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.231 ; 12.231 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.975 ; 11.975 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.193 ; 11.193 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.288 ; 12.288 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 7.143  ; 7.143  ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 7.879  ; 7.879  ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.143  ; 7.143  ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.386  ; 8.386  ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.590  ; 7.590  ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.631  ; 7.631  ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.694  ; 7.694  ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.824  ; 8.824  ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.928  ; 7.928  ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 9.191  ; 9.191  ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 9.193  ; 9.193  ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.542  ; 8.542  ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 7.943  ; 7.943  ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.175  ; 8.175  ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 9.636  ; 9.636  ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 10.493 ; 10.493 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 9.250  ; 9.250  ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.123  ; 8.123  ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.642  ; 8.642  ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 7.608  ; 7.608  ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 9.044  ; 9.044  ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 7.905  ; 7.905  ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 9.707  ; 9.707  ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.404  ; 8.404  ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 9.577  ; 9.577  ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.566  ; 8.566  ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 9.251  ; 9.251  ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 9.102  ; 9.102  ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.934  ; 8.934  ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.609  ; 8.609  ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -7.668 ; -7482.562     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -1.651 ; -20.525       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.042 ; -34.112       ;
; clock                                                                                                         ; 0.070  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -2.000 ; -1736.380     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.777 ; -71.278       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.668 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[29]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 8.180      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.634 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[31]                   ; clock        ; clock       ; 1.000        ; -0.552     ; 8.114      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.533 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[28]                   ; clock        ; clock       ; 1.000        ; -0.531     ; 8.034      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.500 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[27]                   ; clock        ; clock       ; 1.000        ; -0.553     ; 7.979      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.487 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[30]                   ; clock        ; clock       ; 1.000        ; -0.564     ; 7.955      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[26]                   ; clock        ; clock       ; 1.000        ; -0.520     ; 7.985      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.444 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[4][30]  ; clock        ; clock       ; 1.000        ; -0.520     ; 7.956      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[22][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.937      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[18][30] ; clock        ; clock       ; 1.000        ; -0.528     ; 7.936      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[25]                   ; clock        ; clock       ; 1.000        ; -0.544     ; 7.919      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[6][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.924      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.415 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[5][30]  ; clock        ; clock       ; 1.000        ; -0.524     ; 7.923      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[30][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.412 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; XREGS:breg|XREGS[26][30] ; clock        ; clock       ; 1.000        ; -0.535     ; 7.909      ;
; -7.395 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[1][30]  ; clock        ; clock       ; 1.000        ; -0.522     ; 7.905      ;
; -7.395 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; XREGS:breg|XREGS[2][30]  ; clock        ; clock       ; 1.000        ; -0.522     ; 7.905      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.651 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.791      ; 3.553      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.792      ; 3.552      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.777      ; 3.509      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.631 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.753      ; 3.528      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.612 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.503      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.604 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.751      ; 3.501      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.577 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.731      ; 3.465      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.752      ; 3.467      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.556 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.878      ; 3.447      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.439      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.790      ; 3.412      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.518 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.727      ; 3.374      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.468 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.872      ; 3.453      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.160 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.221      ; 3.527      ;
; -1.150 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.222      ; 3.526      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.042 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.459      ; 2.539      ;
; -3.010 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.427      ; 2.539      ;
; -2.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.465      ; 2.629      ;
; -2.926 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.433      ; 2.629      ;
; -2.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.391      ; 2.689      ;
; -2.792 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.359      ; 2.689      ;
; -2.766 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.339      ; 2.695      ;
; -2.734 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.307      ; 2.695      ;
; -2.648 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.338      ; 2.812      ;
; -2.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.377      ; 2.857      ;
; -2.616 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.306      ; 2.812      ;
; -2.610 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.345      ; 2.857      ;
; -2.590 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.340      ; 2.872      ;
; -2.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.308      ; 2.872      ;
; -2.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.379      ; 2.957      ;
; -2.542 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.378      ; 2.958      ;
; -2.542 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.459      ; 2.539      ;
; -2.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.347      ; 2.957      ;
; -2.510 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.427      ; 2.539      ;
; -2.510 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.346      ; 2.958      ;
; -2.485 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.314      ; 2.951      ;
; -2.458 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.465      ; 2.629      ;
; -2.453 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.282      ; 2.951      ;
; -2.426 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.433      ; 2.629      ;
; -2.420 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.377      ; 3.079      ;
; -2.388 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.345      ; 3.079      ;
; -2.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.364      ; 3.146      ;
; -2.324 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.391      ; 2.689      ;
; -2.311 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.318      ; 3.129      ;
; -2.308 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.332      ; 3.146      ;
; -2.292 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.359      ; 2.689      ;
; -2.279 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.286      ; 3.129      ;
; -2.266 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.339      ; 2.695      ;
; -2.234 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.307      ; 2.695      ;
; -2.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.338      ; 2.812      ;
; -2.142 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.377      ; 2.857      ;
; -2.116 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.306      ; 2.812      ;
; -2.110 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.345      ; 2.857      ;
; -2.090 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.340      ; 2.872      ;
; -2.058 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.308      ; 2.872      ;
; -2.044 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.379      ; 2.957      ;
; -2.042 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.378      ; 2.958      ;
; -2.012 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 2.957      ;
; -2.010 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.346      ; 2.958      ;
; -1.985 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.314      ; 2.951      ;
; -1.953 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.282      ; 2.951      ;
; -1.920 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.377      ; 3.079      ;
; -1.888 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.345      ; 3.079      ;
; -1.840 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.364      ; 3.146      ;
; -1.811 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.318      ; 3.129      ;
; -1.808 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.332      ; 3.146      ;
; -1.779 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.286      ; 3.129      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 2.539      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.558 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.187      ; 2.629      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.424 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 2.689      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.366 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.061      ; 2.695      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 2.812      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.242 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.099      ; 2.857      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
; -0.190 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.062      ; 2.872      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.070 ; PC[4]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; clock                                                                                                         ; clock       ; 0.000        ; 0.564      ; 0.772      ;
; 0.324 ; PC[1]                                                                                                         ; PC[1]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.355 ; PC[5]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; clock                                                                                                         ; clock       ; 0.000        ; 0.529      ; 1.022      ;
; 0.545 ; XREGS:breg|ro2[17]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                                         ; clock       ; 0.000        ; 0.032      ; 0.715      ;
; 0.562 ; XREGS:breg|ro2[22]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg14 ; clock                                                                                                         ; clock       ; 0.000        ; 0.018      ; 0.718      ;
; 0.579 ; XREGS:breg|ro2[24]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg16 ; clock                                                                                                         ; clock       ; 0.000        ; 0.018      ; 0.735      ;
; 0.583 ; XREGS:breg|ro2[29]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock                                                                                                         ; clock       ; 0.000        ; 0.011      ; 0.732      ;
; 0.618 ; XREGS:breg|ro2[0]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock                                                                                                         ; clock       ; 0.000        ; 0.017      ; 0.773      ;
; 0.626 ; XREGS:breg|XREGS[11][5]                                                                                       ; XREGS:breg|ro1[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; PC[7]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; clock                                                                                                         ; clock       ; 0.000        ; 0.550      ; 1.319      ;
; 0.659 ; XREGS:breg|ro2[14]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg7  ; clock                                                                                                         ; clock       ; 0.000        ; 0.035      ; 0.832      ;
; 0.663 ; XREGS:breg|ro2[28]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock                                                                                                         ; clock       ; 0.000        ; 0.016      ; 0.817      ;
; 0.666 ; XREGS:breg|ro2[12]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg5  ; clock                                                                                                         ; clock       ; 0.000        ; 0.035      ; 0.839      ;
; 0.668 ; XREGS:breg|ro2[27]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock                                                                                                         ; clock       ; 0.000        ; 0.027      ; 0.833      ;
; 0.668 ; XREGS:breg|XREGS[15][28]                                                                                      ; XREGS:breg|ro1[28]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.820      ;
; 0.682 ; XREGS:breg|ro2[1]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 0.834      ;
; 0.686 ; PC[12]                                                                                                        ; PC[12]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.838      ;
; 0.692 ; XREGS:breg|ro2[2]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 0.844      ;
; 0.701 ; XREGS:breg|XREGS[13][11]                                                                                      ; XREGS:breg|ro1[11]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.853      ;
; 0.705 ; XREGS:breg|XREGS[15][24]                                                                                      ; XREGS:breg|ro2[24]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.857      ;
; 0.719 ; XREGS:breg|ro2[3]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                                         ; clock       ; 0.000        ; 0.014      ; 0.871      ;
; 0.731 ; XREGS:breg|ro2[16]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg9  ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.869      ;
; 0.743 ; PC[2]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; clock       ; 0.000        ; 0.521      ; 1.402      ;
; 0.766 ; XREGS:breg|XREGS[14][19]                                                                                      ; XREGS:breg|ro2[19]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.004     ; 0.914      ;
; 0.777 ; XREGS:breg|ro2[6]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg0  ; clock                                                                                                         ; clock       ; 0.000        ; -0.018     ; 0.897      ;
; 0.786 ; XREGS:breg|ro2[11]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg4  ; clock                                                                                                         ; clock       ; 0.000        ; 0.024      ; 0.948      ;
; 0.787 ; XREGS:breg|XREGS[15][22]                                                                                      ; XREGS:breg|ro1[22]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.939      ;
; 0.788 ; PC[4]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; clock                                                                                                         ; clock       ; 0.000        ; 0.094      ; 1.020      ;
; 0.802 ; XREGS:breg|XREGS[15][20]                                                                                      ; XREGS:breg|ro1[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.954      ;
; 0.804 ; PC[14]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.956      ;
; 0.806 ; PC[7]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.958      ;
; 0.807 ; PC[9]                                                                                                         ; PC[9]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.812 ; PC[6]                                                                                                         ; PC[6]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.964      ;
; 0.812 ; PC[22]                                                                                                        ; PC[22]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.964      ;
; 0.812 ; XREGS:breg|XREGS[13][28]                                                                                      ; XREGS:breg|ro1[28]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.006      ; 0.970      ;
; 0.817 ; XREGS:breg|XREGS[10][0]                                                                                       ; XREGS:breg|ro1[0]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.969      ;
; 0.819 ; XREGS:breg|XREGS[13][20]                                                                                      ; XREGS:breg|ro2[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.971      ;
; 0.824 ; PC[12]                                                                                                        ; PC[13]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.830 ; XREGS:breg|ro2[18]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg10 ; clock                                                                                                         ; clock       ; 0.000        ; -0.008     ; 0.960      ;
; 0.836 ; PC[5]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; clock                                                                                                         ; clock       ; 0.000        ; 0.059      ; 1.033      ;
; 0.836 ; PC[16]                                                                                                        ; PC[16]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.988      ;
; 0.838 ; XREGS:breg|ro2[25]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg17 ; clock                                                                                                         ; clock       ; 0.000        ; 0.035      ; 1.011      ;
; 0.839 ; XREGS:breg|ro2[15]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg8  ; clock                                                                                                         ; clock       ; 0.000        ; -0.009     ; 0.968      ;
; 0.842 ; PC[8]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; clock                                                                                                         ; clock       ; 0.000        ; 0.564      ; 1.544      ;
; 0.847 ; PC[16]                                                                                                        ; PC[17]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 0.999      ;
; 0.848 ; XREGS:breg|ro2[30]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock                                                                                                         ; clock       ; 0.000        ; -0.010     ; 0.976      ;
; 0.849 ; PC[13]                                                                                                        ; PC[13]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.001      ;
; 0.850 ; XREGS:breg|ro2[4]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                                         ; clock       ; 0.000        ; 0.023      ; 1.011      ;
; 0.853 ; PC[12]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.861 ; PC[6]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; clock                                                                                                         ; clock       ; 0.000        ; 0.550      ; 1.549      ;
; 0.867 ; XREGS:breg|XREGS[9][29]                                                                                       ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.021      ; 1.040      ;
; 0.879 ; XREGS:breg|ro2[8]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg2  ; clock                                                                                                         ; clock       ; 0.000        ; -0.018     ; 0.999      ;
; 0.881 ; XREGS:breg|XREGS[13][1]                                                                                       ; XREGS:breg|ro1[1]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.033      ;
; 0.884 ; XREGS:breg|XREGS[15][0]                                                                                       ; XREGS:breg|ro2[0]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.036      ;
; 0.889 ; XREGS:breg|ro2[20]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg12 ; clock                                                                                                         ; clock       ; 0.000        ; -0.022     ; 1.005      ;
; 0.890 ; XREGS:breg|XREGS[11][29]                                                                                      ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.021      ; 1.063      ;
; 0.898 ; XREGS:breg|XREGS[15][26]                                                                                      ; XREGS:breg|ro2[26]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.903 ; XREGS:breg|ro2[26]                                                                                            ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock                                                                                                         ; clock       ; 0.000        ; 0.034      ; 1.075      ;
; 0.910 ; XREGS:breg|XREGS[11][20]                                                                                      ; XREGS:breg|ro2[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.036      ; 1.098      ;
; 0.923 ; PC[19]                                                                                                        ; PC[19]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.925 ; PC[3]                                                                                                         ; PC[3]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.077      ;
; 0.931 ; PC[15]                                                                                                        ; PC[15]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.083      ;
; 0.933 ; XREGS:breg|XREGS[10][5]                                                                                       ; XREGS:breg|ro1[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.003      ; 1.088      ;
; 0.935 ; XREGS:breg|XREGS[10][30]                                                                                      ; XREGS:breg|ro1[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.087      ;
; 0.938 ; XREGS:breg|XREGS[13][30]                                                                                      ; XREGS:breg|ro2[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.940 ; PC[22]                                                                                                        ; PC[23]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; XREGS:breg|XREGS[15][29]                                                                                      ; XREGS:breg|ro1[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; PC[6]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.092      ;
; 0.941 ; XREGS:breg|XREGS[15][8]                                                                                       ; XREGS:breg|ro2[8]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.093      ;
; 0.942 ; XREGS:breg|XREGS[11][5]                                                                                       ; XREGS:breg|ro2[5]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.943 ; PC[31]                                                                                                        ; PC[31]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.095      ;
; 0.943 ; XREGS:breg|XREGS[15][29]                                                                                      ; XREGS:breg|ro2[29]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.095      ;
; 0.955 ; XREGS:breg|XREGS[15][27]                                                                                      ; XREGS:breg|ro1[27]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.956 ; PC[7]                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; clock                                                                                                         ; clock       ; 0.000        ; 0.080      ; 1.174      ;
; 0.965 ; XREGS:breg|XREGS[15][27]                                                                                      ; XREGS:breg|ro2[27]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.117      ;
; 0.970 ; XREGS:breg|ro2[9]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg3  ; clock                                                                                                         ; clock       ; 0.000        ; -0.008     ; 1.100      ;
; 0.983 ; PC[13]                                                                                                        ; PC[14]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.135      ;
; 0.993 ; PC[1]                                                                                                         ; PC[6]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.145      ;
; 0.995 ; XREGS:breg|ro2[7]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a6~porta_datain_reg1  ; clock                                                                                                         ; clock       ; 0.000        ; -0.018     ; 1.115      ;
; 0.999 ; PC[16]                                                                                                        ; PC[18]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.035      ; 1.186      ;
; 1.001 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[27][25]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 1.739      ; 3.014      ;
; 1.002 ; PC[24]                                                                                                        ; PC[24]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; PC[1]                                                                                                         ; PC[3]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; XREGS:breg|XREGS[11][30]                                                                                      ; XREGS:breg|ro1[30]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.001     ; 1.153      ;
; 1.005 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|ro1[31]                                                                                            ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 1.728      ; 3.007      ;
; 1.005 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[29][22]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 1.742      ; 3.021      ;
; 1.007 ; PC[20]                                                                                                        ; PC[20]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.159      ;
; 1.007 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; XREGS:breg|XREGS[29][31]                                                                                      ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock       ; 0.000        ; 1.728      ; 3.009      ;
; 1.012 ; XREGS:breg|XREGS[11][24]                                                                                      ; XREGS:breg|ro1[24]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.045      ; 1.209      ;
; 1.013 ; XREGS:breg|XREGS[3][22]                                                                                       ; XREGS:breg|ro1[22]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.002     ; 1.163      ;
; 1.013 ; PC[12]                                                                                                        ; PC[15]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.165      ;
; 1.014 ; PC[19]                                                                                                        ; PC[22]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.166      ;
; 1.014 ; XREGS:breg|XREGS[15][20]                                                                                      ; XREGS:breg|ro2[20]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; 0.030      ; 1.196      ;
; 1.016 ; PC[1]                                                                                                         ; PC[7]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 1.017 ; XREGS:breg|XREGS[15][13]                                                                                      ; XREGS:breg|ro1[13]                                                                                            ; clock                                                                                                         ; clock       ; 0.000        ; -0.002     ; 1.167      ;
; 1.018 ; XREGS:breg|ro2[5]                                                                                             ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                                         ; clock       ; 0.000        ; -0.014     ; 1.142      ;
; 1.019 ; PC[9]                                                                                                         ; PC[12]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.171      ;
; 1.020 ; XREGS:breg|XREGS[11][2]                                                                                       ; XREGS:breg|ro2[2]                                                                                             ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.172      ;
; 1.021 ; PC[3]                                                                                                         ; PC[6]                                                                                                         ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.173      ;
; 1.023 ; PC[16]                                                                                                        ; PC[22]                                                                                                        ; clock                                                                                                         ; clock       ; 0.000        ; 0.000      ; 1.175      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datab      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datab      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|dataa      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|dataa      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datad      ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -0.777 ; -0.777       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|inclk[0]  ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1clkctrl|outclk    ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|combout          ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~1|combout          ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datad      ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datad      ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.SGE_OP|datac      ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.SGE_OP|datac      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 7.203 ; 7.203 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.888 ; 6.888 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.841 ; 6.841 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.835 ; 6.835 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.885 ; 6.885 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.588 ; 6.588 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.738 ; 6.738 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.089 ; 7.089 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.350 ; 6.350 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.756 ; 6.756 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.781 ; 6.781 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.451 ; 6.451 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.446 ; 6.446 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 7.109 ; 7.109 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.926 ; 6.926 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.584 ; 6.584 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.287 ; 6.287 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.138 ; 6.138 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.825 ; 6.825 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.179 ; 6.179 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.195 ; 6.195 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.139 ; 6.139 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.636 ; 6.636 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.864 ; 6.864 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.828 ; 6.828 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.203 ; 7.203 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.702 ; 6.702 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.507 ; 6.507 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.859 ; 6.859 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 5.613 ; 5.613 ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.369 ; 4.369 ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.028 ; 4.028 ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.596 ; 4.596 ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.711 ; 4.711 ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.301 ; 4.301 ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.817 ; 4.817 ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.400 ; 4.400 ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.968 ; 4.968 ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.980 ; 4.980 ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.705 ; 4.705 ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 5.343 ; 5.343 ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 5.613 ; 5.613 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 5.022 ; 5.022 ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.332 ; 4.332 ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.931 ; 4.931 ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.723 ; 4.723 ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 5.257 ; 5.257 ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.610 ; 4.610 ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 5.273 ; 5.273 ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.665 ; 4.665 ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 5.070 ; 5.070 ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.977 ; 4.977 ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.858 ; 4.858 ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.703 ; 4.703 ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.138 ; 6.138 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.888 ; 6.888 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.841 ; 6.841 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.835 ; 6.835 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.885 ; 6.885 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.588 ; 6.588 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.738 ; 6.738 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.089 ; 7.089 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.350 ; 6.350 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.756 ; 6.756 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.781 ; 6.781 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.451 ; 6.451 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.446 ; 6.446 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 7.109 ; 7.109 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.926 ; 6.926 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.584 ; 6.584 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.287 ; 6.287 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.138 ; 6.138 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.825 ; 6.825 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.179 ; 6.179 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.195 ; 6.195 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.139 ; 6.139 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.636 ; 6.636 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.864 ; 6.864 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.828 ; 6.828 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.203 ; 7.203 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.702 ; 6.702 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.507 ; 6.507 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.859 ; 6.859 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.028 ; 4.028 ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.369 ; 4.369 ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.028 ; 4.028 ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.596 ; 4.596 ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.711 ; 4.711 ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.301 ; 4.301 ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.817 ; 4.817 ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.400 ; 4.400 ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.968 ; 4.968 ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.980 ; 4.980 ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.705 ; 4.705 ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 5.343 ; 5.343 ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 5.613 ; 5.613 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 5.022 ; 5.022 ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.332 ; 4.332 ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.931 ; 4.931 ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.723 ; 4.723 ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 5.257 ; 5.257 ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.610 ; 4.610 ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 5.273 ; 5.273 ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.665 ; 4.665 ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 5.070 ; 5.070 ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.977 ; 4.977 ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.858 ; 4.858 ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.703 ; 4.703 ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -17.063    ; -6.012  ; N/A      ; N/A     ; -2.375              ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -4.199     ; -6.012  ; N/A      ; N/A     ; -2.375              ;
;  clock                                                                                                         ; -17.063    ; -0.061  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                                                                                                ; -16817.596 ; -67.049 ; 0.0      ; 0.0     ; -1976.336           ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -52.948    ; -66.988 ; N/A      ; N/A     ; -239.956            ;
;  clock                                                                                                         ; -16764.648 ; -0.061  ; N/A      ; N/A     ; -1736.380           ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.989  ; 7.989  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.833  ; 7.833  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.853  ; 7.853  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 7.992  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.318  ; 7.318  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.604  ; 7.604  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.383  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.428  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.019  ; 8.019  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.314  ; 7.314  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.951  ; 7.951  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.749  ; 7.749  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.603  ; 8.603  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.825  ; 7.825  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.569  ; 7.569  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.882  ; 7.882  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 13.009 ; 13.009 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.395 ; 12.395 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 12.239 ; 12.239 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 12.259 ; 12.259 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.398 ; 12.398 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.724 ; 11.724 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.010 ; 12.010 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 12.789 ; 12.789 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.837 ; 10.837 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.758 ; 11.758 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.804 ; 11.804 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.076 ; 11.076 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 11.105 ; 11.105 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.834 ; 12.834 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.720 ; 11.720 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.695 ; 10.695 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 10.785 ; 10.785 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 10.457 ; 10.457 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 10.697 ; 10.697 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.913 ; 11.913 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 10.585 ; 10.585 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 10.623 ; 10.623 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 10.465 ; 10.465 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 10.939 ; 10.939 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.544 ; 11.544 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 12.357 ; 12.357 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.155 ; 12.155 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 13.009 ; 13.009 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.231 ; 12.231 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.975 ; 11.975 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.193 ; 11.193 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.288 ; 12.288 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 10.493 ; 10.493 ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 7.879  ; 7.879  ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.143  ; 7.143  ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.386  ; 8.386  ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.590  ; 7.590  ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.631  ; 7.631  ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.694  ; 7.694  ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.824  ; 8.824  ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.928  ; 7.928  ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 9.191  ; 9.191  ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 9.193  ; 9.193  ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.542  ; 8.542  ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 7.943  ; 7.943  ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.175  ; 8.175  ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 9.636  ; 9.636  ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 10.493 ; 10.493 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 9.250  ; 9.250  ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.123  ; 8.123  ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.642  ; 8.642  ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 7.608  ; 7.608  ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 9.044  ; 9.044  ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.574  ; 8.574  ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 7.905  ; 7.905  ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 9.707  ; 9.707  ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.404  ; 8.404  ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 9.577  ; 9.577  ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.566  ; 8.566  ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 9.251  ; 9.251  ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 9.102  ; 9.102  ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.934  ; 8.934  ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.609  ; 8.609  ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.488 ; 4.488 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.441 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.435 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.485 ; 4.485 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.188 ; 4.188 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.338 ; 4.338 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689 ; 4.689 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.709 ; 4.709 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.526 ; 4.526 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.184 ; 4.184 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.464 ; 4.464 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.428 ; 4.428 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.803 ; 4.803 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.471 ; 4.471 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.302 ; 4.302 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.138 ; 6.138 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.888 ; 6.888 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.841 ; 6.841 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.835 ; 6.835 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.885 ; 6.885 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.588 ; 6.588 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.738 ; 6.738 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.089 ; 7.089 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.350 ; 6.350 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.756 ; 6.756 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.781 ; 6.781 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.451 ; 6.451 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.446 ; 6.446 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 7.109 ; 7.109 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.926 ; 6.926 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.584 ; 6.584 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.287 ; 6.287 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.138 ; 6.138 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.258 ; 6.258 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.825 ; 6.825 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.179 ; 6.179 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.195 ; 6.195 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.139 ; 6.139 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.636 ; 6.636 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.864 ; 6.864 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.828 ; 6.828 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.203 ; 7.203 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.702 ; 6.702 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.507 ; 6.507 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.859 ; 6.859 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.028 ; 4.028 ; Rise       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.369 ; 4.369 ; Rise       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.028 ; 4.028 ; Rise       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.596 ; 4.596 ; Rise       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.267 ; 4.267 ; Rise       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.711 ; 4.711 ; Rise       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Rise       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.301 ; 4.301 ; Rise       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.817 ; 4.817 ; Rise       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.400 ; 4.400 ; Rise       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.968 ; 4.968 ; Rise       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.980 ; 4.980 ; Rise       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.705 ; 4.705 ; Rise       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.546 ; 4.546 ; Rise       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 5.343 ; 5.343 ; Rise       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 5.613 ; 5.613 ; Rise       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 5.022 ; 5.022 ; Rise       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.558 ; 4.558 ; Rise       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.722 ; 4.722 ; Rise       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.332 ; 4.332 ; Rise       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.931 ; 4.931 ; Rise       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.723 ; 4.723 ; Rise       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.434 ; 4.434 ; Rise       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 5.257 ; 5.257 ; Rise       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.610 ; 4.610 ; Rise       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 5.273 ; 5.273 ; Rise       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.665 ; 4.665 ; Rise       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 5.070 ; 5.070 ; Rise       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.977 ; 4.977 ; Rise       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.858 ; 4.858 ; Rise       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.703 ; 4.703 ; Rise       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 117935170 ; 0        ; 0        ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 14339211  ; 14339211 ; 0        ; 0        ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3088      ; 0        ; 3088     ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 378       ; 378      ; 378      ; 378      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 117935170 ; 0        ; 0        ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 14339211  ; 14339211 ; 0        ; 0        ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3088      ; 0        ; 3088     ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 378       ; 378      ; 378      ; 378      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 287   ; 287  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jul 10 23:38:34 2019
Info: Command: quartus_sta RISC_UNI -c RISC_UNI
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RISC_UNI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datac  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datac  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.063    -16764.648 clock 
    Info (332119):    -4.199       -52.948 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -6.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.012       -66.988 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.061        -0.061 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.375
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.375      -239.956 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000     -1736.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datac  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datac  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.668     -7482.562 clock 
    Info (332119):    -1.651       -20.525 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.042       -34.112 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.070         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1736.380 clock 
    Info (332119):    -0.777       -71.278 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4611 megabytes
    Info: Processing ended: Wed Jul 10 23:38:38 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


