Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Sep 27 19:39:41 2023
| Host         : sadhanpawar-ThinkPad-E14-Gen-4 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file gpio_system_top_control_sets_placed.rpt
| Design       : gpio_system_top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           15 |
| Yes          | No                    | No                     |             299 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             331 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | system/system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                  | system/system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[23]                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              6 |         6.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[23]_i_1_n_0                                                                                               | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[15]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[31]_i_1_n_0                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                4 |              8 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[7]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[7]_i_1_n_0                                                                                                | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[7]_i_1_n_0                                                                                              | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[23]_i_1_n_0                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[31]_i_1_n_0                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out[15]_i_1_n_0                                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[23]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[7]_i_1_n_0                                                                                              | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_2_n_0                                                                                        | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[15]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[23]_i_1_n_0                                                                                        | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[31]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[31]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[15]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[15]                                                                                                           | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[15]_i_1_n_0                                                                                               | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_positive[31]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                3 |              8 |         2.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_negative[23]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[7]_i_1_n_0                                                                                             | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_enable[31]_i_1_n_0                                                                                               | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[23]_i_1_n_0                                                                                                       | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[7]_i_1_n_0                                                                                         | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                4 |              8 |         2.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_1_in[7]                                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[15]_i_1_n_0                                                                                        | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_clear_request[31]_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[23]_i_1_n_0                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode[15]_i_1_n_0                                                                                            | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                1 |              8 |         8.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od[7]_i_1_n_0                                                                                                        | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                4 |              9 |         2.25 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                2 |             14 |         7.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                6 |             17 |         2.83 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                8 |             20 |         2.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data[31]_i_1_n_0                                                                                      | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |                8 |             24 |         3.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                5 |             28 |         5.60 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                7 |             28 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                6 |             28 |         4.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                6 |             28 |         4.67 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/rd__0                                                                                                                | system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in                                                                                                      |               30 |             32 |         1.07 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                9 |             45 |         5.00 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 | system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |               10 |             45 |         4.50 |
|  system/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |               57 |            190 |         3.33 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


