INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/clkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/clkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/quadSevenSeg.v:68]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/quadSevenSeg.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/segmentDecoder.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sim_1/new/tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester
