// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_32_16_1_1_x.h"
#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_5ns_7ns_4ns_11_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<3> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<5> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<5> > kernel1_address0;
    sc_out< sc_logic > kernel1_ce0;
    sc_in< sc_lv<16> > kernel1_q0;
    sc_out< sc_lv<5> > kernel2_address0;
    sc_out< sc_logic > kernel2_ce0;
    sc_in< sc_lv<16> > kernel2_q0;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U75;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U76;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U77;
    network_mux_32_16_1_1_x<1,1,16,16,16,2,16>* network_mux_32_16_1_1_x_U78;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U79;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U80;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U81;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U82;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U83;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U84;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U85;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U86;
    network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>* network_mac_muladd_5ns_7ns_4ns_11_1_1_U87;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U88;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten39_reg_254;
    sc_signal< sc_lv<4> > out_d_0_reg_266;
    sc_signal< sc_lv<8> > indvar_flatten_reg_278;
    sc_signal< sc_lv<4> > out_h_0_reg_289;
    sc_signal< sc_lv<4> > out_w_0_reg_300;
    sc_signal< sc_lv<16> > reg_311;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1071;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1071_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_316;
    sc_signal< sc_lv<7> > zext_ln35_fu_321_p1;
    sc_signal< sc_lv<7> > zext_ln35_reg_1017;
    sc_signal< sc_lv<11> > zext_ln35_1_cast14_fu_325_p1;
    sc_signal< sc_lv<11> > zext_ln35_1_cast14_reg_1023;
    sc_signal< sc_lv<7> > zext_ln41_fu_329_p1;
    sc_signal< sc_lv<7> > zext_ln41_reg_1030;
    sc_signal< sc_lv<11> > zext_ln41_1_cast_fu_333_p1;
    sc_signal< sc_lv<11> > zext_ln41_1_cast_reg_1036;
    sc_signal< sc_lv<4> > empty_fu_337_p1;
    sc_signal< sc_lv<4> > empty_reg_1041;
    sc_signal< sc_lv<8> > mul_ln5_fu_353_p2;
    sc_signal< sc_lv<8> > mul_ln5_reg_1046;
    sc_signal< sc_lv<11> > tmp_6_fu_359_p3;
    sc_signal< sc_lv<11> > tmp_6_reg_1051;
    sc_signal< sc_lv<1> > icmp_ln24_fu_367_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1056;
    sc_signal< sc_lv<7> > zext_ln41_2_fu_373_p1;
    sc_signal< sc_lv<7> > zext_ln41_2_reg_1061;
    sc_signal< sc_lv<7> > zext_ln35_3_cast_fu_382_p1;
    sc_signal< sc_lv<7> > zext_ln35_3_cast_reg_1066;
    sc_signal< sc_lv<1> > icmp_ln22_fu_392_p2;
    sc_signal< sc_lv<4> > out_d_fu_397_p2;
    sc_signal< sc_lv<4> > out_d_reg_1075;
    sc_signal< sc_lv<1> > icmp_ln23_fu_403_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1080;
    sc_signal< sc_lv<4> > select_ln29_fu_408_p3;
    sc_signal< sc_lv<4> > select_ln29_reg_1088;
    sc_signal< sc_lv<7> > zext_ln41_4_fu_416_p1;
    sc_signal< sc_lv<7> > zext_ln41_4_reg_1093;
    sc_signal< sc_lv<1> > select_ln29_24_fu_446_p3;
    sc_signal< sc_lv<1> > select_ln29_24_reg_1098;
    sc_signal< sc_lv<4> > out_h_fu_453_p2;
    sc_signal< sc_lv<4> > out_h_reg_1104;
    sc_signal< sc_lv<4> > out_w_0_mid2_fu_465_p3;
    sc_signal< sc_lv<4> > out_w_0_mid2_reg_1109;
    sc_signal< sc_lv<7> > zext_ln35_3_cast_mid_fu_473_p1;
    sc_signal< sc_lv<7> > zext_ln35_3_cast_mid_reg_1116;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_v_v_fu_483_p3;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_v_v_reg_1121;
    sc_signal< sc_lv<8> > add_ln23_6_fu_491_p2;
    sc_signal< sc_lv<8> > add_ln23_6_reg_1128;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_500_p2;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_reg_1133;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_514_p2;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_reg_1138;
    sc_signal< sc_lv<11> > zext_ln35_13_fu_519_p1;
    sc_signal< sc_lv<11> > zext_ln35_13_reg_1145;
    sc_signal< sc_lv<11> > zext_ln35_13_reg_1145_pp0_iter1_reg;
    sc_signal< sc_lv<16> > kernel_load_reg_1157;
    sc_signal< sc_lv<16> > kernel1_load_reg_1165;
    sc_signal< sc_lv<16> > kernel2_load_reg_1173;
    sc_signal< sc_lv<4> > out_w_fu_533_p2;
    sc_signal< sc_lv<4> > out_w_reg_1181;
    sc_signal< sc_lv<11> > zext_ln35_15_fu_538_p1;
    sc_signal< sc_lv<11> > zext_ln35_15_reg_1186;
    sc_signal< sc_lv<7> > mul_ln41_fu_553_p2;
    sc_signal< sc_lv<7> > mul_ln41_reg_1197;
    sc_signal< sc_lv<7> > tmp6_fu_557_p2;
    sc_signal< sc_lv<7> > tmp6_reg_1202;
    sc_signal< sc_lv<11> > add_ln22_fu_562_p2;
    sc_signal< sc_lv<11> > add_ln22_reg_1207;
    sc_signal< sc_lv<4> > select_ln29_19_fu_568_p3;
    sc_signal< sc_lv<4> > select_ln29_19_reg_1212;
    sc_signal< sc_lv<2> > trunc_ln29_fu_574_p1;
    sc_signal< sc_lv<2> > trunc_ln29_reg_1218;
    sc_signal< sc_lv<2> > add_ln29_fu_578_p2;
    sc_signal< sc_lv<2> > add_ln29_reg_1225;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_fu_593_p2;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_reg_1230;
    sc_signal< sc_lv<11> > zext_ln35_17_fu_603_p1;
    sc_signal< sc_lv<11> > zext_ln35_17_reg_1237;
    sc_signal< sc_lv<7> > tmp7_mid2_v_v_fu_657_p3;
    sc_signal< sc_lv<7> > tmp7_mid2_v_v_reg_1253;
    sc_signal< sc_lv<30> > sext_ln35_13_fu_676_p1;
    sc_signal< sc_lv<30> > sext_ln35_13_reg_1258;
    sc_signal< sc_lv<16> > trunc_ln_reg_1264;
    sc_signal< sc_lv<30> > sext_ln35_15_fu_701_p1;
    sc_signal< sc_lv<30> > sext_ln35_15_reg_1269;
    sc_signal< sc_lv<16> > trunc_ln41_9_reg_1274;
    sc_signal< sc_lv<16> > tmp_4_fu_714_p5;
    sc_signal< sc_lv<16> > tmp_4_reg_1279;
    sc_signal< sc_lv<16> > tmp_5_fu_723_p5;
    sc_signal< sc_lv<16> > tmp_5_reg_1284;
    sc_signal< sc_lv<4> > select_ln23_fu_750_p3;
    sc_signal< sc_lv<4> > select_ln23_reg_1299;
    sc_signal< sc_lv<30> > sext_ln35_17_fu_759_p1;
    sc_signal< sc_lv<30> > sext_ln35_17_reg_1304;
    sc_signal< sc_lv<16> > trunc_ln41_s_reg_1309;
    sc_signal< sc_lv<30> > sext_ln35_19_fu_775_p1;
    sc_signal< sc_lv<30> > sext_ln35_19_reg_1314;
    sc_signal< sc_lv<16> > trunc_ln41_8_reg_1319;
    sc_signal< sc_lv<11> > add_ln35_20_fu_805_p2;
    sc_signal< sc_lv<11> > add_ln35_20_reg_1334;
    sc_signal< sc_lv<8> > select_ln23_2_fu_809_p3;
    sc_signal< sc_lv<8> > select_ln23_2_reg_1339;
    sc_signal< sc_lv<16> > trunc_ln41_1_reg_1349;
    sc_signal< sc_lv<16> > trunc_ln41_2_reg_1354;
    sc_signal< sc_lv<16> > add_ln41_11_fu_853_p2;
    sc_signal< sc_lv<16> > add_ln41_11_reg_1364;
    sc_signal< sc_lv<16> > trunc_ln41_3_reg_1369;
    sc_signal< sc_lv<16> > trunc_ln41_4_reg_1374;
    sc_signal< sc_lv<16> > add_ln41_9_fu_884_p2;
    sc_signal< sc_lv<16> > add_ln41_9_reg_1379;
    sc_signal< sc_lv<16> > trunc_ln41_5_reg_1384;
    sc_signal< sc_lv<11> > grp_fu_990_p3;
    sc_signal< sc_lv<11> > add_ln41_reg_1389;
    sc_signal< sc_lv<16> > add_ln41_16_fu_918_p2;
    sc_signal< sc_lv<16> > add_ln41_16_reg_1394;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_out_d_0_phi_fu_270_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_282_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_293_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_304_p4;
    sc_signal< sc_lv<64> > zext_ln35_14_fu_528_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln35_16_fu_548_p1;
    sc_signal< sc_lv<64> > zext_ln35_18_fu_612_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln35_19_fu_621_p1;
    sc_signal< sc_lv<64> > zext_ln35_20_fu_736_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln35_21_fu_745_p1;
    sc_signal< sc_lv<64> > zext_ln35_22_fu_791_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln35_23_fu_800_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_815_p1;
    sc_signal< sc_lv<64> > zext_ln35_24_fu_845_p1;
    sc_signal< sc_lv<64> > zext_ln41_3_fu_934_p1;
    sc_signal< sc_lv<4> > empty_50_fu_341_p1;
    sc_signal< sc_lv<4> > mul_ln5_fu_353_p0;
    sc_signal< sc_lv<4> > mul_ln5_fu_353_p1;
    sc_signal< sc_lv<4> > mul_ln35_fu_377_p0;
    sc_signal< sc_lv<6> > mul_ln35_fu_377_p1;
    sc_signal< sc_lv<7> > mul_ln35_fu_377_p2;
    sc_signal< sc_lv<6> > mul_ln35_18_fu_420_p0;
    sc_signal< sc_lv<4> > mul_ln35_18_fu_420_p1;
    sc_signal< sc_lv<7> > mul_ln35_18_fu_420_p2;
    sc_signal< sc_lv<7> > tmp_0_0_fu_386_p2;
    sc_signal< sc_lv<1> > icmp_ln24_5_fu_441_p2;
    sc_signal< sc_lv<1> > empty_52_fu_459_p2;
    sc_signal< sc_lv<7> > select_ln29_20_fu_425_p3;
    sc_signal< sc_lv<7> > tmp_0_0_mid1_fu_477_p2;
    sc_signal< sc_lv<7> > select_ln29_22_fu_433_p3;
    sc_signal< sc_lv<6> > tmp5_0_0_mid2_fu_500_p0;
    sc_signal< sc_lv<7> > tmp5_0_0_mid2_fu_500_p1;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_v_v_fu_505_p2;
    sc_signal< sc_lv<6> > tmp5_1_0_mid2_fu_514_p0;
    sc_signal< sc_lv<7> > tmp5_1_0_mid2_fu_514_p1;
    sc_signal< sc_lv<11> > add_ln35_fu_522_p2;
    sc_signal< sc_lv<11> > add_ln35_12_fu_542_p2;
    sc_signal< sc_lv<4> > mul_ln41_fu_553_p0;
    sc_signal< sc_lv<5> > mul_ln41_fu_553_p1;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_v_v_fu_584_p2;
    sc_signal< sc_lv<6> > tmp5_2_0_mid2_fu_593_p0;
    sc_signal< sc_lv<7> > tmp5_2_0_mid2_fu_593_p1;
    sc_signal< sc_lv<4> > add_ln35_13_fu_598_p2;
    sc_signal< sc_lv<11> > add_ln35_14_fu_607_p2;
    sc_signal< sc_lv<11> > add_ln35_15_fu_617_p2;
    sc_signal< sc_lv<5> > mul_ln41_2_fu_626_p0;
    sc_signal< sc_lv<4> > mul_ln41_2_fu_626_p1;
    sc_signal< sc_lv<7> > mul_ln41_2_fu_626_p2;
    sc_signal< sc_lv<7> > select_ln29_21_fu_630_p3;
    sc_signal< sc_lv<7> > tmp6_mid1_fu_652_p2;
    sc_signal< sc_lv<7> > select_ln29_23_fu_646_p3;
    sc_signal< sc_lv<16> > tmp_9_fu_668_p5;
    sc_signal< sc_lv<30> > mul_ln35_9_fu_938_p2;
    sc_signal< sc_lv<16> > tmp_s_fu_693_p5;
    sc_signal< sc_lv<30> > mul_ln35_10_fu_945_p2;
    sc_signal< sc_lv<2> > tmp_4_fu_714_p4;
    sc_signal< sc_lv<2> > tmp_5_fu_723_p4;
    sc_signal< sc_lv<11> > add_ln35_16_fu_732_p2;
    sc_signal< sc_lv<11> > add_ln35_17_fu_741_p2;
    sc_signal< sc_lv<30> > mul_ln35_11_fu_952_p2;
    sc_signal< sc_lv<30> > mul_ln35_12_fu_959_p2;
    sc_signal< sc_lv<11> > add_ln35_18_fu_787_p2;
    sc_signal< sc_lv<11> > add_ln35_19_fu_796_p2;
    sc_signal< sc_lv<30> > mul_ln35_13_fu_966_p2;
    sc_signal< sc_lv<30> > mul_ln35_14_fu_972_p2;
    sc_signal< sc_lv<16> > add_ln41_10_fu_849_p2;
    sc_signal< sc_lv<30> > mul_ln35_15_fu_978_p2;
    sc_signal< sc_lv<30> > mul_ln35_16_fu_984_p2;
    sc_signal< sc_lv<30> > mul_ln35_17_fu_996_p2;
    sc_signal< sc_lv<16> > add_ln41_14_fu_909_p2;
    sc_signal< sc_lv<16> > add_ln41_15_fu_913_p2;
    sc_signal< sc_lv<16> > add_ln41_13_fu_905_p2;
    sc_signal< sc_lv<16> > add_ln41_12_fu_924_p2;
    sc_signal< sc_lv<16> > mul_ln35_13_fu_966_p1;
    sc_signal< sc_lv<16> > mul_ln35_14_fu_972_p1;
    sc_signal< sc_lv<16> > mul_ln35_15_fu_978_p1;
    sc_signal< sc_lv<16> > mul_ln35_16_fu_984_p1;
    sc_signal< sc_lv<5> > grp_fu_990_p0;
    sc_signal< sc_lv<7> > grp_fu_990_p1;
    sc_signal< sc_lv<4> > grp_fu_990_p2;
    sc_signal< sc_lv<16> > mul_ln35_17_fu_996_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_990_p10;
    sc_signal< sc_lv<7> > mul_ln35_18_fu_420_p10;
    sc_signal< sc_lv<7> > mul_ln35_fu_377_p00;
    sc_signal< sc_lv<8> > mul_ln5_fu_353_p00;
    sc_signal< sc_lv<8> > mul_ln5_fu_353_p10;
    sc_signal< sc_lv<11> > tmp5_0_0_mid2_fu_500_p10;
    sc_signal< sc_lv<11> > tmp5_1_0_mid2_fu_514_p10;
    sc_signal< sc_lv<11> > tmp5_2_0_mid2_fu_593_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_fu_562_p2();
    void thread_add_ln23_6_fu_491_p2();
    void thread_add_ln29_fu_578_p2();
    void thread_add_ln35_12_fu_542_p2();
    void thread_add_ln35_13_fu_598_p2();
    void thread_add_ln35_14_fu_607_p2();
    void thread_add_ln35_15_fu_617_p2();
    void thread_add_ln35_16_fu_732_p2();
    void thread_add_ln35_17_fu_741_p2();
    void thread_add_ln35_18_fu_787_p2();
    void thread_add_ln35_19_fu_796_p2();
    void thread_add_ln35_20_fu_805_p2();
    void thread_add_ln35_fu_522_p2();
    void thread_add_ln41_10_fu_849_p2();
    void thread_add_ln41_11_fu_853_p2();
    void thread_add_ln41_12_fu_924_p2();
    void thread_add_ln41_13_fu_905_p2();
    void thread_add_ln41_14_fu_909_p2();
    void thread_add_ln41_15_fu_913_p2();
    void thread_add_ln41_16_fu_918_p2();
    void thread_add_ln41_9_fu_884_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_270_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_293_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_304_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_50_fu_341_p1();
    void thread_empty_52_fu_459_p2();
    void thread_empty_fu_337_p1();
    void thread_grp_fu_990_p0();
    void thread_grp_fu_990_p1();
    void thread_grp_fu_990_p10();
    void thread_grp_fu_990_p2();
    void thread_icmp_ln22_fu_392_p2();
    void thread_icmp_ln23_fu_403_p2();
    void thread_icmp_ln24_5_fu_441_p2();
    void thread_icmp_ln24_fu_367_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel1_address0();
    void thread_kernel1_ce0();
    void thread_kernel2_address0();
    void thread_kernel2_ce0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_mul_ln35_13_fu_966_p1();
    void thread_mul_ln35_14_fu_972_p1();
    void thread_mul_ln35_15_fu_978_p1();
    void thread_mul_ln35_16_fu_984_p1();
    void thread_mul_ln35_17_fu_996_p1();
    void thread_mul_ln35_18_fu_420_p0();
    void thread_mul_ln35_18_fu_420_p1();
    void thread_mul_ln35_18_fu_420_p10();
    void thread_mul_ln35_18_fu_420_p2();
    void thread_mul_ln35_fu_377_p0();
    void thread_mul_ln35_fu_377_p00();
    void thread_mul_ln35_fu_377_p1();
    void thread_mul_ln35_fu_377_p2();
    void thread_mul_ln41_2_fu_626_p0();
    void thread_mul_ln41_2_fu_626_p1();
    void thread_mul_ln41_2_fu_626_p2();
    void thread_mul_ln41_fu_553_p0();
    void thread_mul_ln41_fu_553_p1();
    void thread_mul_ln41_fu_553_p2();
    void thread_mul_ln5_fu_353_p0();
    void thread_mul_ln5_fu_353_p00();
    void thread_mul_ln5_fu_353_p1();
    void thread_mul_ln5_fu_353_p10();
    void thread_mul_ln5_fu_353_p2();
    void thread_out_d_fu_397_p2();
    void thread_out_h_fu_453_p2();
    void thread_out_w_0_mid2_fu_465_p3();
    void thread_out_w_fu_533_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln23_2_fu_809_p3();
    void thread_select_ln23_fu_750_p3();
    void thread_select_ln29_19_fu_568_p3();
    void thread_select_ln29_20_fu_425_p3();
    void thread_select_ln29_21_fu_630_p3();
    void thread_select_ln29_22_fu_433_p3();
    void thread_select_ln29_23_fu_646_p3();
    void thread_select_ln29_24_fu_446_p3();
    void thread_select_ln29_fu_408_p3();
    void thread_sext_ln35_13_fu_676_p1();
    void thread_sext_ln35_15_fu_701_p1();
    void thread_sext_ln35_17_fu_759_p1();
    void thread_sext_ln35_19_fu_775_p1();
    void thread_tmp5_0_0_mid2_fu_500_p0();
    void thread_tmp5_0_0_mid2_fu_500_p1();
    void thread_tmp5_0_0_mid2_fu_500_p10();
    void thread_tmp5_0_0_mid2_fu_500_p2();
    void thread_tmp5_0_0_mid2_v_v_fu_483_p3();
    void thread_tmp5_1_0_mid2_fu_514_p0();
    void thread_tmp5_1_0_mid2_fu_514_p1();
    void thread_tmp5_1_0_mid2_fu_514_p10();
    void thread_tmp5_1_0_mid2_fu_514_p2();
    void thread_tmp5_1_0_mid2_v_v_fu_505_p2();
    void thread_tmp5_2_0_mid2_fu_593_p0();
    void thread_tmp5_2_0_mid2_fu_593_p1();
    void thread_tmp5_2_0_mid2_fu_593_p10();
    void thread_tmp5_2_0_mid2_fu_593_p2();
    void thread_tmp5_2_0_mid2_v_v_fu_584_p2();
    void thread_tmp6_fu_557_p2();
    void thread_tmp6_mid1_fu_652_p2();
    void thread_tmp7_mid2_v_v_fu_657_p3();
    void thread_tmp_0_0_fu_386_p2();
    void thread_tmp_0_0_mid1_fu_477_p2();
    void thread_tmp_4_fu_714_p4();
    void thread_tmp_5_fu_723_p4();
    void thread_tmp_6_fu_359_p3();
    void thread_trunc_ln29_fu_574_p1();
    void thread_zext_ln29_fu_815_p1();
    void thread_zext_ln35_13_fu_519_p1();
    void thread_zext_ln35_14_fu_528_p1();
    void thread_zext_ln35_15_fu_538_p1();
    void thread_zext_ln35_16_fu_548_p1();
    void thread_zext_ln35_17_fu_603_p1();
    void thread_zext_ln35_18_fu_612_p1();
    void thread_zext_ln35_19_fu_621_p1();
    void thread_zext_ln35_1_cast14_fu_325_p1();
    void thread_zext_ln35_20_fu_736_p1();
    void thread_zext_ln35_21_fu_745_p1();
    void thread_zext_ln35_22_fu_791_p1();
    void thread_zext_ln35_23_fu_800_p1();
    void thread_zext_ln35_24_fu_845_p1();
    void thread_zext_ln35_3_cast_fu_382_p1();
    void thread_zext_ln35_3_cast_mid_fu_473_p1();
    void thread_zext_ln35_fu_321_p1();
    void thread_zext_ln41_1_cast_fu_333_p1();
    void thread_zext_ln41_2_fu_373_p1();
    void thread_zext_ln41_3_fu_934_p1();
    void thread_zext_ln41_4_fu_416_p1();
    void thread_zext_ln41_fu_329_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
