// Seed: 3845356400
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  logic id_3;
  ;
  assign id_3 = -1'b0;
  assign id_3 = id_0 ? id_1 : id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri0 id_14,
    input wand id_15,
    output wor id_16,
    input tri id_17,
    input tri0 id_18,
    input uwire id_19,
    input uwire id_20
);
  logic [1 'b0 : -1] id_22;
  ;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
