# system info tb on 2023.04.24.13:31:52
system_info:
name,value
DEVICE,5CGXFC7C7F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1682317907
#
#
# Files generated for tb on 2023.04.24.13:31:52
files:
filepath,kind,attributes,module,is_top
simulation/tb.v,VERILOG,,tb,true
simulation/submodules/hls_sim_clock_reset.sv,SYSTEM_VERILOG,,hls_sim_clock_reset,false
simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
simulation/submodules/tb_concatenate_component_done_inst.sv,SYSTEM_VERILOG,,tb_concatenate_component_done_inst,false
simulation/submodules/tb_dut_component_dpi_controller_bind_conduit_fanout_inst.sv,SYSTEM_VERILOG,,tb_dut_component_dpi_controller_bind_conduit_fanout_inst,false
simulation/submodules/tb_dut_inst.v,VERILOG,,tb_dut_inst,false
simulation/submodules/hls_sim_main_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_main_dpi_controller,false
simulation/submodules/tb_split_component_start_inst.sv,SYSTEM_VERILOG,,tb_split_component_start_inst,false
simulation/submodules/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_stream_source_dpi_bfm,false
simulation/submodules/tb_irq_mapper.sv,SYSTEM_VERILOG,,tb_irq_mapper,false
simulation/submodules/dspba_library_ver.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_ecc_pkg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_data_fifo.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_fifo.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_ecc_decoder.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_ecc_encoder.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_ll_fifo.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_staging_reg.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_reset_handler.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_lfsr.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_mlab_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_parameter_assert.svh,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_pop.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_push.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_token_fifo_counter.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_pipeline.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_dspba_buffer.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_enable_sink.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iord.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iowr.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_loop_profiler.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/acl_reset_wire.v,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_function_wrapper.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_function.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_bb_B0_runOnce.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B0_runOnce_branch.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B0_runOnce_merge.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_bb_B1_start.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_iord_bl_call_unnamed_dut2_dut0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_iowr_bl_return_unnamed_dut4_dut0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_sfc_s_c0_in_wt_entry_s_c0_enter1_dut0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_dut0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_dut0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B1_start_merge_reg.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B1_start_branch.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_B1_start_merge.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_pipeline_keep_going_1_sr.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv,SYSTEM_VERILOG,,dut_internal,false
simulation/submodules/dut_internal.v,SYSTEM_VERILOG,,dut_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.clock_reset_inst,hls_sim_clock_reset
tb.component_dpi_controller_dut_inst,hls_sim_component_dpi_controller
tb.concatenate_component_done_inst,tb_concatenate_component_done_inst
tb.concatenate_component_wait_for_stream_writes_inst,tb_concatenate_component_done_inst
tb.dut_component_dpi_controller_bind_conduit_fanout_inst,tb_dut_component_dpi_controller_bind_conduit_fanout_inst
tb.dut_component_dpi_controller_enable_conduit_fanout_inst,tb_dut_component_dpi_controller_bind_conduit_fanout_inst
tb.dut_component_dpi_controller_implicit_ready_conduit_fanout_inst,tb_dut_component_dpi_controller_bind_conduit_fanout_inst
tb.dut_inst,tb_dut_inst
tb.dut_inst.dut_internal_inst,dut_internal
tb.main_dpi_controller_inst,hls_sim_main_dpi_controller
tb.split_component_start_inst,tb_split_component_start_inst
tb.stream_source_dpi_bfm_dut_x_inst,hls_sim_stream_source_dpi_bfm
tb.irq_mapper,tb_irq_mapper
