# Test FPGA Design

This design creates a simple kernel summing a constant value to an input array. The output of the kernl is readback from the hos    t machine.

***
*Test Infrastructure*
  + Internal node equipped with Intel Arria10 card (without dual-core ARM complex)
  + External cluster equipped with Intel Stratix10 (Nallatech N520) (with quad-core ARM complex)
