<!DOCTYPE html>

<html lang="en">
<head>
   <title>ECE547 - Project</title>
   <meta charset="utf-8">
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <link href="http://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" rel="stylesheet">
   <link href='https://fonts.googleapis.com/css?family=Lato' rel='stylesheet' type='text/css'>
   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.0/jquery.min.js"></script>
   <script src="http://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
   <!-- include myfile.css -->
   <link href="../../css/myfile.css" rel="stylesheet">
   <!-- script for google analytics -->
   <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
      ga('create', 'UA-82641964-1', 'auto');
      ga('send', 'pageview');
   </script>
</head>

<body>

   <div class="container">

      <div class="row">
         <div class="col-sm-12" style="text-align: center">
            <h2>320MHz Digital Phase Locked Loop</h2> 
            <h3>A project for ECE 547 "VLSI Design" - Fall Semester 2004<br> 
            Department of Electrical and Computer Engineering<br>
            University of Maine</h3> 
 
            <h3>Designed by: Patrick Spinney</h3> 
         </div>
      </div>

      <div class="row">
         <hr style="margin-top: 7px"/>
      </div>

      <div class="row">
         <div class="col-sm-5">
            <img src="chip.jpg" alt="microchip" class="img-responsive center-block" width="500px"> 
         </div>
         <div class="col-sm-7">
            <p> DPLLs (Digital Phase Locked Loop) are commonly used in communications systems. As part of an investigation into RFID technology, a DPLL suitable for low-cost, low-power applications is designed and layed out out in a 0.5um CMOS process.  It consists of a phase frequency detector, charge-pump filter, current-starved VCO, and a frequency divider.  It is designed to operate using a reference signal between 10MHz and 46MHz producing an output signal between 80MHz and 368MHz (nominal inout of 40MHz yeilds an output frequency of 320MHz). The DPLL is part of a three chip RFID transceiver systems and generates additional signals (10MHz, 0.625MHz and lock enable) for use in the system.</p>

            <p>The <a href="./Spinney_report.pdf"> project report</a> contains a description of the project, details of the design, simulation results, and layout.
         </div>
       </div>
      

      <div class="row">
         <hr />
      </div>

 <!--      <div class="row">
         <div id="foot" class="col-sm-12">
            <p style="text-align:center"><i>Copyright &#169; <span id="cr_year"></span> David E. Kotecki unless otherwise attributed.</i></p>
            <script>
            var year = new Date().getFullYear();
            var element = document.getElementById("cr_year");
            element.innerHTML = year;
            </script>

         </div>
      </div> -->

   </div><!--Ends the container class -->

</body>

</html>
