// Seed: 3043716600
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd17,
    parameter id_2 = 32'd92
) ();
  logic _id_1, _id_2;
  assign id_2[id_2] = 1;
  always @(negedge id_2 == id_1 - id_1[1 : id_2[id_1[1]]] or ~id_2) begin
    SystemTFIdentifier(1,, 1);
    id_2[id_2 : id_2] <= 1;
    id_1 = id_2;
    if (id_2) id_2 = id_2;
  end
  assign id_1 = {id_1[sample : 1'b0] == 1, id_2} ? id_2 : 1 == id_2 ? id_1 : id_1;
  assign id_1 = id_2;
endmodule
