-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DNN_DNN_Pipeline_VITIS_LOOP_143_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fc2_output_load : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    fc2_output_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    temp_output_ce0 : OUT STD_LOGIC;
    temp_output_we0 : OUT STD_LOGIC;
    temp_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1472_p_ce : OUT STD_LOGIC;
    grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1476_p_ce : OUT STD_LOGIC;
    grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1480_p_ce : OUT STD_LOGIC;
    grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1484_p_ce : OUT STD_LOGIC;
    grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1488_p_ce : OUT STD_LOGIC;
    grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1492_p_ce : OUT STD_LOGIC;
    grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1496_p_ce : OUT STD_LOGIC;
    grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1500_p_ce : OUT STD_LOGIC;
    grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1504_p_ce : OUT STD_LOGIC;
    grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1556_p_ce : OUT STD_LOGIC;
    grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1560_p_ce : OUT STD_LOGIC;
    grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1564_p_ce : OUT STD_LOGIC;
    grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1508_p_ce : OUT STD_LOGIC;
    grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1512_p_ce : OUT STD_LOGIC;
    grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1516_p_ce : OUT STD_LOGIC;
    grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1520_p_ce : OUT STD_LOGIC;
    grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1524_p_ce : OUT STD_LOGIC;
    grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1528_p_ce : OUT STD_LOGIC;
    grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1532_p_ce : OUT STD_LOGIC;
    grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1536_p_ce : OUT STD_LOGIC;
    grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1540_p_ce : OUT STD_LOGIC;
    grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1584_p_ce : OUT STD_LOGIC;
    grp_fu_1588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1588_p_ce : OUT STD_LOGIC;
    grp_fu_1592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1592_p_ce : OUT STD_LOGIC );
end;


architecture behav of DNN_DNN_Pipeline_VITIS_LOOP_143_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln143_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal output_weight_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_0_ce0 : STD_LOGIC;
    signal output_weight_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_1_ce0 : STD_LOGIC;
    signal output_weight_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_2_ce0 : STD_LOGIC;
    signal output_weight_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_3_ce0 : STD_LOGIC;
    signal output_weight_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_4_ce0 : STD_LOGIC;
    signal output_weight_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_5_ce0 : STD_LOGIC;
    signal output_weight_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_6_ce0 : STD_LOGIC;
    signal output_weight_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_7_ce0 : STD_LOGIC;
    signal output_weight_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_8_ce0 : STD_LOGIC;
    signal output_weight_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_9_ce0 : STD_LOGIC;
    signal output_weight_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_10_ce0 : STD_LOGIC;
    signal output_weight_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_weight_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_weight_11_ce0 : STD_LOGIC;
    signal output_weight_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_5_cast_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast_reg_542_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul2_reg_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_s_reg_583 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_1_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_2_reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_2_reg_623 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_3_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_3_reg_643 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_4_reg_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_4_reg_663 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_5_reg_668 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_5_reg_683 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_6_reg_688 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_6_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_7_reg_708 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_7_reg_723 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_8_reg_728 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_8_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_9_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_9_reg_763 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_s_reg_768 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_s_reg_783 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_10_reg_788 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_10_reg_793 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_798 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_82 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln143_fu_455_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component DNN_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fexp_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    output_weight_0_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_0_address0,
        ce0 => output_weight_0_ce0,
        q0 => output_weight_0_q0);

    output_weight_1_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_1_address0,
        ce0 => output_weight_1_ce0,
        q0 => output_weight_1_q0);

    output_weight_2_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_2_address0,
        ce0 => output_weight_2_ce0,
        q0 => output_weight_2_q0);

    output_weight_3_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_3_address0,
        ce0 => output_weight_3_ce0,
        q0 => output_weight_3_q0);

    output_weight_4_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_4_address0,
        ce0 => output_weight_4_ce0,
        q0 => output_weight_4_q0);

    output_weight_5_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_5_address0,
        ce0 => output_weight_5_ce0,
        q0 => output_weight_5_q0);

    output_weight_6_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_6_address0,
        ce0 => output_weight_6_ce0,
        q0 => output_weight_6_q0);

    output_weight_7_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_7_address0,
        ce0 => output_weight_7_ce0,
        q0 => output_weight_7_q0);

    output_weight_8_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_8_address0,
        ce0 => output_weight_8_ce0,
        q0 => output_weight_8_q0);

    output_weight_9_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_9_address0,
        ce0 => output_weight_9_ce0,
        q0 => output_weight_9_q0);

    output_weight_10_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_10_address0,
        ce0 => output_weight_10_ce0,
        q0 => output_weight_10_q0);

    output_weight_11_U : component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_weight_11_address0,
        ce0 => output_weight_11_ce0,
        q0 => output_weight_11_q0);

    fexp_32ns_32ns_32_4_full_dsp_1_U234 : component DNN_fexp_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => sum_11_10_reg_793,
        ce => ap_const_logic_1,
        dout => grp_fu_436_p2);

    flow_control_loop_pipe_sequential_init_U : component DNN_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter42_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln143_fu_449_p2 = ap_const_lv1_0))) then 
                    i_fu_82 <= add_ln143_fu_455_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_82 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    i_5_cast_reg_542_pp0_iter10_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter9_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter11_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter10_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter12_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter11_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter13_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter12_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter14_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter13_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter15_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter14_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter16_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter15_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter17_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter16_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter18_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter17_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter19_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter18_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter20_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter19_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter21_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter20_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter22_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter21_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter23_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter22_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter24_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter23_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter25_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter24_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter26_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter25_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter27_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter26_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter28_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter27_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter29_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter28_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter2_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter1_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter30_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter29_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter31_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter30_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter32_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter31_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter33_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter32_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter34_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter33_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter35_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter34_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter36_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter35_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter37_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter36_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter38_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter37_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter39_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter38_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter3_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter2_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter40_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter39_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter41_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter40_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter42_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter41_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter4_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter3_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter5_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter4_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter6_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter5_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter7_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter6_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter8_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter7_reg(3 downto 0);
                    i_5_cast_reg_542_pp0_iter9_reg(3 downto 0) <= i_5_cast_reg_542_pp0_iter8_reg(3 downto 0);
                mul2_10_reg_788 <= grp_fu_1592_p_dout0;
                mul2_1_reg_588 <= grp_fu_1512_p_dout0;
                mul2_2_reg_608 <= grp_fu_1516_p_dout0;
                mul2_3_reg_628 <= grp_fu_1520_p_dout0;
                mul2_4_reg_648 <= grp_fu_1524_p_dout0;
                mul2_5_reg_668 <= grp_fu_1528_p_dout0;
                mul2_6_reg_688 <= grp_fu_1532_p_dout0;
                mul2_7_reg_708 <= grp_fu_1536_p_dout0;
                mul2_8_reg_728 <= grp_fu_1540_p_dout0;
                mul2_9_reg_748 <= grp_fu_1584_p_dout0;
                mul2_reg_568 <= grp_fu_1508_p_dout0;
                mul2_s_reg_768 <= grp_fu_1588_p_dout0;
                sum_11_10_reg_793 <= grp_fu_1564_p_dout0;
                sum_11_1_reg_603 <= grp_fu_1476_p_dout0;
                sum_11_2_reg_623 <= grp_fu_1480_p_dout0;
                sum_11_3_reg_643 <= grp_fu_1484_p_dout0;
                sum_11_4_reg_663 <= grp_fu_1488_p_dout0;
                sum_11_5_reg_683 <= grp_fu_1492_p_dout0;
                sum_11_6_reg_703 <= grp_fu_1496_p_dout0;
                sum_11_7_reg_723 <= grp_fu_1500_p_dout0;
                sum_11_8_reg_743 <= grp_fu_1504_p_dout0;
                sum_11_9_reg_763 <= grp_fu_1556_p_dout0;
                sum_11_s_reg_783 <= grp_fu_1560_p_dout0;
                sum_s_reg_583 <= grp_fu_1472_p_dout0;
                tmp_reg_798 <= grp_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    i_5_cast_reg_542_pp0_iter1_reg(3 downto 0) <= i_5_cast_reg_542(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln143_fu_449_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    i_5_cast_reg_542(3 downto 0) <= i_5_cast_fu_461_p1(3 downto 0);
            end if;
        end if;
    end process;
    i_5_cast_reg_542(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter3_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter4_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter5_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter6_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter7_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter8_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter9_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter10_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter11_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter12_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter13_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter14_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter15_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter16_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter17_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter18_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter19_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter20_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter21_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter22_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter23_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter24_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter25_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter26_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter27_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter28_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter29_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter30_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter31_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter32_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter33_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter34_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter35_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter36_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter37_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter38_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter39_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter40_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter41_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    i_5_cast_reg_542_pp0_iter42_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln143_fu_455_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_4) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln143_fu_449_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln143_fu_449_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter42_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter42_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_82, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_4 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_4 <= i_fu_82;
        end if; 
    end process;

    grp_fu_1472_p_ce <= ap_const_logic_1;
    grp_fu_1472_p_din0 <= mul2_reg_568;
    grp_fu_1472_p_din1 <= ap_const_lv32_0;
    grp_fu_1472_p_opcode <= ap_const_lv2_0;
    grp_fu_1476_p_ce <= ap_const_logic_1;
    grp_fu_1476_p_din0 <= sum_s_reg_583;
    grp_fu_1476_p_din1 <= mul2_1_reg_588;
    grp_fu_1476_p_opcode <= ap_const_lv2_0;
    grp_fu_1480_p_ce <= ap_const_logic_1;
    grp_fu_1480_p_din0 <= sum_11_1_reg_603;
    grp_fu_1480_p_din1 <= mul2_2_reg_608;
    grp_fu_1480_p_opcode <= ap_const_lv2_0;
    grp_fu_1484_p_ce <= ap_const_logic_1;
    grp_fu_1484_p_din0 <= sum_11_2_reg_623;
    grp_fu_1484_p_din1 <= mul2_3_reg_628;
    grp_fu_1484_p_opcode <= ap_const_lv2_0;
    grp_fu_1488_p_ce <= ap_const_logic_1;
    grp_fu_1488_p_din0 <= sum_11_3_reg_643;
    grp_fu_1488_p_din1 <= mul2_4_reg_648;
    grp_fu_1488_p_opcode <= ap_const_lv2_0;
    grp_fu_1492_p_ce <= ap_const_logic_1;
    grp_fu_1492_p_din0 <= sum_11_4_reg_663;
    grp_fu_1492_p_din1 <= mul2_5_reg_668;
    grp_fu_1492_p_opcode <= ap_const_lv2_0;
    grp_fu_1496_p_ce <= ap_const_logic_1;
    grp_fu_1496_p_din0 <= sum_11_5_reg_683;
    grp_fu_1496_p_din1 <= mul2_6_reg_688;
    grp_fu_1496_p_opcode <= ap_const_lv2_0;
    grp_fu_1500_p_ce <= ap_const_logic_1;
    grp_fu_1500_p_din0 <= sum_11_6_reg_703;
    grp_fu_1500_p_din1 <= mul2_7_reg_708;
    grp_fu_1500_p_opcode <= ap_const_lv2_0;
    grp_fu_1504_p_ce <= ap_const_logic_1;
    grp_fu_1504_p_din0 <= sum_11_7_reg_723;
    grp_fu_1504_p_din1 <= mul2_8_reg_728;
    grp_fu_1504_p_opcode <= ap_const_lv2_0;
    grp_fu_1508_p_ce <= ap_const_logic_1;
    grp_fu_1508_p_din0 <= fc2_output_load;
    grp_fu_1508_p_din1 <= output_weight_0_q0;
    grp_fu_1512_p_ce <= ap_const_logic_1;
    grp_fu_1512_p_din0 <= fc2_output_load_1;
    grp_fu_1512_p_din1 <= output_weight_1_q0;
    grp_fu_1516_p_ce <= ap_const_logic_1;
    grp_fu_1516_p_din0 <= fc2_output_load_2;
    grp_fu_1516_p_din1 <= output_weight_2_q0;
    grp_fu_1520_p_ce <= ap_const_logic_1;
    grp_fu_1520_p_din0 <= fc2_output_load_3;
    grp_fu_1520_p_din1 <= output_weight_3_q0;
    grp_fu_1524_p_ce <= ap_const_logic_1;
    grp_fu_1524_p_din0 <= fc2_output_load_4;
    grp_fu_1524_p_din1 <= output_weight_4_q0;
    grp_fu_1528_p_ce <= ap_const_logic_1;
    grp_fu_1528_p_din0 <= fc2_output_load_5;
    grp_fu_1528_p_din1 <= output_weight_5_q0;
    grp_fu_1532_p_ce <= ap_const_logic_1;
    grp_fu_1532_p_din0 <= fc2_output_load_6;
    grp_fu_1532_p_din1 <= output_weight_6_q0;
    grp_fu_1536_p_ce <= ap_const_logic_1;
    grp_fu_1536_p_din0 <= fc2_output_load_7;
    grp_fu_1536_p_din1 <= output_weight_7_q0;
    grp_fu_1540_p_ce <= ap_const_logic_1;
    grp_fu_1540_p_din0 <= fc2_output_load_8;
    grp_fu_1540_p_din1 <= output_weight_8_q0;
    grp_fu_1556_p_ce <= ap_const_logic_1;
    grp_fu_1556_p_din0 <= sum_11_8_reg_743;
    grp_fu_1556_p_din1 <= mul2_9_reg_748;
    grp_fu_1556_p_opcode <= ap_const_lv2_0;
    grp_fu_1560_p_ce <= ap_const_logic_1;
    grp_fu_1560_p_din0 <= sum_11_9_reg_763;
    grp_fu_1560_p_din1 <= mul2_s_reg_768;
    grp_fu_1560_p_opcode <= ap_const_lv2_0;
    grp_fu_1564_p_ce <= ap_const_logic_1;
    grp_fu_1564_p_din0 <= sum_11_s_reg_783;
    grp_fu_1564_p_din1 <= mul2_10_reg_788;
    grp_fu_1564_p_opcode <= ap_const_lv2_0;
    grp_fu_1584_p_ce <= ap_const_logic_1;
    grp_fu_1584_p_din0 <= fc2_output_load_9;
    grp_fu_1584_p_din1 <= output_weight_9_q0;
    grp_fu_1588_p_ce <= ap_const_logic_1;
    grp_fu_1588_p_din0 <= fc2_output_load_10;
    grp_fu_1588_p_din1 <= output_weight_10_q0;
    grp_fu_1592_p_ce <= ap_const_logic_1;
    grp_fu_1592_p_din0 <= fc2_output_load_11;
    grp_fu_1592_p_din1 <= output_weight_11_q0;
    i_5_cast_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_4),64));
    icmp_ln143_fu_449_p2 <= "1" when (ap_sig_allocacmp_i_4 = ap_const_lv4_A) else "0";
    output_weight_0_address0 <= i_5_cast_fu_461_p1(4 - 1 downto 0);

    output_weight_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_weight_0_ce0 <= ap_const_logic_1;
        else 
            output_weight_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_10_address0 <= i_5_cast_reg_542_pp0_iter29_reg(4 - 1 downto 0);

    output_weight_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter30, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then 
            output_weight_10_ce0 <= ap_const_logic_1;
        else 
            output_weight_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_11_address0 <= i_5_cast_reg_542_pp0_iter32_reg(4 - 1 downto 0);

    output_weight_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter33, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then 
            output_weight_11_ce0 <= ap_const_logic_1;
        else 
            output_weight_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_1_address0 <= i_5_cast_reg_542_pp0_iter2_reg(4 - 1 downto 0);

    output_weight_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_1_ce0 <= ap_const_logic_1;
        else 
            output_weight_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_2_address0 <= i_5_cast_reg_542_pp0_iter5_reg(4 - 1 downto 0);

    output_weight_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_2_ce0 <= ap_const_logic_1;
        else 
            output_weight_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_3_address0 <= i_5_cast_reg_542_pp0_iter8_reg(4 - 1 downto 0);

    output_weight_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_3_ce0 <= ap_const_logic_1;
        else 
            output_weight_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_4_address0 <= i_5_cast_reg_542_pp0_iter11_reg(4 - 1 downto 0);

    output_weight_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_4_ce0 <= ap_const_logic_1;
        else 
            output_weight_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_5_address0 <= i_5_cast_reg_542_pp0_iter14_reg(4 - 1 downto 0);

    output_weight_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_5_ce0 <= ap_const_logic_1;
        else 
            output_weight_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_6_address0 <= i_5_cast_reg_542_pp0_iter17_reg(4 - 1 downto 0);

    output_weight_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_6_ce0 <= ap_const_logic_1;
        else 
            output_weight_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_7_address0 <= i_5_cast_reg_542_pp0_iter20_reg(4 - 1 downto 0);

    output_weight_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_7_ce0 <= ap_const_logic_1;
        else 
            output_weight_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_8_address0 <= i_5_cast_reg_542_pp0_iter23_reg(4 - 1 downto 0);

    output_weight_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            output_weight_8_ce0 <= ap_const_logic_1;
        else 
            output_weight_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_weight_9_address0 <= i_5_cast_reg_542_pp0_iter26_reg(4 - 1 downto 0);

    output_weight_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter27, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            output_weight_9_ce0 <= ap_const_logic_1;
        else 
            output_weight_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    temp_output_address0 <= i_5_cast_reg_542_pp0_iter42_reg(4 - 1 downto 0);

    temp_output_ce0_assign_proc : process(ap_enable_reg_pp0_iter43, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then 
            temp_output_ce0 <= ap_const_logic_1;
        else 
            temp_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    temp_output_d0 <= tmp_reg_798;

    temp_output_we0_assign_proc : process(ap_enable_reg_pp0_iter43, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then 
            temp_output_we0 <= ap_const_logic_1;
        else 
            temp_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
