
I2S_Mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004498  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800462c  0800462c  0000562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046b8  080046b8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080046b8  080046b8  000056b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046c0  080046c0  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046c0  080046c0  000056c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046c4  080046c4  000056c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080046c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000140  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000014c  2000014c  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000d609  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000005e  00000000  00000000  00013645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0000c214  00000000  00000000  000136a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001ee8  00000000  00000000  0001f8b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000008f8  00000000  00000000  000217a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c17ba  00000000  00000000  00022098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000006de  00000000  00000000  000e3852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002013f  00000000  00000000  000e3f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0010406f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000234c  00000000  00000000  001040b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004614 	.word	0x08004614

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004614 	.word	0x08004614

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80001e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800021c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80001e8:	f000 fb98 	bl	800091c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001ec:	480c      	ldr	r0, [pc, #48]	@ (8000220 <LoopForever+0x6>)
  ldr r1, =_edata
 80001ee:	490d      	ldr	r1, [pc, #52]	@ (8000224 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000228 <LoopForever+0xe>)
  movs r3, #0
 80001f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001f4:	e002      	b.n	80001fc <LoopCopyDataInit>

080001f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001fa:	3304      	adds	r3, #4

080001fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000200:	d3f9      	bcc.n	80001f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000202:	4a0a      	ldr	r2, [pc, #40]	@ (800022c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000204:	4c0a      	ldr	r4, [pc, #40]	@ (8000230 <LoopForever+0x16>)
  movs r3, #0
 8000206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000208:	e001      	b.n	800020e <LoopFillZerobss>

0800020a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800020a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800020c:	3204      	adds	r2, #4

0800020e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800020e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000210:	d3fb      	bcc.n	800020a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000212:	f004 f9db 	bl	80045cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000216:	f000 f80e 	bl	8000236 <main>

0800021a <LoopForever>:

LoopForever:
    b LoopForever
 800021a:	e7fe      	b.n	800021a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800021c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000224:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000228:	080046c8 	.word	0x080046c8
  ldr r2, =_sbss
 800022c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000230:	2000014c 	.word	0x2000014c

08000234 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000234:	e7fe      	b.n	8000234 <ADC1_2_IRQHandler>

08000236 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000236:	b580      	push	{r7, lr}
 8000238:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f000 fb81 	bl	8000940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f80b 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 f8e7 	bl	8000414 <MX_GPIO_Init>
  MX_DMA_Init();
 8000246:	f000 f8c7 	bl	80003d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800024a:	f000 f895 	bl	8000378 <MX_USART2_UART_Init>
  MX_I2S2_Init();
 800024e:	f000 f865 	bl	800031c <MX_I2S2_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    serial_recorder_loop();
 8000252:	f000 f96d 	bl	8000530 <serial_recorder_loop>
 8000256:	e7fc      	b.n	8000252 <main+0x1c>

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b0a6      	sub	sp, #152	@ 0x98
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000262:	2228      	movs	r2, #40	@ 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f004 f9a7 	bl	80045ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2258      	movs	r2, #88	@ 0x58
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f004 f999 	bl	80045ba <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000288:	2302      	movs	r3, #2
 800028a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	2301      	movs	r3, #1
 800028e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000290:	2310      	movs	r3, #16
 8000292:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80002a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002b6:	4618      	mov	r0, r3
 80002b8:	f002 f866 	bl	8002388 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c2:	f000 f915 	bl	80004f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ca:	2302      	movs	r3, #2
 80002cc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002e0:	2102      	movs	r1, #2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f003 f874 	bl	80033d0 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002ee:	f000 f8ff 	bl	80004f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S|RCC_PERIPHCLK_USART2;
 80002f2:	f240 2302 	movw	r3, #514	@ 0x202
 80002f6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
 80002fc:	2300      	movs	r3, #0
 80002fe:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	4618      	mov	r0, r3
 8000304:	f003 fa76 	bl	80037f4 <HAL_RCCEx_PeriphCLKConfig>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800030e:	f000 f8ef 	bl	80004f0 <Error_Handler>
  }
}
 8000312:	bf00      	nop
 8000314:	3798      	adds	r7, #152	@ 0x98
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000320:	4b13      	ldr	r3, [pc, #76]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000322:	4a14      	ldr	r2, [pc, #80]	@ (8000374 <MX_I2S2_Init+0x58>)
 8000324:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000326:	4b12      	ldr	r3, [pc, #72]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000328:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800032c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800032e:	4b10      	ldr	r3, [pc, #64]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000334:	4b0e      	ldr	r3, [pc, #56]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000336:	2203      	movs	r2, #3
 8000338:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800033a:	4b0d      	ldr	r3, [pc, #52]	@ (8000370 <MX_I2S2_Init+0x54>)
 800033c:	2200      	movs	r2, #0
 800033e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000342:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000346:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000348:	4b09      	ldr	r3, [pc, #36]	@ (8000370 <MX_I2S2_Init+0x54>)
 800034a:	2200      	movs	r2, #0
 800034c:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_SYSCLK;
 800034e:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000350:	2202      	movs	r2, #2
 8000352:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000354:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <MX_I2S2_Init+0x54>)
 8000356:	2200      	movs	r2, #0
 8000358:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800035a:	4805      	ldr	r0, [pc, #20]	@ (8000370 <MX_I2S2_Init+0x54>)
 800035c:	f001 f836 	bl	80013cc <HAL_I2S_Init>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000366:	f000 f8c3 	bl	80004f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	20000028 	.word	0x20000028
 8000374:	40003800 	.word	0x40003800

08000378 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800037c:	4b14      	ldr	r3, [pc, #80]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 800037e:	4a15      	ldr	r2, [pc, #84]	@ (80003d4 <MX_USART2_UART_Init+0x5c>)
 8000380:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 8000382:	4b13      	ldr	r3, [pc, #76]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 8000384:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000388:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800038a:	4b11      	ldr	r3, [pc, #68]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 800038c:	2200      	movs	r2, #0
 800038e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000390:	4b0f      	ldr	r3, [pc, #60]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 8000392:	2200      	movs	r2, #0
 8000394:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000396:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 8000398:	2200      	movs	r2, #0
 800039a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 800039e:	220c      	movs	r2, #12
 80003a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a2:	4b0b      	ldr	r3, [pc, #44]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003a8:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ae:	4b08      	ldr	r3, [pc, #32]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ba:	4805      	ldr	r0, [pc, #20]	@ (80003d0 <MX_USART2_UART_Init+0x58>)
 80003bc:	f003 fc36 	bl	8003c2c <HAL_UART_Init>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003c6:	f000 f893 	bl	80004f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ca:	bf00      	nop
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	200000b4 	.word	0x200000b4
 80003d4:	40004400 	.word	0x40004400

080003d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <MX_DMA_Init+0x38>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000410 <MX_DMA_Init+0x38>)
 80003e4:	f043 0301 	orr.w	r3, r3, #1
 80003e8:	6153      	str	r3, [r2, #20]
 80003ea:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <MX_DMA_Init+0x38>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f003 0301 	and.w	r3, r3, #1
 80003f2:	607b      	str	r3, [r7, #4]
 80003f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2100      	movs	r1, #0
 80003fa:	200e      	movs	r0, #14
 80003fc:	f000 fc05 	bl	8000c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000400:	200e      	movs	r0, #14
 8000402:	f000 fc1e 	bl	8000c42 <HAL_NVIC_EnableIRQ>

}
 8000406:	bf00      	nop
 8000408:	3708      	adds	r7, #8
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000

08000414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b08a      	sub	sp, #40	@ 0x28
 8000418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041a:	f107 0314 	add.w	r3, r7, #20
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]
 8000428:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800042a:	4b2f      	ldr	r3, [pc, #188]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	4a2e      	ldr	r2, [pc, #184]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000430:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000434:	6153      	str	r3, [r2, #20]
 8000436:	4b2c      	ldr	r3, [pc, #176]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800043e:	613b      	str	r3, [r7, #16]
 8000440:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000442:	4b29      	ldr	r3, [pc, #164]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000444:	695b      	ldr	r3, [r3, #20]
 8000446:	4a28      	ldr	r2, [pc, #160]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000448:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800044c:	6153      	str	r3, [r2, #20]
 800044e:	4b26      	ldr	r3, [pc, #152]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045a:	4b23      	ldr	r3, [pc, #140]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	4a22      	ldr	r2, [pc, #136]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000464:	6153      	str	r3, [r2, #20]
 8000466:	4b20      	ldr	r3, [pc, #128]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800046e:	60bb      	str	r3, [r7, #8]
 8000470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000472:	4b1d      	ldr	r3, [pc, #116]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	4a1c      	ldr	r2, [pc, #112]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800047c:	6153      	str	r3, [r2, #20]
 800047e:	4b1a      	ldr	r3, [pc, #104]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000486:	607b      	str	r3, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2120      	movs	r1, #32
 800048e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000492:	f000 ff6b 	bl	800136c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000496:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800049a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800049c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80004a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a2:	2300      	movs	r3, #0
 80004a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004a6:	f107 0314 	add.w	r3, r7, #20
 80004aa:	4619      	mov	r1, r3
 80004ac:	480f      	ldr	r0, [pc, #60]	@ (80004ec <MX_GPIO_Init+0xd8>)
 80004ae:	f000 fdd3 	bl	8001058 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004b2:	2320      	movs	r3, #32
 80004b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2300      	movs	r3, #0
 80004c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004cc:	f000 fdc4 	bl	8001058 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80004d0:	2200      	movs	r2, #0
 80004d2:	2100      	movs	r1, #0
 80004d4:	2028      	movs	r0, #40	@ 0x28
 80004d6:	f000 fb98 	bl	8000c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004da:	2028      	movs	r0, #40	@ 0x28
 80004dc:	f000 fbb1 	bl	8000c42 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004e0:	bf00      	nop
 80004e2:	3728      	adds	r7, #40	@ 0x28
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	40021000 	.word	0x40021000
 80004ec:	48000800 	.word	0x48000800

080004f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f4:	b672      	cpsid	i
}
 80004f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f8:	bf00      	nop
 80004fa:	e7fd      	b.n	80004f8 <Error_Handler+0x8>

080004fc <update_status_led>:
/**
 * @brief  Update the status LED to indicate recording state.
 * @param  recording: true if recording, false otherwise
 */
static inline void update_status_led(bool recording)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	71fb      	strb	r3, [r7, #7]
    if (recording)
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d006      	beq.n	800051a <update_status_led+0x1e>
    {
        // Turn ON status LED (e.g., LD2)
        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800050c:	2201      	movs	r2, #1
 800050e:	2120      	movs	r1, #32
 8000510:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000514:	f000 ff2a 	bl	800136c <HAL_GPIO_WritePin>
    else
    {
        // Turn OFF status LED
        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
    }
}
 8000518:	e005      	b.n	8000526 <update_status_led+0x2a>
        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800051a:	2200      	movs	r2, #0
 800051c:	2120      	movs	r1, #32
 800051e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000522:	f000 ff23 	bl	800136c <HAL_GPIO_WritePin>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
	...

08000530 <serial_recorder_loop>:
/**
 * @brief  Main loop for the serial microphone recorder.
 *         Handles initialization and waits for user input (button interrupt).
 */
void serial_recorder_loop(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
    // Initialize state
    is_recording = false;
 8000534:	4b08      	ldr	r3, [pc, #32]	@ (8000558 <serial_recorder_loop+0x28>)
 8000536:	2200      	movs	r2, #0
 8000538:	701a      	strb	r2, [r3, #0]
    update_status_led(is_recording);
 800053a:	4b07      	ldr	r3, [pc, #28]	@ (8000558 <serial_recorder_loop+0x28>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	b2db      	uxtb	r3, r3
 8000540:	4618      	mov	r0, r3
 8000542:	f7ff ffdb 	bl	80004fc <update_status_led>
    memset(i2s_stereo_samples, 0, sizeof(i2s_stereo_samples));
 8000546:	2208      	movs	r2, #8
 8000548:	2100      	movs	r1, #0
 800054a:	4804      	ldr	r0, [pc, #16]	@ (800055c <serial_recorder_loop+0x2c>)
 800054c:	f004 f835 	bl	80045ba <memset>

    while(1)
    {
        // Main loop does nothing; start/stop is interrupt-driven
        HAL_Delay(1);
 8000550:	2001      	movs	r0, #1
 8000552:	f000 fa5b 	bl	8000a0c <HAL_Delay>
 8000556:	e7fb      	b.n	8000550 <serial_recorder_loop+0x20>
 8000558:	2000013c 	.word	0x2000013c
 800055c:	20000140 	.word	0x20000140

08000560 <mic_start>:
/**
 * @brief  Start microphone acquisition using I2S DMA.
 *         Updates state and notifies via UART.
 */
static void mic_start(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
    if (!is_recording)
 8000566:	4b1b      	ldr	r3, [pc, #108]	@ (80005d4 <mic_start+0x74>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	b2db      	uxtb	r3, r3
 800056c:	f083 0301 	eor.w	r3, r3, #1
 8000570:	b2db      	uxtb	r3, r3
 8000572:	2b00      	cmp	r3, #0
 8000574:	d029      	beq.n	80005ca <mic_start+0x6a>
    {
        // Start I2S DMA reception (2 words, 24 bits each)
        if (HAL_I2S_Receive_DMA(&hi2s2, i2s_stereo_samples, 2U) == HAL_OK)
 8000576:	2202      	movs	r2, #2
 8000578:	4917      	ldr	r1, [pc, #92]	@ (80005d8 <mic_start+0x78>)
 800057a:	4818      	ldr	r0, [pc, #96]	@ (80005dc <mic_start+0x7c>)
 800057c:	f001 f884 	bl	8001688 <HAL_I2S_Receive_DMA>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d115      	bne.n	80005b2 <mic_start+0x52>
        {
           is_recording = true;
 8000586:	4b13      	ldr	r3, [pc, #76]	@ (80005d4 <mic_start+0x74>)
 8000588:	2201      	movs	r2, #1
 800058a:	701a      	strb	r2, [r3, #0]
           update_status_led(is_recording);
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <mic_start+0x74>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff ffb2 	bl	80004fc <update_status_led>

           // Notify host that acquisition has started
           const char* msg = "Mic acquisition: START\r\n";
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <mic_start+0x80>)
 800059a:	603b      	str	r3, [r7, #0]
           HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100U);
 800059c:	6838      	ldr	r0, [r7, #0]
 800059e:	f7ff fe19 	bl	80001d4 <strlen>
 80005a2:	4603      	mov	r3, r0
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	2364      	movs	r3, #100	@ 0x64
 80005a8:	6839      	ldr	r1, [r7, #0]
 80005aa:	480e      	ldr	r0, [pc, #56]	@ (80005e4 <mic_start+0x84>)
 80005ac:	f003 fb8c 	bl	8003cc8 <HAL_UART_Transmit>
           // Notify host of error
           const char* msg = "Mic acquisition: START ERROR\r\n";
           HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100U);
        }
    } 
}
 80005b0:	e00b      	b.n	80005ca <mic_start+0x6a>
           const char* msg = "Mic acquisition: START ERROR\r\n";
 80005b2:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <mic_start+0x88>)
 80005b4:	607b      	str	r3, [r7, #4]
           HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100U);
 80005b6:	6878      	ldr	r0, [r7, #4]
 80005b8:	f7ff fe0c 	bl	80001d4 <strlen>
 80005bc:	4603      	mov	r3, r0
 80005be:	b29a      	uxth	r2, r3
 80005c0:	2364      	movs	r3, #100	@ 0x64
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	4807      	ldr	r0, [pc, #28]	@ (80005e4 <mic_start+0x84>)
 80005c6:	f003 fb7f 	bl	8003cc8 <HAL_UART_Transmit>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000013c 	.word	0x2000013c
 80005d8:	20000140 	.word	0x20000140
 80005dc:	20000028 	.word	0x20000028
 80005e0:	0800462c 	.word	0x0800462c
 80005e4:	200000b4 	.word	0x200000b4
 80005e8:	08004648 	.word	0x08004648

080005ec <mic_stop>:
/**
 * @brief  Stop microphone acquisition and DMA.
 *         Updates state and notifies via UART.
 */
static void mic_stop(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
    if (is_recording)
 80005f2:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <mic_stop+0x48>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d017      	beq.n	800062c <mic_stop+0x40>
    {
        // Stop I2S DMA
        HAL_I2S_DMAStop(&hi2s2);
 80005fc:	480e      	ldr	r0, [pc, #56]	@ (8000638 <mic_stop+0x4c>)
 80005fe:	f001 f8fb 	bl	80017f8 <HAL_I2S_DMAStop>
        is_recording = false;
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <mic_stop+0x48>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
        update_status_led(is_recording);
 8000608:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <mic_stop+0x48>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff74 	bl	80004fc <update_status_led>

        // Notify host that acquisition has stopped
        const char* msg = "Mic acquisition: STOP\r\n";
 8000614:	4b09      	ldr	r3, [pc, #36]	@ (800063c <mic_stop+0x50>)
 8000616:	607b      	str	r3, [r7, #4]
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100U);
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fddb 	bl	80001d4 <strlen>
 800061e:	4603      	mov	r3, r0
 8000620:	b29a      	uxth	r2, r3
 8000622:	2364      	movs	r3, #100	@ 0x64
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4806      	ldr	r0, [pc, #24]	@ (8000640 <mic_stop+0x54>)
 8000628:	f003 fb4e 	bl	8003cc8 <HAL_UART_Transmit>
    }
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000013c 	.word	0x2000013c
 8000638:	20000028 	.word	0x20000028
 800063c:	08004668 	.word	0x08004668
 8000640:	200000b4 	.word	0x200000b4

08000644 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback (button press).
 *         Toggles recording state on user button (B1) press.
 * @param  GPIO_Pin: Specifies the pins connected EXTI line
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == B1_Pin)
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000654:	d109      	bne.n	800066a <HAL_GPIO_EXTI_Callback+0x26>
    {
        // Toggle recording state on button press
        if (is_recording)
 8000656:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <HAL_GPIO_EXTI_Callback+0x30>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	b2db      	uxtb	r3, r3
 800065c:	2b00      	cmp	r3, #0
 800065e:	d002      	beq.n	8000666 <HAL_GPIO_EXTI_Callback+0x22>
        {
            mic_stop();
 8000660:	f7ff ffc4 	bl	80005ec <mic_stop>
        else
        {
            mic_start();
        }
    }
}
 8000664:	e001      	b.n	800066a <HAL_GPIO_EXTI_Callback+0x26>
            mic_start();
 8000666:	f7ff ff7b 	bl	8000560 <mic_start>
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000013c 	.word	0x2000013c

08000678 <HAL_I2S_RxCpltCallback>:
 *         Called when a block of I2S data is received.
 *         Sends the received samples over UART.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
    // Only process if this is our I2S instance
    if(hi2s->Instance != hi2s2.Instance)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <HAL_I2S_RxCpltCallback+0x64>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	429a      	cmp	r2, r3
 800068a:	d121      	bne.n	80006d0 <HAL_I2S_RxCpltCallback+0x58>
    {
        return; // Not our I2S instance
    }

    // Only process if currently recording
    if(is_recording == false)
 800068c:	4b14      	ldr	r3, [pc, #80]	@ (80006e0 <HAL_I2S_RxCpltCallback+0x68>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b2db      	uxtb	r3, r3
 8000692:	f083 0301 	eor.w	r3, r3, #1
 8000696:	b2db      	uxtb	r3, r3
 8000698:	2b00      	cmp	r3, #0
 800069a:	d11b      	bne.n	80006d4 <HAL_I2S_RxCpltCallback+0x5c>
        return; // Not recording, ignore
    }

    // Prepare buffer to send left and right channel data (high byte, low byte, high byte, newline)
    uint8_t send_buffer[4];
    send_buffer[0] = (uint8_t)( (i2s_stereo_samples[0] >> 8) & 0x00FFU ); // Left channel high byte
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <HAL_I2S_RxCpltCallback+0x6c>)
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	733b      	strb	r3, [r7, #12]
    send_buffer[1] = (uint8_t)( (i2s_stereo_samples[0])      & 0x00FFU ); // Left channel low byte
 80006a8:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <HAL_I2S_RxCpltCallback+0x6c>)
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	737b      	strb	r3, [r7, #13]
    send_buffer[2] = (uint8_t)( (i2s_stereo_samples[1] >> 8) & 0x00FFU ); // Right channel high byte
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <HAL_I2S_RxCpltCallback+0x6c>)
 80006b2:	885b      	ldrh	r3, [r3, #2]
 80006b4:	0a1b      	lsrs	r3, r3, #8
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	73bb      	strb	r3, [r7, #14]
    send_buffer[3] = '\n'; // Newline for framing
 80006bc:	230a      	movs	r3, #10
 80006be:	73fb      	strb	r3, [r7, #15]

    // Transmit audio sample over UART
    HAL_UART_Transmit(&huart2, send_buffer, sizeof(send_buffer), 10U);
 80006c0:	f107 010c 	add.w	r1, r7, #12
 80006c4:	230a      	movs	r3, #10
 80006c6:	2204      	movs	r2, #4
 80006c8:	4807      	ldr	r0, [pc, #28]	@ (80006e8 <HAL_I2S_RxCpltCallback+0x70>)
 80006ca:	f003 fafd 	bl	8003cc8 <HAL_UART_Transmit>
 80006ce:	e002      	b.n	80006d6 <HAL_I2S_RxCpltCallback+0x5e>
        return; // Not our I2S instance
 80006d0:	bf00      	nop
 80006d2:	e000      	b.n	80006d6 <HAL_I2S_RxCpltCallback+0x5e>
        return; // Not recording, ignore
 80006d4:	bf00      	nop
}
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000028 	.word	0x20000028
 80006e0:	2000013c 	.word	0x2000013c
 80006e4:	20000140 	.word	0x20000140
 80006e8:	200000b4 	.word	0x200000b4

080006ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <HAL_MspInit+0x44>)
 80006f4:	699b      	ldr	r3, [r3, #24]
 80006f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000730 <HAL_MspInit+0x44>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6193      	str	r3, [r2, #24]
 80006fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <HAL_MspInit+0x44>)
 8000700:	699b      	ldr	r3, [r3, #24]
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800070a:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <HAL_MspInit+0x44>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	4a08      	ldr	r2, [pc, #32]	@ (8000730 <HAL_MspInit+0x44>)
 8000710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000714:	61d3      	str	r3, [r2, #28]
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <HAL_MspInit+0x44>)
 8000718:	69db      	ldr	r3, [r3, #28]
 800071a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800071e:	603b      	str	r3, [r7, #0]
 8000720:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000722:	2007      	movs	r0, #7
 8000724:	f000 fa66 	bl	8000bf4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40021000 	.word	0x40021000

08000734 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <HAL_I2S_MspInit+0xcc>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d150      	bne.n	80007f8 <HAL_I2S_MspInit+0xc4>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 8000758:	69db      	ldr	r3, [r3, #28]
 800075a:	4a2a      	ldr	r2, [pc, #168]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 800075c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000760:	61d3      	str	r3, [r2, #28]
 8000762:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 8000764:	69db      	ldr	r3, [r3, #28]
 8000766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	4a24      	ldr	r2, [pc, #144]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 8000774:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000778:	6153      	str	r3, [r2, #20]
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <HAL_I2S_MspInit+0xd0>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000786:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800078a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	2302      	movs	r3, #2
 800078e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000794:	2300      	movs	r3, #0
 8000796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000798:	2305      	movs	r3, #5
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4819      	ldr	r0, [pc, #100]	@ (8000808 <HAL_I2S_MspInit+0xd4>)
 80007a4:	f000 fc58 	bl	8001058 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80007a8:	4b18      	ldr	r3, [pc, #96]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007aa:	4a19      	ldr	r2, [pc, #100]	@ (8000810 <HAL_I2S_MspInit+0xdc>)
 80007ac:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007ae:	4b17      	ldr	r3, [pc, #92]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007b4:	4b15      	ldr	r3, [pc, #84]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007ba:	4b14      	ldr	r3, [pc, #80]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007bc:	2280      	movs	r2, #128	@ 0x80
 80007be:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007c0:	4b12      	ldr	r3, [pc, #72]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007c6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007c8:	4b10      	ldr	r3, [pc, #64]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007ce:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80007d0:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007d2:	2220      	movs	r2, #32
 80007d4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007d6:	4b0d      	ldr	r3, [pc, #52]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80007dc:	480b      	ldr	r0, [pc, #44]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007de:	f000 fa4a 	bl	8000c76 <HAL_DMA_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_I2S_MspInit+0xb8>
    {
      Error_Handler();
 80007e8:	f7ff fe82 	bl	80004f0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a07      	ldr	r2, [pc, #28]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80007f2:	4a06      	ldr	r2, [pc, #24]	@ (800080c <HAL_I2S_MspInit+0xd8>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80007f8:	bf00      	nop
 80007fa:	3728      	adds	r7, #40	@ 0x28
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40003800 	.word	0x40003800
 8000804:	40021000 	.word	0x40021000
 8000808:	48000400 	.word	0x48000400
 800080c:	20000070 	.word	0x20000070
 8000810:	40020044 	.word	0x40020044

08000814 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a17      	ldr	r2, [pc, #92]	@ (8000890 <HAL_UART_MspInit+0x7c>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d128      	bne.n	8000888 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <HAL_UART_MspInit+0x80>)
 8000838:	69db      	ldr	r3, [r3, #28]
 800083a:	4a16      	ldr	r2, [pc, #88]	@ (8000894 <HAL_UART_MspInit+0x80>)
 800083c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000840:	61d3      	str	r3, [r2, #28]
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <HAL_UART_MspInit+0x80>)
 8000844:	69db      	ldr	r3, [r3, #28]
 8000846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <HAL_UART_MspInit+0x80>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	4a10      	ldr	r2, [pc, #64]	@ (8000894 <HAL_UART_MspInit+0x80>)
 8000854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000858:	6153      	str	r3, [r2, #20]
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <HAL_UART_MspInit+0x80>)
 800085c:	695b      	ldr	r3, [r3, #20]
 800085e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000866:	230c      	movs	r3, #12
 8000868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	2302      	movs	r3, #2
 800086c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000876:	2307      	movs	r3, #7
 8000878:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	4619      	mov	r1, r3
 8000880:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000884:	f000 fbe8 	bl	8001058 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000888:	bf00      	nop
 800088a:	3728      	adds	r7, #40	@ 0x28
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40004400 	.word	0x40004400
 8000894:	40021000 	.word	0x40021000

08000898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <NMI_Handler+0x4>

080008a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <HardFault_Handler+0x4>

080008a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <MemManage_Handler+0x4>

080008b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <UsageFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr

080008ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d2:	bf00      	nop
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ee:	f000 f86d 	bl	80009cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80008fc:	4802      	ldr	r0, [pc, #8]	@ (8000908 <DMA1_Channel4_IRQHandler+0x10>)
 80008fe:	f000 fa9e 	bl	8000e3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000070 	.word	0x20000070

0800090c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000910:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000914:	f000 fd42 	bl	800139c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}

0800091c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <SystemInit+0x20>)
 8000922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000926:	4a05      	ldr	r2, [pc, #20]	@ (800093c <SystemInit+0x20>)
 8000928:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800092c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000944:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <HAL_Init+0x28>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a07      	ldr	r2, [pc, #28]	@ (8000968 <HAL_Init+0x28>)
 800094a:	f043 0310 	orr.w	r3, r3, #16
 800094e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000950:	2003      	movs	r0, #3
 8000952:	f000 f94f 	bl	8000bf4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000956:	2000      	movs	r0, #0
 8000958:	f000 f808 	bl	800096c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800095c:	f7ff fec6 	bl	80006ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40022000 	.word	0x40022000

0800096c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000974:	4b12      	ldr	r3, [pc, #72]	@ (80009c0 <HAL_InitTick+0x54>)
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	4b12      	ldr	r3, [pc, #72]	@ (80009c4 <HAL_InitTick+0x58>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	4619      	mov	r1, r3
 800097e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000982:	fbb3 f3f1 	udiv	r3, r3, r1
 8000986:	fbb2 f3f3 	udiv	r3, r2, r3
 800098a:	4618      	mov	r0, r3
 800098c:	f000 f967 	bl	8000c5e <HAL_SYSTICK_Config>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
 8000998:	e00e      	b.n	80009b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d80a      	bhi.n	80009b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a0:	2200      	movs	r2, #0
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	f04f 30ff 	mov.w	r0, #4294967295
 80009a8:	f000 f92f 	bl	8000c0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009ac:	4a06      	ldr	r2, [pc, #24]	@ (80009c8 <HAL_InitTick+0x5c>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009b2:	2300      	movs	r3, #0
 80009b4:	e000      	b.n	80009b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009b6:	2301      	movs	r3, #1
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20000000 	.word	0x20000000
 80009c4:	20000008 	.word	0x20000008
 80009c8:	20000004 	.word	0x20000004

080009cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <HAL_IncTick+0x20>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <HAL_IncTick+0x24>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4413      	add	r3, r2
 80009dc:	4a04      	ldr	r2, [pc, #16]	@ (80009f0 <HAL_IncTick+0x24>)
 80009de:	6013      	str	r3, [r2, #0]
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000148 	.word	0x20000148

080009f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80009f8:	4b03      	ldr	r3, [pc, #12]	@ (8000a08 <HAL_GetTick+0x14>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	20000148 	.word	0x20000148

08000a0c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a14:	f7ff ffee 	bl	80009f4 <HAL_GetTick>
 8000a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a24:	d005      	beq.n	8000a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <HAL_Delay+0x44>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4413      	add	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a32:	bf00      	nop
 8000a34:	f7ff ffde 	bl	80009f4 <HAL_GetTick>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	68fa      	ldr	r2, [r7, #12]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d8f7      	bhi.n	8000a34 <HAL_Delay+0x28>
  {
  }
}
 8000a44:	bf00      	nop
 8000a46:	bf00      	nop
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	20000008 	.word	0x20000008

08000a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a70:	4013      	ands	r3, r2
 8000a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a86:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	60d3      	str	r3, [r2, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa0:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	f003 0307 	and.w	r3, r3, #7
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	db0b      	blt.n	8000ae2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	f003 021f 	and.w	r2, r3, #31
 8000ad0:	4907      	ldr	r1, [pc, #28]	@ (8000af0 <__NVIC_EnableIRQ+0x38>)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	095b      	lsrs	r3, r3, #5
 8000ad8:	2001      	movs	r0, #1
 8000ada:	fa00 f202 	lsl.w	r2, r0, r2
 8000ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000e100 	.word	0xe000e100

08000af4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	6039      	str	r1, [r7, #0]
 8000afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	db0a      	blt.n	8000b1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	490c      	ldr	r1, [pc, #48]	@ (8000b40 <__NVIC_SetPriority+0x4c>)
 8000b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b12:	0112      	lsls	r2, r2, #4
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	440b      	add	r3, r1
 8000b18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b1c:	e00a      	b.n	8000b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4908      	ldr	r1, [pc, #32]	@ (8000b44 <__NVIC_SetPriority+0x50>)
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	f003 030f 	and.w	r3, r3, #15
 8000b2a:	3b04      	subs	r3, #4
 8000b2c:	0112      	lsls	r2, r2, #4
 8000b2e:	b2d2      	uxtb	r2, r2
 8000b30:	440b      	add	r3, r1
 8000b32:	761a      	strb	r2, [r3, #24]
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	e000e100 	.word	0xe000e100
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b089      	sub	sp, #36	@ 0x24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f003 0307 	and.w	r3, r3, #7
 8000b5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b5c:	69fb      	ldr	r3, [r7, #28]
 8000b5e:	f1c3 0307 	rsb	r3, r3, #7
 8000b62:	2b04      	cmp	r3, #4
 8000b64:	bf28      	it	cs
 8000b66:	2304      	movcs	r3, #4
 8000b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	2b06      	cmp	r3, #6
 8000b70:	d902      	bls.n	8000b78 <NVIC_EncodePriority+0x30>
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	3b03      	subs	r3, #3
 8000b76:	e000      	b.n	8000b7a <NVIC_EncodePriority+0x32>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	fa02 f303 	lsl.w	r3, r2, r3
 8000b86:	43da      	mvns	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	401a      	ands	r2, r3
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b90:	f04f 31ff 	mov.w	r1, #4294967295
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43d9      	mvns	r1, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	4313      	orrs	r3, r2
         );
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3724      	adds	r7, #36	@ 0x24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
	...

08000bb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bc0:	d301      	bcc.n	8000bc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e00f      	b.n	8000be6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <SysTick_Config+0x40>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3b01      	subs	r3, #1
 8000bcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bce:	210f      	movs	r1, #15
 8000bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd4:	f7ff ff8e 	bl	8000af4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bd8:	4b05      	ldr	r3, [pc, #20]	@ (8000bf0 <SysTick_Config+0x40>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bde:	4b04      	ldr	r3, [pc, #16]	@ (8000bf0 <SysTick_Config+0x40>)
 8000be0:	2207      	movs	r2, #7
 8000be2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	e000e010 	.word	0xe000e010

08000bf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f7ff ff29 	bl	8000a54 <__NVIC_SetPriorityGrouping>
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b086      	sub	sp, #24
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	4603      	mov	r3, r0
 8000c12:	60b9      	str	r1, [r7, #8]
 8000c14:	607a      	str	r2, [r7, #4]
 8000c16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c1c:	f7ff ff3e 	bl	8000a9c <__NVIC_GetPriorityGrouping>
 8000c20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	68b9      	ldr	r1, [r7, #8]
 8000c26:	6978      	ldr	r0, [r7, #20]
 8000c28:	f7ff ff8e 	bl	8000b48 <NVIC_EncodePriority>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c32:	4611      	mov	r1, r2
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff5d 	bl	8000af4 <__NVIC_SetPriority>
}
 8000c3a:	bf00      	nop
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff31 	bl	8000ab8 <__NVIC_EnableIRQ>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffa2 	bl	8000bb0 <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b084      	sub	sp, #16
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d101      	bne.n	8000c8c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e037      	b.n	8000cfc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2202      	movs	r2, #2
 8000c90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000ca2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000ca6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000cb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	695b      	ldr	r3, [r3, #20]
 8000cc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f000 f97e 	bl	8000fe0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2201      	movs	r2, #1
 8000cee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
 8000d10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000d12:	2300      	movs	r3, #0
 8000d14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d101      	bne.n	8000d24 <HAL_DMA_Start_IT+0x20>
 8000d20:	2302      	movs	r3, #2
 8000d22:	e04a      	b.n	8000dba <HAL_DMA_Start_IT+0xb6>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2201      	movs	r2, #1
 8000d28:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d13a      	bne.n	8000dac <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	2202      	movs	r2, #2
 8000d3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	2200      	movs	r2, #0
 8000d42:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f022 0201 	bic.w	r2, r2, #1
 8000d52:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	68b9      	ldr	r1, [r7, #8]
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	f000 f912 	bl	8000f84 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d008      	beq.n	8000d7a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f042 020e 	orr.w	r2, r2, #14
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	e00f      	b.n	8000d9a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f042 020a 	orr.w	r2, r2, #10
 8000d88:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f022 0204 	bic.w	r2, r2, #4
 8000d98:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f042 0201 	orr.w	r2, r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	e005      	b.n	8000db8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000db4:	2302      	movs	r3, #2
 8000db6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8000db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3718      	adds	r7, #24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d101      	bne.n	8000dd4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e02e      	b.n	8000e32 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d008      	beq.n	8000df0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2204      	movs	r2, #4
 8000de2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e020      	b.n	8000e32 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f022 020e 	bic.w	r2, r2, #14
 8000dfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f022 0201 	bic.w	r2, r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e18:	2101      	movs	r1, #1
 8000e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2201      	movs	r2, #1
 8000e24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b084      	sub	sp, #16
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	2204      	movs	r2, #4
 8000e5c:	409a      	lsls	r2, r3
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	4013      	ands	r3, r2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d024      	beq.n	8000eb0 <HAL_DMA_IRQHandler+0x72>
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	f003 0304 	and.w	r3, r3, #4
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d01f      	beq.n	8000eb0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0320 	and.w	r3, r3, #32
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d107      	bne.n	8000e8e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f022 0204 	bic.w	r2, r2, #4
 8000e8c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e96:	2104      	movs	r1, #4
 8000e98:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d06a      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000eae:	e065      	b.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d02c      	beq.n	8000f1a <HAL_DMA_IRQHandler+0xdc>
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	f003 0302 	and.w	r3, r3, #2
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d027      	beq.n	8000f1a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 0320 	and.w	r3, r3, #32
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10b      	bne.n	8000ef0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f022 020a 	bic.w	r2, r2, #10
 8000ee6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2201      	movs	r2, #1
 8000eec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ef8:	2102      	movs	r1, #2
 8000efa:	fa01 f202 	lsl.w	r2, r1, r2
 8000efe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d035      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000f18:	e030      	b.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	2208      	movs	r2, #8
 8000f20:	409a      	lsls	r2, r3
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d028      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	f003 0308 	and.w	r3, r3, #8
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d023      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f022 020e 	bic.w	r2, r2, #14
 8000f42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f52:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2201      	movs	r2, #1
 8000f58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d004      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	4798      	blx	r3
    }
  }
}
 8000f7a:	e7ff      	b.n	8000f7c <HAL_DMA_IRQHandler+0x13e>
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b10      	cmp	r3, #16
 8000fb0:	d108      	bne.n	8000fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000fc2:	e007      	b.n	8000fd4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	68ba      	ldr	r2, [r7, #8]
 8000fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	60da      	str	r2, [r3, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	461a      	mov	r2, r3
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <DMA_CalcBaseAndBitshift+0x60>)
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d80f      	bhi.n	8001014 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b12      	ldr	r3, [pc, #72]	@ (8001044 <DMA_CalcBaseAndBitshift+0x64>)
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4a12      	ldr	r2, [pc, #72]	@ (8001048 <DMA_CalcBaseAndBitshift+0x68>)
 8001000:	fba2 2303 	umull	r2, r3, r2, r3
 8001004:	091b      	lsrs	r3, r3, #4
 8001006:	009a      	lsls	r2, r3, #2
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a0f      	ldr	r2, [pc, #60]	@ (800104c <DMA_CalcBaseAndBitshift+0x6c>)
 8001010:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8001012:	e00e      	b.n	8001032 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <DMA_CalcBaseAndBitshift+0x70>)
 800101c:	4413      	add	r3, r2
 800101e:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <DMA_CalcBaseAndBitshift+0x68>)
 8001020:	fba2 2303 	umull	r2, r3, r2, r3
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	009a      	lsls	r2, r3, #2
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a09      	ldr	r2, [pc, #36]	@ (8001054 <DMA_CalcBaseAndBitshift+0x74>)
 8001030:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	40020407 	.word	0x40020407
 8001044:	bffdfff8 	.word	0xbffdfff8
 8001048:	cccccccd 	.word	0xcccccccd
 800104c:	40020000 	.word	0x40020000
 8001050:	bffdfbf8 	.word	0xbffdfbf8
 8001054:	40020400 	.word	0x40020400

08001058 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001066:	e160      	b.n	800132a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	2101      	movs	r1, #1
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	4013      	ands	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	f000 8152 	beq.w	8001324 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
 8001088:	2b01      	cmp	r3, #1
 800108a:	d005      	beq.n	8001098 <HAL_GPIO_Init+0x40>
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 0303 	and.w	r3, r3, #3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d130      	bne.n	80010fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	2203      	movs	r2, #3
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	4313      	orrs	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ce:	2201      	movs	r2, #1
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	091b      	lsrs	r3, r3, #4
 80010e4:	f003 0201 	and.w	r2, r3, #1
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	2b03      	cmp	r3, #3
 8001104:	d017      	beq.n	8001136 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 0303 	and.w	r3, r3, #3
 800113e:	2b02      	cmp	r3, #2
 8001140:	d123      	bne.n	800118a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	08da      	lsrs	r2, r3, #3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3208      	adds	r2, #8
 800114a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	220f      	movs	r2, #15
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	691a      	ldr	r2, [r3, #16]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	08da      	lsrs	r2, r3, #3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3208      	adds	r2, #8
 8001184:	6939      	ldr	r1, [r7, #16]
 8001186:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f003 0203 	and.w	r2, r3, #3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 80ac 	beq.w	8001324 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001348 <HAL_GPIO_Init+0x2f0>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001348 <HAL_GPIO_Init+0x2f0>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001348 <HAL_GPIO_Init+0x2f0>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011e4:	4a59      	ldr	r2, [pc, #356]	@ (800134c <HAL_GPIO_Init+0x2f4>)
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	3302      	adds	r3, #2
 80011ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	220f      	movs	r2, #15
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	43db      	mvns	r3, r3
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4013      	ands	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800120e:	d025      	beq.n	800125c <HAL_GPIO_Init+0x204>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a4f      	ldr	r2, [pc, #316]	@ (8001350 <HAL_GPIO_Init+0x2f8>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d01f      	beq.n	8001258 <HAL_GPIO_Init+0x200>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a4e      	ldr	r2, [pc, #312]	@ (8001354 <HAL_GPIO_Init+0x2fc>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d019      	beq.n	8001254 <HAL_GPIO_Init+0x1fc>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a4d      	ldr	r2, [pc, #308]	@ (8001358 <HAL_GPIO_Init+0x300>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d013      	beq.n	8001250 <HAL_GPIO_Init+0x1f8>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a4c      	ldr	r2, [pc, #304]	@ (800135c <HAL_GPIO_Init+0x304>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d00d      	beq.n	800124c <HAL_GPIO_Init+0x1f4>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a4b      	ldr	r2, [pc, #300]	@ (8001360 <HAL_GPIO_Init+0x308>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d007      	beq.n	8001248 <HAL_GPIO_Init+0x1f0>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a4a      	ldr	r2, [pc, #296]	@ (8001364 <HAL_GPIO_Init+0x30c>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d101      	bne.n	8001244 <HAL_GPIO_Init+0x1ec>
 8001240:	2306      	movs	r3, #6
 8001242:	e00c      	b.n	800125e <HAL_GPIO_Init+0x206>
 8001244:	2307      	movs	r3, #7
 8001246:	e00a      	b.n	800125e <HAL_GPIO_Init+0x206>
 8001248:	2305      	movs	r3, #5
 800124a:	e008      	b.n	800125e <HAL_GPIO_Init+0x206>
 800124c:	2304      	movs	r3, #4
 800124e:	e006      	b.n	800125e <HAL_GPIO_Init+0x206>
 8001250:	2303      	movs	r3, #3
 8001252:	e004      	b.n	800125e <HAL_GPIO_Init+0x206>
 8001254:	2302      	movs	r3, #2
 8001256:	e002      	b.n	800125e <HAL_GPIO_Init+0x206>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <HAL_GPIO_Init+0x206>
 800125c:	2300      	movs	r3, #0
 800125e:	697a      	ldr	r2, [r7, #20]
 8001260:	f002 0203 	and.w	r2, r2, #3
 8001264:	0092      	lsls	r2, r2, #2
 8001266:	4093      	lsls	r3, r2
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800126e:	4937      	ldr	r1, [pc, #220]	@ (800134c <HAL_GPIO_Init+0x2f4>)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	089b      	lsrs	r3, r3, #2
 8001274:	3302      	adds	r3, #2
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800127c:	4b3a      	ldr	r3, [pc, #232]	@ (8001368 <HAL_GPIO_Init+0x310>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	43db      	mvns	r3, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4013      	ands	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012a0:	4a31      	ldr	r2, [pc, #196]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012a6:	4b30      	ldr	r3, [pc, #192]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	4013      	ands	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80012ca:	4a27      	ldr	r2, [pc, #156]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012d0:	4b25      	ldr	r3, [pc, #148]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	43db      	mvns	r3, r3
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <HAL_GPIO_Init+0x310>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	43db      	mvns	r3, r3
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	4013      	ands	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800131e:	4a12      	ldr	r2, [pc, #72]	@ (8001368 <HAL_GPIO_Init+0x310>)
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	3301      	adds	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	f47f ae97 	bne.w	8001068 <HAL_GPIO_Init+0x10>
  }
}
 800133a:	bf00      	nop
 800133c:	bf00      	nop
 800133e:	371c      	adds	r7, #28
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	40021000 	.word	0x40021000
 800134c:	40010000 	.word	0x40010000
 8001350:	48000400 	.word	0x48000400
 8001354:	48000800 	.word	0x48000800
 8001358:	48000c00 	.word	0x48000c00
 800135c:	48001000 	.word	0x48001000
 8001360:	48001400 	.word	0x48001400
 8001364:	48001800 	.word	0x48001800
 8001368:	40010400 	.word	0x40010400

0800136c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	807b      	strh	r3, [r7, #2]
 8001378:	4613      	mov	r3, r2
 800137a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800137c:	787b      	ldrb	r3, [r7, #1]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001382:	887a      	ldrh	r2, [r7, #2]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001388:	e002      	b.n	8001390 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800138a:	887a      	ldrh	r2, [r7, #2]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013a6:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013a8:	695a      	ldr	r2, [r3, #20]
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	4013      	ands	r3, r2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d006      	beq.n	80013c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013b2:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f942 	bl	8000644 <HAL_GPIO_EXTI_Callback>
  }
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40010400 	.word	0x40010400

080013cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b09e      	sub	sp, #120	@ 0x78
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
#if defined(SPI_I2S_FULLDUPLEX_SUPPORT)
  RCC_PeriphCLKInitTypeDef rccperiphclkinit;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e144      	b.n	8001668 <HAL_I2S_Init+0x29c>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d109      	bne.n	80013fe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a9e      	ldr	r2, [pc, #632]	@ (8001670 <HAL_I2S_Init+0x2a4>)
 80013f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff f99b 	bl	8000734 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2202      	movs	r2, #2
 8001402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001414:	f023 030f 	bic.w	r3, r3, #15
 8001418:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2202      	movs	r2, #2
 8001420:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	2b02      	cmp	r3, #2
 8001428:	d078      	beq.n	800151c <HAL_I2S_Init+0x150>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001432:	2310      	movs	r3, #16
 8001434:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001436:	e001      	b.n	800143c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001438:	2320      	movs	r3, #32
 800143a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b20      	cmp	r3, #32
 8001442:	d802      	bhi.n	800144a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Get the source clock value **********************************************/
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
    rccperiphclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800144a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800144e:	60bb      	str	r3, [r7, #8]

    /* If an external I2S clock has to be used, the specific define should be set
    in the project configuration or in the stm32f3xx_conf.h file */
    if (hi2s->Init.ClockSource == I2S_CLOCK_EXTERNAL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d10a      	bne.n	800146e <HAL_I2S_Init+0xa2>
    {
      /* Set external clock as I2S clock source */
      rccperiphclkinit.I2sClockSelection = RCC_I2SCLKSOURCE_EXT;
 8001458:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800145c:	63bb      	str	r3, [r7, #56]	@ 0x38
      HAL_RCCEx_PeriphCLKConfig(&rccperiphclkinit);
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	4618      	mov	r0, r3
 8001464:	f002 f9c6 	bl	80037f4 <HAL_RCCEx_PeriphCLKConfig>

      /* Set the I2S clock to the external clock  value */
      i2sclk = EXTERNAL_CLOCK_VALUE;
 8001468:	4b82      	ldr	r3, [pc, #520]	@ (8001674 <HAL_I2S_Init+0x2a8>)
 800146a:	667b      	str	r3, [r7, #100]	@ 0x64
 800146c:	e009      	b.n	8001482 <HAL_I2S_Init+0xb6>
    }
    else
    {
      /* Set SYSCLK as I2S clock source */
      rccperiphclkinit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
 800146e:	2300      	movs	r3, #0
 8001470:	63bb      	str	r3, [r7, #56]	@ 0x38
      HAL_RCCEx_PeriphCLKConfig(&rccperiphclkinit);
 8001472:	f107 0308 	add.w	r3, r7, #8
 8001476:	4618      	mov	r0, r3
 8001478:	f002 f9bc 	bl	80037f4 <HAL_RCCEx_PeriphCLKConfig>

      /* Get the I2S source clock value */
      i2sclk = HAL_RCC_GetSysClockFreq();
 800147c:	f002 f916 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8001480:	6678      	str	r0, [r7, #100]	@ 0x64
      i2sclk = HAL_RCC_GetPCLK1Freq();
    }
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800148a:	d125      	bne.n	80014d8 <HAL_I2S_Init+0x10c>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d010      	beq.n	80014b6 <HAL_I2S_Init+0xea>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800149a:	fbb2 f2f3 	udiv	r2, r2, r3
 800149e:	4613      	mov	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	461a      	mov	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b0:	3305      	adds	r3, #5
 80014b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80014b4:	e01f      	b.n	80014f6 <HAL_I2S_Init+0x12a>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80014b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80014bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80014c0:	4613      	mov	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	461a      	mov	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	3305      	adds	r3, #5
 80014d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80014d6:	e00e      	b.n	80014f6 <HAL_I2S_Init+0x12a>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80014d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80014da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	461a      	mov	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f2:	3305      	adds	r3, #5
 80014f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80014f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014f8:	4a5f      	ldr	r2, [pc, #380]	@ (8001678 <HAL_I2S_Init+0x2ac>)
 80014fa:	fba2 2303 	umull	r2, r3, r2, r3
 80014fe:	08db      	lsrs	r3, r3, #3
 8001500:	66bb      	str	r3, [r7, #104]	@ 0x68

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001502:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800150a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800150c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	085b      	lsrs	r3, r3, #1
 8001512:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001514:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	673b      	str	r3, [r7, #112]	@ 0x70
 800151a:	e003      	b.n	8001524 <HAL_I2S_Init+0x158>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800151c:	2302      	movs	r3, #2
 800151e:	677b      	str	r3, [r7, #116]	@ 0x74
    i2sodd = 0U;
 8001520:	2300      	movs	r3, #0
 8001522:	673b      	str	r3, [r7, #112]	@ 0x70
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001524:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001526:	2b01      	cmp	r3, #1
 8001528:	d902      	bls.n	8001530 <HAL_I2S_Init+0x164>
 800152a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800152c:	2bff      	cmp	r3, #255	@ 0xff
 800152e:	d907      	bls.n	8001540 <HAL_I2S_Init+0x174>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001534:	f043 0210 	orr.w	r2, r3, #16
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e093      	b.n	8001668 <HAL_I2S_Init+0x29c>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691a      	ldr	r2, [r3, #16]
 8001544:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001546:	ea42 0103 	orr.w	r1, r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001550:	430a      	orrs	r2, r1
 8001552:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800155e:	f023 030f 	bic.w	r3, r3, #15
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6851      	ldr	r1, [r2, #4]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6892      	ldr	r2, [r2, #8]
 800156a:	4311      	orrs	r1, r2
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	68d2      	ldr	r2, [r2, #12]
 8001570:	4311      	orrs	r1, r2
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6992      	ldr	r2, [r2, #24]
 8001576:	430a      	orrs	r2, r1
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001582:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d165      	bne.n	8001658 <HAL_I2S_Init+0x28c>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	4a3b      	ldr	r2, [pc, #236]	@ (800167c <HAL_I2S_Init+0x2b0>)
 8001590:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a3a      	ldr	r2, [pc, #232]	@ (8001680 <HAL_I2S_Init+0x2b4>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d101      	bne.n	80015a0 <HAL_I2S_Init+0x1d4>
 800159c:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <HAL_I2S_Init+0x2b8>)
 800159e:	e001      	b.n	80015a4 <HAL_I2S_Init+0x1d8>
 80015a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	4935      	ldr	r1, [pc, #212]	@ (8001680 <HAL_I2S_Init+0x2b4>)
 80015ac:	428a      	cmp	r2, r1
 80015ae:	d101      	bne.n	80015b4 <HAL_I2S_Init+0x1e8>
 80015b0:	4a34      	ldr	r2, [pc, #208]	@ (8001684 <HAL_I2S_Init+0x2b8>)
 80015b2:	e001      	b.n	80015b8 <HAL_I2S_Init+0x1ec>
 80015b4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80015b8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80015bc:	f023 030f 	bic.w	r3, r3, #15
 80015c0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a2e      	ldr	r2, [pc, #184]	@ (8001680 <HAL_I2S_Init+0x2b4>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d101      	bne.n	80015d0 <HAL_I2S_Init+0x204>
 80015cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001684 <HAL_I2S_Init+0x2b8>)
 80015ce:	e001      	b.n	80015d4 <HAL_I2S_Init+0x208>
 80015d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015d4:	2202      	movs	r2, #2
 80015d6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a28      	ldr	r2, [pc, #160]	@ (8001680 <HAL_I2S_Init+0x2b4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d101      	bne.n	80015e6 <HAL_I2S_Init+0x21a>
 80015e2:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <HAL_I2S_Init+0x2b8>)
 80015e4:	e001      	b.n	80015ea <HAL_I2S_Init+0x21e>
 80015e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015f8:	d003      	beq.n	8001602 <HAL_I2S_Init+0x236>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d103      	bne.n	800160a <HAL_I2S_Init+0x23e>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001602:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001606:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001608:	e001      	b.n	800160e <HAL_I2S_Init+0x242>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800160a:	2300      	movs	r3, #0
 800160c:	66bb      	str	r3, [r7, #104]	@ 0x68
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800160e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001610:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001618:	4313      	orrs	r3, r2
 800161a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001622:	4313      	orrs	r3, r2
 8001624:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800162c:	4313      	orrs	r3, r2
 800162e:	b29a      	uxth	r2, r3
 8001630:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001634:	4313      	orrs	r3, r2
 8001636:	b29b      	uxth	r3, r3
 8001638:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800163c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a0e      	ldr	r2, [pc, #56]	@ (8001680 <HAL_I2S_Init+0x2b4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d101      	bne.n	800164e <HAL_I2S_Init+0x282>
 800164a:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <HAL_I2S_Init+0x2b8>)
 800164c:	e001      	b.n	8001652 <HAL_I2S_Init+0x286>
 800164e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001652:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8001656:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3778      	adds	r7, #120	@ 0x78
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	08001d4d 	.word	0x08001d4d
 8001674:	007a1200 	.word	0x007a1200
 8001678:	cccccccd 	.word	0xcccccccd
 800167c:	08001ed5 	.word	0x08001ed5
 8001680:	40003800 	.word	0x40003800
 8001684:	40003400 	.word	0x40003400

08001688 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	4613      	mov	r3, r2
 8001694:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <HAL_I2S_Receive_DMA+0x1a>
 800169c:	88fb      	ldrh	r3, [r7, #6]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e09d      	b.n	80017e2 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d001      	beq.n	80016b6 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 80016b2:	2302      	movs	r3, #2
 80016b4:	e095      	b.n	80017e2 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d101      	bne.n	80016c6 <HAL_I2S_Receive_DMA+0x3e>
 80016c2:	2302      	movs	r3, #2
 80016c4:	e08d      	b.n	80017e2 <HAL_I2S_Receive_DMA+0x15a>
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2201      	movs	r2, #1
 80016ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2204      	movs	r2, #4
 80016d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2200      	movs	r2, #0
 80016da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	69db      	ldr	r3, [r3, #28]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d002      	beq.n	80016fa <HAL_I2S_Receive_DMA+0x72>
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	d10a      	bne.n	8001710 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	b29a      	uxth	r2, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	b29a      	uxth	r2, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	865a      	strh	r2, [r3, #50]	@ 0x32
 800170e:	e005      	b.n	800171c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	88fa      	ldrh	r2, [r7, #6]
 8001714:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	88fa      	ldrh	r2, [r7, #6]
 800171a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001720:	4a32      	ldr	r2, [pc, #200]	@ (80017ec <HAL_I2S_Receive_DMA+0x164>)
 8001722:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001728:	4a31      	ldr	r2, [pc, #196]	@ (80017f0 <HAL_I2S_Receive_DMA+0x168>)
 800172a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001730:	4a30      	ldr	r2, [pc, #192]	@ (80017f4 <HAL_I2S_Receive_DMA+0x16c>)
 8001732:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800173e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001742:	d10a      	bne.n	800175a <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001744:	2300      	movs	r3, #0
 8001746:	613b      	str	r3, [r7, #16]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	330c      	adds	r3, #12
 8001764:	4619      	mov	r1, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001770:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8001772:	f7ff fac7 	bl	8000d04 <HAL_DMA_Start_IT>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00f      	beq.n	800179c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001780:	f043 0208 	orr.w	r2, r3, #8
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e022      	b.n	80017e2 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d107      	bne.n	80017c2 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f042 0201 	orr.w	r2, r2, #1
 80017c0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d107      	bne.n	80017e0 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	69da      	ldr	r2, [r3, #28]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80017de:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	08001c2b 	.word	0x08001c2b
 80017f0:	08001be9 	.word	0x08001be9
 80017f4:	08001c47 	.word	0x08001c47

080017f8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001800:	2300      	movs	r3, #0
 8001802:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800180c:	d004      	beq.n	8001818 <HAL_I2S_DMAStop+0x20>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	f040 80d1 	bne.w	80019ba <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00f      	beq.n	8001840 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff facc 	bl	8000dc2 <HAL_DMA_Abort>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001834:	f043 0208 	orr.w	r2, r3, #8
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8001840:	2364      	movs	r3, #100	@ 0x64
 8001842:	2201      	movs	r2, #1
 8001844:	2102      	movs	r1, #2
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 fb0a 	bl	8001e60 <I2S_WaitFlagStateUntilTimeout>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00b      	beq.n	800186a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001856:	f043 0201 	orr.w	r2, r3, #1
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2201      	movs	r2, #1
 8001862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800186a:	2364      	movs	r3, #100	@ 0x64
 800186c:	2200      	movs	r2, #0
 800186e:	2180      	movs	r1, #128	@ 0x80
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 faf5 	bl	8001e60 <I2S_WaitFlagStateUntilTimeout>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d00b      	beq.n	8001894 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001880:	f043 0201 	orr.w	r2, r3, #1
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	69da      	ldr	r2, [r3, #28]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018a2:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 0202 	bic.w	r2, r2, #2
 80018c0:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	f040 8165 	bne.w	8001b9a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d00f      	beq.n	80018f8 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fa70 	bl	8000dc2 <HAL_DMA_Abort>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d007      	beq.n	80018f8 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ec:	f043 0208 	orr.w	r2, r3, #8
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a8a      	ldr	r2, [pc, #552]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d101      	bne.n	8001906 <HAL_I2S_DMAStop+0x10e>
 8001902:	4b8a      	ldr	r3, [pc, #552]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001904:	e001      	b.n	800190a <HAL_I2S_DMAStop+0x112>
 8001906:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800190a:	69da      	ldr	r2, [r3, #28]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4985      	ldr	r1, [pc, #532]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001912:	428b      	cmp	r3, r1
 8001914:	d101      	bne.n	800191a <HAL_I2S_DMAStop+0x122>
 8001916:	4b85      	ldr	r3, [pc, #532]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001918:	e001      	b.n	800191e <HAL_I2S_DMAStop+0x126>
 800191a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800191e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001922:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a7e      	ldr	r2, [pc, #504]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d101      	bne.n	8001936 <HAL_I2S_DMAStop+0x13e>
 8001932:	4b7e      	ldr	r3, [pc, #504]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001934:	e001      	b.n	800193a <HAL_I2S_DMAStop+0x142>
 8001936:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a79      	ldr	r2, [pc, #484]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d101      	bne.n	800194c <HAL_I2S_DMAStop+0x154>
 8001948:	4b78      	ldr	r3, [pc, #480]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 800194a:	e001      	b.n	8001950 <HAL_I2S_DMAStop+0x158>
 800194c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a73      	ldr	r2, [pc, #460]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d101      	bne.n	8001964 <HAL_I2S_DMAStop+0x16c>
 8001960:	4b72      	ldr	r3, [pc, #456]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001962:	e001      	b.n	8001968 <HAL_I2S_DMAStop+0x170>
 8001964:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001968:	685a      	ldr	r2, [r3, #4]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	496e      	ldr	r1, [pc, #440]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001970:	428b      	cmp	r3, r1
 8001972:	d101      	bne.n	8001978 <HAL_I2S_DMAStop+0x180>
 8001974:	4b6d      	ldr	r3, [pc, #436]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001976:	e001      	b.n	800197c <HAL_I2S_DMAStop+0x184>
 8001978:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800197c:	f022 0201 	bic.w	r2, r2, #1
 8001980:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10c      	bne.n	80019a4 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80019a2:	e0fa      	b.n	8001b9a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a5f      	ldr	r2, [pc, #380]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d101      	bne.n	80019b2 <HAL_I2S_DMAStop+0x1ba>
 80019ae:	4b5f      	ldr	r3, [pc, #380]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 80019b0:	e001      	b.n	80019b6 <HAL_I2S_DMAStop+0x1be>
 80019b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80019b6:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80019b8:	e0ef      	b.n	8001b9a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80019c2:	d005      	beq.n	80019d0 <HAL_I2S_DMAStop+0x1d8>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019cc:	f040 80e5 	bne.w	8001b9a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00f      	beq.n	80019f8 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff f9f0 	bl	8000dc2 <HAL_DMA_Abort>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d007      	beq.n	80019f8 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ec:	f043 0208 	orr.w	r2, r3, #8
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b05      	cmp	r3, #5
 8001a02:	f040 809a 	bne.w	8001b3a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00f      	beq.n	8001a2e <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff f9d5 	bl	8000dc2 <HAL_DMA_Abort>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d007      	beq.n	8001a2e <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	f043 0208 	orr.w	r2, r3, #8
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8001a2e:	f7fe ffe1 	bl	80009f4 <HAL_GetTick>
 8001a32:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8001a34:	e012      	b.n	8001a5c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001a36:	f7fe ffdd 	bl	80009f4 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b64      	cmp	r3, #100	@ 0x64
 8001a42:	d90b      	bls.n	8001a5c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a48:	f043 0201 	orr.w	r2, r3, #1
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a31      	ldr	r2, [pc, #196]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d101      	bne.n	8001a6a <HAL_I2S_DMAStop+0x272>
 8001a66:	4b31      	ldr	r3, [pc, #196]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001a68:	e001      	b.n	8001a6e <HAL_I2S_DMAStop+0x276>
 8001a6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d1de      	bne.n	8001a36 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8001a78:	e012      	b.n	8001aa0 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001a7a:	f7fe ffbb 	bl	80009f4 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b64      	cmp	r3, #100	@ 0x64
 8001a86:	d90b      	bls.n	8001aa0 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8c:	f043 0201 	orr.w	r2, r3, #1
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a20      	ldr	r2, [pc, #128]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d101      	bne.n	8001aae <HAL_I2S_DMAStop+0x2b6>
 8001aaa:	4b20      	ldr	r3, [pc, #128]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001aac:	e001      	b.n	8001ab2 <HAL_I2S_DMAStop+0x2ba>
 8001aae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ab8:	2b80      	cmp	r3, #128	@ 0x80
 8001aba:	d0de      	beq.n	8001a7a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a19      	ldr	r2, [pc, #100]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d101      	bne.n	8001aca <HAL_I2S_DMAStop+0x2d2>
 8001ac6:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001ac8:	e001      	b.n	8001ace <HAL_I2S_DMAStop+0x2d6>
 8001aca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ace:	69da      	ldr	r2, [r3, #28]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4914      	ldr	r1, [pc, #80]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001ad6:	428b      	cmp	r3, r1
 8001ad8:	d101      	bne.n	8001ade <HAL_I2S_DMAStop+0x2e6>
 8001ada:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001adc:	e001      	b.n	8001ae2 <HAL_I2S_DMAStop+0x2ea>
 8001ade:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ae2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ae6:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d101      	bne.n	8001afa <HAL_I2S_DMAStop+0x302>
 8001af6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001af8:	e001      	b.n	8001afe <HAL_I2S_DMAStop+0x306>
 8001afa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <HAL_I2S_DMAStop+0x31a>
 8001b0e:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001b10:	e001      	b.n	8001b16 <HAL_I2S_DMAStop+0x31e>
 8001b12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4902      	ldr	r1, [pc, #8]	@ (8001b28 <HAL_I2S_DMAStop+0x330>)
 8001b1e:	428b      	cmp	r3, r1
 8001b20:	d106      	bne.n	8001b30 <HAL_I2S_DMAStop+0x338>
 8001b22:	4b02      	ldr	r3, [pc, #8]	@ (8001b2c <HAL_I2S_DMAStop+0x334>)
 8001b24:	e006      	b.n	8001b34 <HAL_I2S_DMAStop+0x33c>
 8001b26:	bf00      	nop
 8001b28:	40003800 	.word	0x40003800
 8001b2c:	40003400 	.word	0x40003400
 8001b30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001b34:	f022 0202 	bic.w	r2, r2, #2
 8001b38:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	69da      	ldr	r2, [r3, #28]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b48:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0201 	bic.w	r2, r2, #1
 8001b6e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b78:	d10c      	bne.n	8001b94 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	77fb      	strb	r3, [r7, #31]
 8001b92:	e002      	b.n	8001b9a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8001ba2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10e      	bne.n	8001c1c <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f022 0201 	bic.w	r2, r2, #1
 8001c0c:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f7fe fd2b 	bl	8000678 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b084      	sub	sp, #16
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c36:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f7ff ffc1 	bl	8001bc0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b084      	sub	sp, #16
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c52:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f022 0203 	bic.w	r2, r2, #3
 8001c62:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2200      	movs	r2, #0
 8001c68:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7c:	f043 0208 	orr.w	r2, r3, #8
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f7ff ffa5 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	881a      	ldrh	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001caa:	1c9a      	adds	r2, r3, #2
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10e      	bne.n	8001ce6 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001cd6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff ff63 	bl	8001bac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d00:	b292      	uxth	r2, r2
 8001d02:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d08:	1c9a      	adds	r2, r3, #2
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	3b01      	subs	r3, #1
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10e      	bne.n	8001d44 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d34:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7fe fc9a 	bl	8000678 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d13a      	bne.n	8001dde <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d109      	bne.n	8001d86 <I2S_IRQHandler+0x3a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d7c:	2b40      	cmp	r3, #64	@ 0x40
 8001d7e:	d102      	bne.n	8001d86 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ffb4 	bl	8001cee <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d8c:	2b40      	cmp	r3, #64	@ 0x40
 8001d8e:	d126      	bne.n	8001dde <I2S_IRQHandler+0x92>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 0320 	and.w	r3, r3, #32
 8001d9a:	2b20      	cmp	r3, #32
 8001d9c:	d11f      	bne.n	8001dde <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001dac:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd0:	f043 0202 	orr.w	r2, r3, #2
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f7ff fefb 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d136      	bne.n	8001e58 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d109      	bne.n	8001e08 <I2S_IRQHandler+0xbc>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dfe:	2b80      	cmp	r3, #128	@ 0x80
 8001e00:	d102      	bne.n	8001e08 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7ff ff45 	bl	8001c92 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d122      	bne.n	8001e58 <I2S_IRQHandler+0x10c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 0320 	and.w	r3, r3, #32
 8001e1c:	2b20      	cmp	r3, #32
 8001e1e:	d11b      	bne.n	8001e58 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e2e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f043 0204 	orr.w	r2, r3, #4
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff febe 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001e58:	bf00      	nop
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	603b      	str	r3, [r7, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e70:	f7fe fdc0 	bl	80009f4 <HAL_GetTick>
 8001e74:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001e76:	e018      	b.n	8001eaa <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7e:	d014      	beq.n	8001eaa <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8001e80:	f7fe fdb8 	bl	80009f4 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d902      	bls.n	8001e96 <I2S_WaitFlagStateUntilTimeout+0x36>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e00f      	b.n	8001eca <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	bf0c      	ite	eq
 8001eba:	2301      	moveq	r3, #1
 8001ebc:	2300      	movne	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d1d7      	bne.n	8001e78 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a92      	ldr	r2, [pc, #584]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d101      	bne.n	8001ef2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001eee:	4b92      	ldr	r3, [pc, #584]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ef0:	e001      	b.n	8001ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001ef2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a8b      	ldr	r2, [pc, #556]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d101      	bne.n	8001f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001f0c:	4b8a      	ldr	r3, [pc, #552]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f0e:	e001      	b.n	8001f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001f10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f20:	d004      	beq.n	8001f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f040 8099 	bne.w	800205e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d107      	bne.n	8001f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d002      	beq.n	8001f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f925 	bl	8002190 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d107      	bne.n	8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f9c8 	bl	80022f0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f66:	2b40      	cmp	r3, #64	@ 0x40
 8001f68:	d13a      	bne.n	8001fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	f003 0320 	and.w	r3, r3, #32
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d035      	beq.n	8001fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a6e      	ldr	r2, [pc, #440]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d101      	bne.n	8001f82 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001f7e:	4b6e      	ldr	r3, [pc, #440]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f80:	e001      	b.n	8001f86 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001f82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4969      	ldr	r1, [pc, #420]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f8e:	428b      	cmp	r3, r1
 8001f90:	d101      	bne.n	8001f96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001f92:	4b69      	ldr	r3, [pc, #420]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f94:	e001      	b.n	8001f9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001f96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f9a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f9e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001fae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	f043 0202 	orr.w	r2, r3, #2
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7ff fdfa 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	f040 80c3 	bne.w	8002172 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f000 80bd 	beq.w	8002172 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002006:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a49      	ldr	r2, [pc, #292]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d101      	bne.n	8002016 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002012:	4b49      	ldr	r3, [pc, #292]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002014:	e001      	b.n	800201a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002016:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4944      	ldr	r1, [pc, #272]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002022:	428b      	cmp	r3, r1
 8002024:	d101      	bne.n	800202a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002026:	4b44      	ldr	r3, [pc, #272]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002028:	e001      	b.n	800202e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800202a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800202e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002032:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002034:	2300      	movs	r3, #0
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f043 0204 	orr.w	r2, r3, #4
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff fdbc 	bl	8001bd4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800205c:	e089      	b.n	8002172 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b02      	cmp	r3, #2
 8002066:	d107      	bne.n	8002078 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f8be 	bl	80021f4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b01      	cmp	r3, #1
 8002080:	d107      	bne.n	8002092 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f8fd 	bl	800228c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002098:	2b40      	cmp	r3, #64	@ 0x40
 800209a:	d12f      	bne.n	80020fc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d02a      	beq.n	80020fc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020b4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80020c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020c2:	e001      	b.n	80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80020c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4919      	ldr	r1, [pc, #100]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020d0:	428b      	cmp	r3, r1
 80020d2:	d101      	bne.n	80020d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80020d4:	4b18      	ldr	r3, [pc, #96]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020d6:	e001      	b.n	80020dc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80020d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020dc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80020e0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	f043 0202 	orr.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff fd6c 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b08      	cmp	r3, #8
 8002104:	d136      	bne.n	8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b00      	cmp	r3, #0
 800210e:	d031      	beq.n	8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a07      	ldr	r2, [pc, #28]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800211c:	e001      	b.n	8002122 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800211e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4902      	ldr	r1, [pc, #8]	@ (8002134 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800212a:	428b      	cmp	r3, r1
 800212c:	d106      	bne.n	800213c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800212e:	4b02      	ldr	r3, [pc, #8]	@ (8002138 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002130:	e006      	b.n	8002140 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002132:	bf00      	nop
 8002134:	40003800 	.word	0x40003800
 8002138:	40003400 	.word	0x40003400
 800213c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002140:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002144:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002154:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002162:	f043 0204 	orr.w	r2, r3, #4
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff fd32 	bl	8001bd4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002170:	e000      	b.n	8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002172:	bf00      	nop
}
 8002174:	bf00      	nop
 8002176:	3720      	adds	r7, #32
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219c:	1c99      	adds	r1, r3, #2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6251      	str	r1, [r2, #36]	@ 0x24
 80021a2:	881a      	ldrh	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d113      	bne.n	80021ea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80021d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d106      	bne.n	80021ea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7ff ffc9 	bl	800217c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002200:	1c99      	adds	r1, r3, #2
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6251      	str	r1, [r2, #36]	@ 0x24
 8002206:	8819      	ldrh	r1, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a1d      	ldr	r2, [pc, #116]	@ (8002284 <I2SEx_TxISR_I2SExt+0x90>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d101      	bne.n	8002216 <I2SEx_TxISR_I2SExt+0x22>
 8002212:	4b1d      	ldr	r3, [pc, #116]	@ (8002288 <I2SEx_TxISR_I2SExt+0x94>)
 8002214:	e001      	b.n	800221a <I2SEx_TxISR_I2SExt+0x26>
 8002216:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800221a:	460a      	mov	r2, r1
 800221c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002222:	b29b      	uxth	r3, r3
 8002224:	3b01      	subs	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002230:	b29b      	uxth	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d121      	bne.n	800227a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a12      	ldr	r2, [pc, #72]	@ (8002284 <I2SEx_TxISR_I2SExt+0x90>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d101      	bne.n	8002244 <I2SEx_TxISR_I2SExt+0x50>
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <I2SEx_TxISR_I2SExt+0x94>)
 8002242:	e001      	b.n	8002248 <I2SEx_TxISR_I2SExt+0x54>
 8002244:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	490d      	ldr	r1, [pc, #52]	@ (8002284 <I2SEx_TxISR_I2SExt+0x90>)
 8002250:	428b      	cmp	r3, r1
 8002252:	d101      	bne.n	8002258 <I2SEx_TxISR_I2SExt+0x64>
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <I2SEx_TxISR_I2SExt+0x94>)
 8002256:	e001      	b.n	800225c <I2SEx_TxISR_I2SExt+0x68>
 8002258:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800225c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002260:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002266:	b29b      	uxth	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d106      	bne.n	800227a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ff81 	bl	800217c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40003800 	.word	0x40003800
 8002288:	40003400 	.word	0x40003400

0800228c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68d8      	ldr	r0, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229e:	1c99      	adds	r1, r3, #2
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80022a4:	b282      	uxth	r2, r0
 80022a6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d113      	bne.n	80022e8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80022ce:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d106      	bne.n	80022e8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff ff4a 	bl	800217c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a20      	ldr	r2, [pc, #128]	@ (8002380 <I2SEx_RxISR_I2SExt+0x90>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d101      	bne.n	8002306 <I2SEx_RxISR_I2SExt+0x16>
 8002302:	4b20      	ldr	r3, [pc, #128]	@ (8002384 <I2SEx_RxISR_I2SExt+0x94>)
 8002304:	e001      	b.n	800230a <I2SEx_RxISR_I2SExt+0x1a>
 8002306:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800230a:	68d8      	ldr	r0, [r3, #12]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002310:	1c99      	adds	r1, r3, #2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002316:	b282      	uxth	r2, r0
 8002318:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d121      	bne.n	8002376 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <I2SEx_RxISR_I2SExt+0x90>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d101      	bne.n	8002340 <I2SEx_RxISR_I2SExt+0x50>
 800233c:	4b11      	ldr	r3, [pc, #68]	@ (8002384 <I2SEx_RxISR_I2SExt+0x94>)
 800233e:	e001      	b.n	8002344 <I2SEx_RxISR_I2SExt+0x54>
 8002340:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	490d      	ldr	r1, [pc, #52]	@ (8002380 <I2SEx_RxISR_I2SExt+0x90>)
 800234c:	428b      	cmp	r3, r1
 800234e:	d101      	bne.n	8002354 <I2SEx_RxISR_I2SExt+0x64>
 8002350:	4b0c      	ldr	r3, [pc, #48]	@ (8002384 <I2SEx_RxISR_I2SExt+0x94>)
 8002352:	e001      	b.n	8002358 <I2SEx_RxISR_I2SExt+0x68>
 8002354:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002358:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800235c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d106      	bne.n	8002376 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ff03 	bl	800217c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40003800 	.word	0x40003800
 8002384:	40003400 	.word	0x40003400

08002388 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800238e:	af00      	add	r7, sp, #0
 8002390:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002394:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002398:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800239a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800239e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	f001 b80a 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 8161 	beq.w	8002686 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023c4:	4bae      	ldr	r3, [pc, #696]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 030c 	and.w	r3, r3, #12
 80023cc:	2b04      	cmp	r3, #4
 80023ce:	d00c      	beq.n	80023ea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023d0:	4bab      	ldr	r3, [pc, #684]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 030c 	and.w	r3, r3, #12
 80023d8:	2b08      	cmp	r3, #8
 80023da:	d157      	bne.n	800248c <HAL_RCC_OscConfig+0x104>
 80023dc:	4ba8      	ldr	r3, [pc, #672]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80023e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023e8:	d150      	bne.n	800248c <HAL_RCC_OscConfig+0x104>
 80023ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ee:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80023f6:	fa93 f3a3 	rbit	r3, r3
 80023fa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023fe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002402:	fab3 f383 	clz	r3, r3
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b3f      	cmp	r3, #63	@ 0x3f
 800240a:	d802      	bhi.n	8002412 <HAL_RCC_OscConfig+0x8a>
 800240c:	4b9c      	ldr	r3, [pc, #624]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	e015      	b.n	800243e <HAL_RCC_OscConfig+0xb6>
 8002412:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002416:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800241e:	fa93 f3a3 	rbit	r3, r3
 8002422:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002426:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800242a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800242e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002432:	fa93 f3a3 	rbit	r3, r3
 8002436:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800243a:	4b91      	ldr	r3, [pc, #580]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002442:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002446:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800244a:	fa92 f2a2 	rbit	r2, r2
 800244e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002452:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002456:	fab2 f282 	clz	r2, r2
 800245a:	b2d2      	uxtb	r2, r2
 800245c:	f042 0220 	orr.w	r2, r2, #32
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	f002 021f 	and.w	r2, r2, #31
 8002466:	2101      	movs	r1, #1
 8002468:	fa01 f202 	lsl.w	r2, r1, r2
 800246c:	4013      	ands	r3, r2
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 8108 	beq.w	8002684 <HAL_RCC_OscConfig+0x2fc>
 8002474:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002478:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f040 80ff 	bne.w	8002684 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	f000 bf9b 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002490:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800249c:	d106      	bne.n	80024ac <HAL_RCC_OscConfig+0x124>
 800249e:	4b78      	ldr	r3, [pc, #480]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a77      	ldr	r2, [pc, #476]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e036      	b.n	800251a <HAL_RCC_OscConfig+0x192>
 80024ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d10c      	bne.n	80024d6 <HAL_RCC_OscConfig+0x14e>
 80024bc:	4b70      	ldr	r3, [pc, #448]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a6f      	ldr	r2, [pc, #444]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	4b6d      	ldr	r3, [pc, #436]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6c      	ldr	r2, [pc, #432]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024d2:	6013      	str	r3, [r2, #0]
 80024d4:	e021      	b.n	800251a <HAL_RCC_OscConfig+0x192>
 80024d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024e6:	d10c      	bne.n	8002502 <HAL_RCC_OscConfig+0x17a>
 80024e8:	4b65      	ldr	r3, [pc, #404]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a64      	ldr	r2, [pc, #400]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	4b62      	ldr	r3, [pc, #392]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a61      	ldr	r2, [pc, #388]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 80024fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024fe:	6013      	str	r3, [r2, #0]
 8002500:	e00b      	b.n	800251a <HAL_RCC_OscConfig+0x192>
 8002502:	4b5f      	ldr	r3, [pc, #380]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a5e      	ldr	r2, [pc, #376]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002508:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	4b5c      	ldr	r3, [pc, #368]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a5b      	ldr	r2, [pc, #364]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002514:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002518:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800251e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d054      	beq.n	80025d4 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7fe fa63 	bl	80009f4 <HAL_GetTick>
 800252e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	e00a      	b.n	800254a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002534:	f7fe fa5e 	bl	80009f4 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b64      	cmp	r3, #100	@ 0x64
 8002542:	d902      	bls.n	800254a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	f000 bf3c 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 800254a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800254e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002552:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002556:	fa93 f3a3 	rbit	r3, r3
 800255a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800255e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	fab3 f383 	clz	r3, r3
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b3f      	cmp	r3, #63	@ 0x3f
 800256a:	d802      	bhi.n	8002572 <HAL_RCC_OscConfig+0x1ea>
 800256c:	4b44      	ldr	r3, [pc, #272]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	e015      	b.n	800259e <HAL_RCC_OscConfig+0x216>
 8002572:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002576:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800257e:	fa93 f3a3 	rbit	r3, r3
 8002582:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002586:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800258a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800258e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002592:	fa93 f3a3 	rbit	r3, r3
 8002596:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800259a:	4b39      	ldr	r3, [pc, #228]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 800259c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025a2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80025a6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80025aa:	fa92 f2a2 	rbit	r2, r2
 80025ae:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80025b2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80025b6:	fab2 f282 	clz	r2, r2
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	f042 0220 	orr.w	r2, r2, #32
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	f002 021f 	and.w	r2, r2, #31
 80025c6:	2101      	movs	r1, #1
 80025c8:	fa01 f202 	lsl.w	r2, r1, r2
 80025cc:	4013      	ands	r3, r2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0b0      	beq.n	8002534 <HAL_RCC_OscConfig+0x1ac>
 80025d2:	e058      	b.n	8002686 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7fe fa0e 	bl	80009f4 <HAL_GetTick>
 80025d8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025dc:	e00a      	b.n	80025f4 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025de:	f7fe fa09 	bl	80009f4 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b64      	cmp	r3, #100	@ 0x64
 80025ec:	d902      	bls.n	80025f4 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	f000 bee7 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 80025f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025f8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002600:	fa93 f3a3 	rbit	r3, r3
 8002604:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002608:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260c:	fab3 f383 	clz	r3, r3
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b3f      	cmp	r3, #63	@ 0x3f
 8002614:	d802      	bhi.n	800261c <HAL_RCC_OscConfig+0x294>
 8002616:	4b1a      	ldr	r3, [pc, #104]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	e015      	b.n	8002648 <HAL_RCC_OscConfig+0x2c0>
 800261c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002620:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002628:	fa93 f3a3 	rbit	r3, r3
 800262c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002630:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002634:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002638:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800263c:	fa93 f3a3 	rbit	r3, r3
 8002640:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002644:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <HAL_RCC_OscConfig+0x2f8>)
 8002646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002648:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800264c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002650:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002654:	fa92 f2a2 	rbit	r2, r2
 8002658:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800265c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002660:	fab2 f282 	clz	r2, r2
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	f042 0220 	orr.w	r2, r2, #32
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	f002 021f 	and.w	r2, r2, #31
 8002670:	2101      	movs	r1, #1
 8002672:	fa01 f202 	lsl.w	r2, r1, r2
 8002676:	4013      	ands	r3, r2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1b0      	bne.n	80025de <HAL_RCC_OscConfig+0x256>
 800267c:	e003      	b.n	8002686 <HAL_RCC_OscConfig+0x2fe>
 800267e:	bf00      	nop
 8002680:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002686:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800268a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 816d 	beq.w	8002976 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800269c:	4bcd      	ldr	r3, [pc, #820]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 030c 	and.w	r3, r3, #12
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00c      	beq.n	80026c2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026a8:	4bca      	ldr	r3, [pc, #808]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f003 030c 	and.w	r3, r3, #12
 80026b0:	2b08      	cmp	r3, #8
 80026b2:	d16e      	bne.n	8002792 <HAL_RCC_OscConfig+0x40a>
 80026b4:	4bc7      	ldr	r3, [pc, #796]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80026bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026c0:	d167      	bne.n	8002792 <HAL_RCC_OscConfig+0x40a>
 80026c2:	2302      	movs	r3, #2
 80026c4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80026d4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b3f      	cmp	r3, #63	@ 0x3f
 80026e0:	d802      	bhi.n	80026e8 <HAL_RCC_OscConfig+0x360>
 80026e2:	4bbc      	ldr	r3, [pc, #752]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	e013      	b.n	8002710 <HAL_RCC_OscConfig+0x388>
 80026e8:	2302      	movs	r3, #2
 80026ea:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80026f2:	fa93 f3a3 	rbit	r3, r3
 80026f6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80026fa:	2302      	movs	r3, #2
 80026fc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002700:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002704:	fa93 f3a3 	rbit	r3, r3
 8002708:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800270c:	4bb1      	ldr	r3, [pc, #708]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 800270e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002710:	2202      	movs	r2, #2
 8002712:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002716:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800271a:	fa92 f2a2 	rbit	r2, r2
 800271e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002722:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002726:	fab2 f282 	clz	r2, r2
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	f042 0220 	orr.w	r2, r2, #32
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	f002 021f 	and.w	r2, r2, #31
 8002736:	2101      	movs	r1, #1
 8002738:	fa01 f202 	lsl.w	r2, r1, r2
 800273c:	4013      	ands	r3, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCC_OscConfig+0x3d0>
 8002742:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002746:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d002      	beq.n	8002758 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	f000 be35 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002758:	4b9e      	ldr	r3, [pc, #632]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002764:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	21f8      	movs	r1, #248	@ 0xf8
 800276e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002776:	fa91 f1a1 	rbit	r1, r1
 800277a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800277e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002782:	fab1 f181 	clz	r1, r1
 8002786:	b2c9      	uxtb	r1, r1
 8002788:	408b      	lsls	r3, r1
 800278a:	4992      	ldr	r1, [pc, #584]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002790:	e0f1      	b.n	8002976 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002792:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002796:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 8083 	beq.w	80028aa <HAL_RCC_OscConfig+0x522>
 80027a4:	2301      	movs	r3, #1
 80027a6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027aa:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80027b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027ba:	fab3 f383 	clz	r3, r3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027c4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	461a      	mov	r2, r3
 80027cc:	2301      	movs	r3, #1
 80027ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7fe f910 	bl	80009f4 <HAL_GetTick>
 80027d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d8:	e00a      	b.n	80027f0 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027da:	f7fe f90b 	bl	80009f4 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d902      	bls.n	80027f0 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	f000 bde9 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 80027f0:	2302      	movs	r3, #2
 80027f2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002802:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	fab3 f383 	clz	r3, r3
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b3f      	cmp	r3, #63	@ 0x3f
 800280e:	d802      	bhi.n	8002816 <HAL_RCC_OscConfig+0x48e>
 8002810:	4b70      	ldr	r3, [pc, #448]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	e013      	b.n	800283e <HAL_RCC_OscConfig+0x4b6>
 8002816:	2302      	movs	r3, #2
 8002818:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002828:	2302      	movs	r3, #2
 800282a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800282e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002832:	fa93 f3a3 	rbit	r3, r3
 8002836:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800283a:	4b66      	ldr	r3, [pc, #408]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	2202      	movs	r2, #2
 8002840:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002844:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002848:	fa92 f2a2 	rbit	r2, r2
 800284c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002850:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002854:	fab2 f282 	clz	r2, r2
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	f042 0220 	orr.w	r2, r2, #32
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	f002 021f 	and.w	r2, r2, #31
 8002864:	2101      	movs	r1, #1
 8002866:	fa01 f202 	lsl.w	r2, r1, r2
 800286a:	4013      	ands	r3, r2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0b4      	beq.n	80027da <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002870:	4b58      	ldr	r3, [pc, #352]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002878:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800287c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	21f8      	movs	r1, #248	@ 0xf8
 8002886:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800288e:	fa91 f1a1 	rbit	r1, r1
 8002892:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002896:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800289a:	fab1 f181 	clz	r1, r1
 800289e:	b2c9      	uxtb	r1, r1
 80028a0:	408b      	lsls	r3, r1
 80028a2:	494c      	ldr	r1, [pc, #304]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	600b      	str	r3, [r1, #0]
 80028a8:	e065      	b.n	8002976 <HAL_RCC_OscConfig+0x5ee>
 80028aa:	2301      	movs	r3, #1
 80028ac:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80028b4:	fa93 f3a3 	rbit	r3, r3
 80028b8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80028bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028ca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	461a      	mov	r2, r3
 80028d2:	2300      	movs	r3, #0
 80028d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d6:	f7fe f88d 	bl	80009f4 <HAL_GetTick>
 80028da:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028e0:	f7fe f888 	bl	80009f4 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d902      	bls.n	80028f6 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	f000 bd66 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 80028f6:	2302      	movs	r3, #2
 80028f8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002900:	fa93 f3a3 	rbit	r3, r3
 8002904:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002908:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290c:	fab3 f383 	clz	r3, r3
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b3f      	cmp	r3, #63	@ 0x3f
 8002914:	d802      	bhi.n	800291c <HAL_RCC_OscConfig+0x594>
 8002916:	4b2f      	ldr	r3, [pc, #188]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	e013      	b.n	8002944 <HAL_RCC_OscConfig+0x5bc>
 800291c:	2302      	movs	r3, #2
 800291e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800292e:	2302      	movs	r3, #2
 8002930:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002934:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002938:	fa93 f3a3 	rbit	r3, r3
 800293c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002940:	4b24      	ldr	r3, [pc, #144]	@ (80029d4 <HAL_RCC_OscConfig+0x64c>)
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	2202      	movs	r2, #2
 8002946:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800294a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800294e:	fa92 f2a2 	rbit	r2, r2
 8002952:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002956:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800295a:	fab2 f282 	clz	r2, r2
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	f042 0220 	orr.w	r2, r2, #32
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	f002 021f 	and.w	r2, r2, #31
 800296a:	2101      	movs	r1, #1
 800296c:	fa01 f202 	lsl.w	r2, r1, r2
 8002970:	4013      	ands	r3, r2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1b4      	bne.n	80028e0 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002976:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800297a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 8119 	beq.w	8002bbe <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800298c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002990:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 8082 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x71a>
 800299e:	2301      	movs	r3, #1
 80029a0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029a8:	fa93 f3a3 	rbit	r3, r3
 80029ac:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80029b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b4:	fab3 f383 	clz	r3, r3
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <HAL_RCC_OscConfig+0x650>)
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	461a      	mov	r2, r3
 80029c4:	2301      	movs	r3, #1
 80029c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c8:	f7fe f814 	bl	80009f4 <HAL_GetTick>
 80029cc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d0:	e00f      	b.n	80029f2 <HAL_RCC_OscConfig+0x66a>
 80029d2:	bf00      	nop
 80029d4:	40021000 	.word	0x40021000
 80029d8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029dc:	f7fe f80a 	bl	80009f4 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d902      	bls.n	80029f2 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	f000 bce8 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 80029f2:	2302      	movs	r3, #2
 80029f4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80029fc:	fa93 f2a3 	rbit	r2, r3
 8002a00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a04:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a12:	2202      	movs	r2, #2
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	fa93 f2a3 	rbit	r2, r3
 8002a24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a32:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a36:	2202      	movs	r2, #2
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	fa93 f2a3 	rbit	r2, r3
 8002a48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a50:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	4bb0      	ldr	r3, [pc, #704]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002a54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a5e:	2102      	movs	r1, #2
 8002a60:	6019      	str	r1, [r3, #0]
 8002a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a66:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	fa93 f1a3 	rbit	r1, r3
 8002a70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a78:	6019      	str	r1, [r3, #0]
  return result;
 8002a7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a7e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	fab3 f383 	clz	r3, r3
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	2101      	movs	r1, #1
 8002a96:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d09d      	beq.n	80029dc <HAL_RCC_OscConfig+0x654>
 8002aa0:	e08d      	b.n	8002bbe <HAL_RCC_OscConfig+0x836>
 8002aa2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002aaa:	2201      	movs	r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	fa93 f2a3 	rbit	r2, r3
 8002abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002ac4:	601a      	str	r2, [r3, #0]
  return result;
 8002ac6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002ace:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ad0:	fab3 f383 	clz	r3, r3
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	4b8f      	ldr	r3, [pc, #572]	@ (8002d18 <HAL_RCC_OscConfig+0x990>)
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	461a      	mov	r2, r3
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae4:	f7fd ff86 	bl	80009f4 <HAL_GetTick>
 8002ae8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aec:	e00a      	b.n	8002b04 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aee:	f7fd ff81 	bl	80009f4 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d902      	bls.n	8002b04 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	f000 bc5f 	b.w	80033c2 <HAL_RCC_OscConfig+0x103a>
 8002b04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b14:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	fa93 f2a3 	rbit	r2, r3
 8002b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b22:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b30:	2202      	movs	r2, #2
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	fa93 f2a3 	rbit	r2, r3
 8002b42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b46:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b54:	2202      	movs	r2, #2
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	fa93 f2a3 	rbit	r2, r3
 8002b66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b6a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b6e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b70:	4b68      	ldr	r3, [pc, #416]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002b72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	6019      	str	r1, [r3, #0]
 8002b80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b84:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	fa93 f1a3 	rbit	r1, r3
 8002b8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b92:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b96:	6019      	str	r1, [r3, #0]
  return result;
 8002b98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	fab3 f383 	clz	r3, r3
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	f003 031f 	and.w	r3, r3, #31
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d197      	bne.n	8002aee <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 819c 	beq.w	8002f0c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bda:	4b4e      	ldr	r3, [pc, #312]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d116      	bne.n	8002c14 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002be6:	4b4b      	ldr	r3, [pc, #300]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	4a4a      	ldr	r2, [pc, #296]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bf0:	61d3      	str	r3, [r2, #28]
 8002bf2:	4b48      	ldr	r3, [pc, #288]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002bfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bfe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c0c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c14:	4b41      	ldr	r3, [pc, #260]	@ (8002d1c <HAL_RCC_OscConfig+0x994>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d11a      	bne.n	8002c56 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c20:	4b3e      	ldr	r3, [pc, #248]	@ (8002d1c <HAL_RCC_OscConfig+0x994>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a3d      	ldr	r2, [pc, #244]	@ (8002d1c <HAL_RCC_OscConfig+0x994>)
 8002c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c2a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2c:	f7fd fee2 	bl	80009f4 <HAL_GetTick>
 8002c30:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c34:	e009      	b.n	8002c4a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c36:	f7fd fedd 	bl	80009f4 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b64      	cmp	r3, #100	@ 0x64
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e3bb      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4a:	4b34      	ldr	r3, [pc, #208]	@ (8002d1c <HAL_RCC_OscConfig+0x994>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0ef      	beq.n	8002c36 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d106      	bne.n	8002c74 <HAL_RCC_OscConfig+0x8ec>
 8002c66:	4b2b      	ldr	r3, [pc, #172]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6213      	str	r3, [r2, #32]
 8002c72:	e035      	b.n	8002ce0 <HAL_RCC_OscConfig+0x958>
 8002c74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCC_OscConfig+0x916>
 8002c84:	4b23      	ldr	r3, [pc, #140]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	4a22      	ldr	r2, [pc, #136]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c8a:	f023 0301 	bic.w	r3, r3, #1
 8002c8e:	6213      	str	r3, [r2, #32]
 8002c90:	4b20      	ldr	r3, [pc, #128]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	4a1f      	ldr	r2, [pc, #124]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002c96:	f023 0304 	bic.w	r3, r3, #4
 8002c9a:	6213      	str	r3, [r2, #32]
 8002c9c:	e020      	b.n	8002ce0 <HAL_RCC_OscConfig+0x958>
 8002c9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ca2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b05      	cmp	r3, #5
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x940>
 8002cae:	4b19      	ldr	r3, [pc, #100]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	4a18      	ldr	r2, [pc, #96]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cb4:	f043 0304 	orr.w	r3, r3, #4
 8002cb8:	6213      	str	r3, [r2, #32]
 8002cba:	4b16      	ldr	r3, [pc, #88]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4a15      	ldr	r2, [pc, #84]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6213      	str	r3, [r2, #32]
 8002cc6:	e00b      	b.n	8002ce0 <HAL_RCC_OscConfig+0x958>
 8002cc8:	4b12      	ldr	r3, [pc, #72]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	4a11      	ldr	r2, [pc, #68]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cce:	f023 0301 	bic.w	r3, r3, #1
 8002cd2:	6213      	str	r3, [r2, #32]
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cd6:	6a1b      	ldr	r3, [r3, #32]
 8002cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8002d14 <HAL_RCC_OscConfig+0x98c>)
 8002cda:	f023 0304 	bic.w	r3, r3, #4
 8002cde:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ce0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 8085 	beq.w	8002dfc <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf2:	f7fd fe7f 	bl	80009f4 <HAL_GetTick>
 8002cf6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cfa:	e011      	b.n	8002d20 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cfc:	f7fd fe7a 	bl	80009f4 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d907      	bls.n	8002d20 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e356      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 8002d14:	40021000 	.word	0x40021000
 8002d18:	10908120 	.word	0x10908120
 8002d1c:	40007000 	.word	0x40007000
 8002d20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d24:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d28:	2202      	movs	r2, #2
 8002d2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d30:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	fa93 f2a3 	rbit	r2, r3
 8002d3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d3e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d48:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d54:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	fa93 f2a3 	rbit	r2, r3
 8002d5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d62:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d66:	601a      	str	r2, [r3, #0]
  return result;
 8002d68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d6c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d70:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d72:	fab3 f383 	clz	r3, r3
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d102      	bne.n	8002d88 <HAL_RCC_OscConfig+0xa00>
 8002d82:	4b98      	ldr	r3, [pc, #608]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	e013      	b.n	8002db0 <HAL_RCC_OscConfig+0xa28>
 8002d88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d8c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d90:	2202      	movs	r2, #2
 8002d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d98:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	fa93 f2a3 	rbit	r2, r3
 8002da2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002da6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	4b8d      	ldr	r3, [pc, #564]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002db4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002db8:	2102      	movs	r1, #2
 8002dba:	6011      	str	r1, [r2, #0]
 8002dbc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002dc0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002dc4:	6812      	ldr	r2, [r2, #0]
 8002dc6:	fa92 f1a2 	rbit	r1, r2
 8002dca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002dce:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002dd2:	6011      	str	r1, [r2, #0]
  return result;
 8002dd4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002dd8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	fab2 f282 	clz	r2, r2
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	f002 021f 	and.w	r2, r2, #31
 8002dee:	2101      	movs	r1, #1
 8002df0:	fa01 f202 	lsl.w	r2, r1, r2
 8002df4:	4013      	ands	r3, r2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d080      	beq.n	8002cfc <HAL_RCC_OscConfig+0x974>
 8002dfa:	e07d      	b.n	8002ef8 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfc:	f7fd fdfa 	bl	80009f4 <HAL_GetTick>
 8002e00:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e04:	e00b      	b.n	8002e1e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e06:	f7fd fdf5 	bl	80009f4 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e2d1      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 8002e1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e22:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e26:	2202      	movs	r2, #2
 8002e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e2e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	fa93 f2a3 	rbit	r2, r3
 8002e38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e3c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e46:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e52:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	fa93 f2a3 	rbit	r2, r3
 8002e5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e60:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e64:	601a      	str	r2, [r3, #0]
  return result;
 8002e66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e6a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e6e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d102      	bne.n	8002e86 <HAL_RCC_OscConfig+0xafe>
 8002e80:	4b58      	ldr	r3, [pc, #352]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	e013      	b.n	8002eae <HAL_RCC_OscConfig+0xb26>
 8002e86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e8e:	2202      	movs	r2, #2
 8002e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e96:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	fa93 f2a3 	rbit	r2, r3
 8002ea0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ea4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002eb2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002eb6:	2102      	movs	r1, #2
 8002eb8:	6011      	str	r1, [r2, #0]
 8002eba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ebe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	fa92 f1a2 	rbit	r1, r2
 8002ec8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ecc:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002ed0:	6011      	str	r1, [r2, #0]
  return result;
 8002ed2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ed6:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	fab2 f282 	clz	r2, r2
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	f002 021f 	and.w	r2, r2, #31
 8002eec:	2101      	movs	r1, #1
 8002eee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d186      	bne.n	8002e06 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef8:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b38      	ldr	r3, [pc, #224]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	4a37      	ldr	r2, [pc, #220]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 8251 	beq.w	80033c0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f1e:	4b31      	ldr	r3, [pc, #196]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b08      	cmp	r3, #8
 8002f28:	f000 820f 	beq.w	800334a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	f040 8165 	bne.w	8003208 <HAL_RCC_OscConfig+0xe80>
 8002f3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f42:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f46:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f50:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	fa93 f2a3 	rbit	r2, r3
 8002f5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f5e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f62:	601a      	str	r2, [r3, #0]
  return result;
 8002f64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f68:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f6c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6e:	fab3 f383 	clz	r3, r3
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f78:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	461a      	mov	r2, r3
 8002f80:	2300      	movs	r3, #0
 8002f82:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7fd fd36 	bl	80009f4 <HAL_GetTick>
 8002f88:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8c:	e009      	b.n	8002fa2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f8e:	f7fd fd31 	bl	80009f4 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e20f      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 8002fa2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fa6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002faa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fb4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	fa93 f2a3 	rbit	r2, r3
 8002fbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fc2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fc6:	601a      	str	r2, [r3, #0]
  return result;
 8002fc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fcc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fd0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fd2:	fab3 f383 	clz	r3, r3
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fda:	d805      	bhi.n	8002fe8 <HAL_RCC_OscConfig+0xc60>
 8002fdc:	4b01      	ldr	r3, [pc, #4]	@ (8002fe4 <HAL_RCC_OscConfig+0xc5c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	e02a      	b.n	8003038 <HAL_RCC_OscConfig+0xcb0>
 8002fe2:	bf00      	nop
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fec:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ff0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ff4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ffa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	fa93 f2a3 	rbit	r2, r3
 8003004:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003008:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003012:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003016:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003020:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	fa93 f2a3 	rbit	r2, r3
 800302a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800302e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	4bca      	ldr	r3, [pc, #808]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800303c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003040:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003044:	6011      	str	r1, [r2, #0]
 8003046:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800304a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	fa92 f1a2 	rbit	r1, r2
 8003054:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003058:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800305c:	6011      	str	r1, [r2, #0]
  return result;
 800305e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003062:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	fab2 f282 	clz	r2, r2
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	f042 0220 	orr.w	r2, r2, #32
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	f002 021f 	and.w	r2, r2, #31
 8003078:	2101      	movs	r1, #1
 800307a:	fa01 f202 	lsl.w	r2, r1, r2
 800307e:	4013      	ands	r3, r2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d184      	bne.n	8002f8e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003084:	4bb6      	ldr	r3, [pc, #728]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 8003086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003088:	f023 020f 	bic.w	r2, r3, #15
 800308c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003090:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003098:	49b1      	ldr	r1, [pc, #708]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 800309a:	4313      	orrs	r3, r2
 800309c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800309e:	4bb0      	ldr	r3, [pc, #704]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80030a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6a19      	ldr	r1, [r3, #32]
 80030b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	430b      	orrs	r3, r1
 80030c0:	49a7      	ldr	r1, [pc, #668]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
 80030c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030ca:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030ce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030d8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	fa93 f2a3 	rbit	r2, r3
 80030e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030e6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030ea:	601a      	str	r2, [r3, #0]
  return result;
 80030ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030f0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030f4:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030f6:	fab3 f383 	clz	r3, r3
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003100:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	461a      	mov	r2, r3
 8003108:	2301      	movs	r3, #1
 800310a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fd fc72 	bl	80009f4 <HAL_GetTick>
 8003110:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003114:	e009      	b.n	800312a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003116:	f7fd fc6d 	bl	80009f4 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e14b      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 800312a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800312e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003132:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003136:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003138:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800313c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	fa93 f2a3 	rbit	r2, r3
 8003146:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800314a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800314e:	601a      	str	r2, [r3, #0]
  return result;
 8003150:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003154:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003158:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800315a:	fab3 f383 	clz	r3, r3
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b3f      	cmp	r3, #63	@ 0x3f
 8003162:	d802      	bhi.n	800316a <HAL_RCC_OscConfig+0xde2>
 8003164:	4b7e      	ldr	r3, [pc, #504]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	e027      	b.n	80031ba <HAL_RCC_OscConfig+0xe32>
 800316a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800316e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003172:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003176:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800317c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	fa93 f2a3 	rbit	r2, r3
 8003186:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800318a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003194:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003198:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031a2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	fa93 f2a3 	rbit	r2, r3
 80031ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031b0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031be:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80031c2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031c6:	6011      	str	r1, [r2, #0]
 80031c8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031cc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80031d0:	6812      	ldr	r2, [r2, #0]
 80031d2:	fa92 f1a2 	rbit	r1, r2
 80031d6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031da:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80031de:	6011      	str	r1, [r2, #0]
  return result;
 80031e0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031e4:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80031e8:	6812      	ldr	r2, [r2, #0]
 80031ea:	fab2 f282 	clz	r2, r2
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	f042 0220 	orr.w	r2, r2, #32
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	f002 021f 	and.w	r2, r2, #31
 80031fa:	2101      	movs	r1, #1
 80031fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d087      	beq.n	8003116 <HAL_RCC_OscConfig+0xd8e>
 8003206:	e0db      	b.n	80033c0 <HAL_RCC_OscConfig+0x1038>
 8003208:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800320c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003210:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003214:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800321a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	fa93 f2a3 	rbit	r2, r3
 8003224:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003228:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800322c:	601a      	str	r2, [r3, #0]
  return result;
 800322e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003232:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003236:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003242:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	461a      	mov	r2, r3
 800324a:	2300      	movs	r3, #0
 800324c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324e:	f7fd fbd1 	bl	80009f4 <HAL_GetTick>
 8003252:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003256:	e009      	b.n	800326c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003258:	f7fd fbcc 	bl	80009f4 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0aa      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 800326c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003270:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003274:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003278:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800327e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	fa93 f2a3 	rbit	r2, r3
 8003288:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800328c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003290:	601a      	str	r2, [r3, #0]
  return result;
 8003292:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003296:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800329a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800329c:	fab3 f383 	clz	r3, r3
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80032a4:	d802      	bhi.n	80032ac <HAL_RCC_OscConfig+0xf24>
 80032a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	e027      	b.n	80032fc <HAL_RCC_OscConfig+0xf74>
 80032ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032b0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80032b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032be:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	fa93 f2a3 	rbit	r2, r3
 80032c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032cc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032d6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80032da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032e4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	fa93 f2a3 	rbit	r2, r3
 80032ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032f2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <HAL_RCC_OscConfig+0xfd8>)
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003300:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003304:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003308:	6011      	str	r1, [r2, #0]
 800330a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800330e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	fa92 f1a2 	rbit	r1, r2
 8003318:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800331c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003320:	6011      	str	r1, [r2, #0]
  return result;
 8003322:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003326:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	fab2 f282 	clz	r2, r2
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	f042 0220 	orr.w	r2, r2, #32
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	f002 021f 	and.w	r2, r2, #31
 800333c:	2101      	movs	r1, #1
 800333e:	fa01 f202 	lsl.w	r2, r1, r2
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d187      	bne.n	8003258 <HAL_RCC_OscConfig+0xed0>
 8003348:	e03a      	b.n	80033c0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800334a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800334e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d104      	bne.n	8003364 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e031      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003364:	4b19      	ldr	r3, [pc, #100]	@ (80033cc <HAL_RCC_OscConfig+0x1044>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800336c:	4b17      	ldr	r3, [pc, #92]	@ (80033cc <HAL_RCC_OscConfig+0x1044>)
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003374:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003378:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 800337c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003380:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	69db      	ldr	r3, [r3, #28]
 8003388:	429a      	cmp	r2, r3
 800338a:	d117      	bne.n	80033bc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800338c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003390:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003394:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003398:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d10b      	bne.n	80033bc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80033a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033a8:	f003 020f 	and.w	r2, r3, #15
 80033ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e000      	b.n	80033c2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40021000 	.word	0x40021000

080033d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b09e      	sub	sp, #120	@ 0x78
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e154      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033e8:	4b89      	ldr	r3, [pc, #548]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d910      	bls.n	8003418 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f6:	4b86      	ldr	r3, [pc, #536]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 0207 	bic.w	r2, r3, #7
 80033fe:	4984      	ldr	r1, [pc, #528]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b82      	ldr	r3, [pc, #520]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d001      	beq.n	8003418 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e13c      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d008      	beq.n	8003436 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003424:	4b7b      	ldr	r3, [pc, #492]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	4978      	ldr	r1, [pc, #480]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 8003432:	4313      	orrs	r3, r2
 8003434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80cd 	beq.w	80035de <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d137      	bne.n	80034bc <HAL_RCC_ClockConfig+0xec>
 800344c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003450:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003454:	fa93 f3a3 	rbit	r3, r3
 8003458:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800345a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345c:	fab3 f383 	clz	r3, r3
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b3f      	cmp	r3, #63	@ 0x3f
 8003464:	d802      	bhi.n	800346c <HAL_RCC_ClockConfig+0x9c>
 8003466:	4b6b      	ldr	r3, [pc, #428]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	e00f      	b.n	800348c <HAL_RCC_ClockConfig+0xbc>
 800346c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003470:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003474:	fa93 f3a3 	rbit	r3, r3
 8003478:	667b      	str	r3, [r7, #100]	@ 0x64
 800347a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800347e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003480:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003482:	fa93 f3a3 	rbit	r3, r3
 8003486:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003488:	4b62      	ldr	r3, [pc, #392]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 800348a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003490:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003492:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003494:	fa92 f2a2 	rbit	r2, r2
 8003498:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800349a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800349c:	fab2 f282 	clz	r2, r2
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	f042 0220 	orr.w	r2, r2, #32
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	f002 021f 	and.w	r2, r2, #31
 80034ac:	2101      	movs	r1, #1
 80034ae:	fa01 f202 	lsl.w	r2, r1, r2
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d171      	bne.n	800359c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0ea      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d137      	bne.n	8003534 <HAL_RCC_ClockConfig+0x164>
 80034c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034c8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034cc:	fa93 f3a3 	rbit	r3, r3
 80034d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80034d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d4:	fab3 f383 	clz	r3, r3
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b3f      	cmp	r3, #63	@ 0x3f
 80034dc:	d802      	bhi.n	80034e4 <HAL_RCC_ClockConfig+0x114>
 80034de:	4b4d      	ldr	r3, [pc, #308]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	e00f      	b.n	8003504 <HAL_RCC_ClockConfig+0x134>
 80034e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034ec:	fa93 f3a3 	rbit	r3, r3
 80034f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80034f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80034f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034fa:	fa93 f3a3 	rbit	r3, r3
 80034fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003500:	4b44      	ldr	r3, [pc, #272]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 8003502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003504:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003508:	63ba      	str	r2, [r7, #56]	@ 0x38
 800350a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800350c:	fa92 f2a2 	rbit	r2, r2
 8003510:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003512:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003514:	fab2 f282 	clz	r2, r2
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	f042 0220 	orr.w	r2, r2, #32
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	f002 021f 	and.w	r2, r2, #31
 8003524:	2101      	movs	r1, #1
 8003526:	fa01 f202 	lsl.w	r2, r1, r2
 800352a:	4013      	ands	r3, r2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d135      	bne.n	800359c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e0ae      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
 8003534:	2302      	movs	r3, #2
 8003536:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353a:	fa93 f3a3 	rbit	r3, r3
 800353e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003542:	fab3 f383 	clz	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b3f      	cmp	r3, #63	@ 0x3f
 800354a:	d802      	bhi.n	8003552 <HAL_RCC_ClockConfig+0x182>
 800354c:	4b31      	ldr	r3, [pc, #196]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	e00d      	b.n	800356e <HAL_RCC_ClockConfig+0x19e>
 8003552:	2302      	movs	r3, #2
 8003554:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003558:	fa93 f3a3 	rbit	r3, r3
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
 800355e:	2302      	movs	r3, #2
 8003560:	623b      	str	r3, [r7, #32]
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	61fb      	str	r3, [r7, #28]
 800356a:	4b2a      	ldr	r3, [pc, #168]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	2202      	movs	r2, #2
 8003570:	61ba      	str	r2, [r7, #24]
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	fa92 f2a2 	rbit	r2, r2
 8003578:	617a      	str	r2, [r7, #20]
  return result;
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	fab2 f282 	clz	r2, r2
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	f042 0220 	orr.w	r2, r2, #32
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	f002 021f 	and.w	r2, r2, #31
 800358c:	2101      	movs	r1, #1
 800358e:	fa01 f202 	lsl.w	r2, r1, r2
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e07a      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800359c:	4b1d      	ldr	r3, [pc, #116]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f023 0203 	bic.w	r2, r3, #3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	491a      	ldr	r1, [pc, #104]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035ae:	f7fd fa21 	bl	80009f4 <HAL_GetTick>
 80035b2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b4:	e00a      	b.n	80035cc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b6:	f7fd fa1d 	bl	80009f4 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e062      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035cc:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <HAL_RCC_ClockConfig+0x244>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 020c 	and.w	r2, r3, #12
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	429a      	cmp	r2, r3
 80035dc:	d1eb      	bne.n	80035b6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035de:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d215      	bcs.n	8003618 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f023 0207 	bic.w	r2, r3, #7
 80035f4:	4906      	ldr	r1, [pc, #24]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <HAL_RCC_ClockConfig+0x240>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	429a      	cmp	r2, r3
 8003608:	d006      	beq.n	8003618 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e041      	b.n	8003692 <HAL_RCC_ClockConfig+0x2c2>
 800360e:	bf00      	nop
 8003610:	40022000 	.word	0x40022000
 8003614:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	d008      	beq.n	8003636 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_RCC_ClockConfig+0x2cc>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	491a      	ldr	r1, [pc, #104]	@ (800369c <HAL_RCC_ClockConfig+0x2cc>)
 8003632:	4313      	orrs	r3, r2
 8003634:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d009      	beq.n	8003656 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003642:	4b16      	ldr	r3, [pc, #88]	@ (800369c <HAL_RCC_ClockConfig+0x2cc>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4912      	ldr	r1, [pc, #72]	@ (800369c <HAL_RCC_ClockConfig+0x2cc>)
 8003652:	4313      	orrs	r3, r2
 8003654:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003656:	f000 f829 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800365a:	4601      	mov	r1, r0
 800365c:	4b0f      	ldr	r3, [pc, #60]	@ (800369c <HAL_RCC_ClockConfig+0x2cc>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003664:	22f0      	movs	r2, #240	@ 0xf0
 8003666:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	fa92 f2a2 	rbit	r2, r2
 800366e:	60fa      	str	r2, [r7, #12]
  return result;
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	fab2 f282 	clz	r2, r2
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	40d3      	lsrs	r3, r2
 800367a:	4a09      	ldr	r2, [pc, #36]	@ (80036a0 <HAL_RCC_ClockConfig+0x2d0>)
 800367c:	5cd3      	ldrb	r3, [r2, r3]
 800367e:	fa21 f303 	lsr.w	r3, r1, r3
 8003682:	4a08      	ldr	r2, [pc, #32]	@ (80036a4 <HAL_RCC_ClockConfig+0x2d4>)
 8003684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003686:	4b08      	ldr	r3, [pc, #32]	@ (80036a8 <HAL_RCC_ClockConfig+0x2d8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4618      	mov	r0, r3
 800368c:	f7fd f96e 	bl	800096c <HAL_InitTick>
  
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3778      	adds	r7, #120	@ 0x78
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40021000 	.word	0x40021000
 80036a0:	08004680 	.word	0x08004680
 80036a4:	20000000 	.word	0x20000000
 80036a8:	20000004 	.word	0x20000004

080036ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]
 80036b6:	2300      	movs	r3, #0
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	2300      	movs	r3, #0
 80036c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80036c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x98>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 030c 	and.w	r3, r3, #12
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d002      	beq.n	80036dc <HAL_RCC_GetSysClockFreq+0x30>
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d003      	beq.n	80036e2 <HAL_RCC_GetSysClockFreq+0x36>
 80036da:	e029      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036de:	613b      	str	r3, [r7, #16]
      break;
 80036e0:	e029      	b.n	8003736 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	0c9b      	lsrs	r3, r3, #18
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	4a18      	ldr	r2, [pc, #96]	@ (800374c <HAL_RCC_GetSysClockFreq+0xa0>)
 80036ec:	5cd3      	ldrb	r3, [r2, r3]
 80036ee:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80036f0:	4b14      	ldr	r3, [pc, #80]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x98>)
 80036f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	4a15      	ldr	r2, [pc, #84]	@ (8003750 <HAL_RCC_GetSysClockFreq+0xa4>)
 80036fa:	5cd3      	ldrb	r3, [r2, r3]
 80036fc:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d008      	beq.n	800371a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003708:	4a0f      	ldr	r2, [pc, #60]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x9c>)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	fb02 f303 	mul.w	r3, r2, r3
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	e007      	b.n	800372a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800371a:	4a0b      	ldr	r2, [pc, #44]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x9c>)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	613b      	str	r3, [r7, #16]
      break;
 800372e:	e002      	b.n	8003736 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003730:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003732:	613b      	str	r3, [r7, #16]
      break;
 8003734:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003736:	693b      	ldr	r3, [r7, #16]
}
 8003738:	4618      	mov	r0, r3
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	40021000 	.word	0x40021000
 8003748:	007a1200 	.word	0x007a1200
 800374c:	08004698 	.word	0x08004698
 8003750:	080046a8 	.word	0x080046a8

08003754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003758:	4b03      	ldr	r3, [pc, #12]	@ (8003768 <HAL_RCC_GetHCLKFreq+0x14>)
 800375a:	681b      	ldr	r3, [r3, #0]
}
 800375c:	4618      	mov	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20000000 	.word	0x20000000

0800376c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003772:	f7ff ffef 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 8003776:	4601      	mov	r1, r0
 8003778:	4b0b      	ldr	r3, [pc, #44]	@ (80037a8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003780:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003784:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	fa92 f2a2 	rbit	r2, r2
 800378c:	603a      	str	r2, [r7, #0]
  return result;
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	fab2 f282 	clz	r2, r2
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	40d3      	lsrs	r3, r2
 8003798:	4a04      	ldr	r2, [pc, #16]	@ (80037ac <HAL_RCC_GetPCLK1Freq+0x40>)
 800379a:	5cd3      	ldrb	r3, [r2, r3]
 800379c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40021000 	.word	0x40021000
 80037ac:	08004690 	.word	0x08004690

080037b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80037b6:	f7ff ffcd 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 80037ba:	4601      	mov	r1, r0
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_RCC_GetPCLK2Freq+0x3c>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80037c4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80037c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	fa92 f2a2 	rbit	r2, r2
 80037d0:	603a      	str	r2, [r7, #0]
  return result;
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	fab2 f282 	clz	r2, r2
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	40d3      	lsrs	r3, r2
 80037dc:	4a04      	ldr	r2, [pc, #16]	@ (80037f0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80037de:	5cd3      	ldrb	r3, [r2, r3]
 80037e0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40021000 	.word	0x40021000
 80037f0:	08004690 	.word	0x08004690

080037f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b092      	sub	sp, #72	@ 0x48
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003804:	2300      	movs	r3, #0
 8003806:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 80d2 	beq.w	80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003818:	4b4d      	ldr	r3, [pc, #308]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10e      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003824:	4b4a      	ldr	r3, [pc, #296]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	4a49      	ldr	r2, [pc, #292]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800382a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800382e:	61d3      	str	r3, [r2, #28]
 8003830:	4b47      	ldr	r3, [pc, #284]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003838:	60bb      	str	r3, [r7, #8]
 800383a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800383c:	2301      	movs	r3, #1
 800383e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003842:	4b44      	ldr	r3, [pc, #272]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384a:	2b00      	cmp	r3, #0
 800384c:	d118      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800384e:	4b41      	ldr	r3, [pc, #260]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a40      	ldr	r2, [pc, #256]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003858:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800385a:	f7fd f8cb 	bl	80009f4 <HAL_GetTick>
 800385e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003860:	e008      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003862:	f7fd f8c7 	bl	80009f4 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b64      	cmp	r3, #100	@ 0x64
 800386e:	d901      	bls.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e1d4      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003874:	4b37      	ldr	r3, [pc, #220]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0f0      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003880:	4b33      	ldr	r3, [pc, #204]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003888:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800388a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 8082 	beq.w	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800389a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800389c:	429a      	cmp	r2, r3
 800389e:	d07a      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80038b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ba:	fab3 f383 	clz	r3, r3
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	4b25      	ldr	r3, [pc, #148]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038c4:	4413      	add	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	461a      	mov	r2, r3
 80038ca:	2301      	movs	r3, #1
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d6:	fa93 f3a3 	rbit	r3, r3
 80038da:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80038dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038de:	fab3 f383 	clz	r3, r3
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	461a      	mov	r2, r3
 80038e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038e8:	4413      	add	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	461a      	mov	r2, r3
 80038ee:	2300      	movs	r3, #0
 80038f0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038f2:	4a17      	ldr	r2, [pc, #92]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d049      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fd f877 	bl	80009f4 <HAL_GetTick>
 8003906:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003908:	e00a      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390a:	f7fd f873 	bl	80009f4 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003918:	4293      	cmp	r3, r2
 800391a:	d901      	bls.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e17e      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003920:	2302      	movs	r3, #2
 8003922:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003926:	fa93 f3a3 	rbit	r3, r3
 800392a:	627b      	str	r3, [r7, #36]	@ 0x24
 800392c:	2302      	movs	r3, #2
 800392e:	623b      	str	r3, [r7, #32]
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	fa93 f3a3 	rbit	r3, r3
 8003936:	61fb      	str	r3, [r7, #28]
  return result;
 8003938:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800393a:	fab3 f383 	clz	r3, r3
 800393e:	b2db      	uxtb	r3, r3
 8003940:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800394a:	4b01      	ldr	r3, [pc, #4]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	e00d      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003950:	40021000 	.word	0x40021000
 8003954:	40007000 	.word	0x40007000
 8003958:	10908100 	.word	0x10908100
 800395c:	2302      	movs	r3, #2
 800395e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	4b9a      	ldr	r3, [pc, #616]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	2202      	movs	r2, #2
 800396e:	613a      	str	r2, [r7, #16]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	fa92 f2a2 	rbit	r2, r2
 8003976:	60fa      	str	r2, [r7, #12]
  return result;
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	fab2 f282 	clz	r2, r2
 800397e:	b2d2      	uxtb	r2, r2
 8003980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	f002 021f 	and.w	r2, r2, #31
 800398a:	2101      	movs	r1, #1
 800398c:	fa01 f202 	lsl.w	r2, r1, r2
 8003990:	4013      	ands	r3, r2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0b9      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003996:	4b8f      	ldr	r3, [pc, #572]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	498c      	ldr	r1, [pc, #560]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d105      	bne.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b0:	4b88      	ldr	r3, [pc, #544]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	4a87      	ldr	r2, [pc, #540]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d008      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039c8:	4b82      	ldr	r3, [pc, #520]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039cc:	f023 0203 	bic.w	r2, r3, #3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	497f      	ldr	r1, [pc, #508]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d008      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039e6:	4b7b      	ldr	r3, [pc, #492]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	4978      	ldr	r1, [pc, #480]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d008      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a04:	4b73      	ldr	r3, [pc, #460]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	4970      	ldr	r1, [pc, #448]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0320 	and.w	r3, r3, #32
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a22:	4b6c      	ldr	r3, [pc, #432]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a26:	f023 0210 	bic.w	r2, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	4969      	ldr	r1, [pc, #420]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003a40:	4b64      	ldr	r3, [pc, #400]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4c:	4961      	ldr	r1, [pc, #388]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d008      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a62:	f023 0220 	bic.w	r2, r3, #32
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	495a      	ldr	r1, [pc, #360]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a7c:	4b55      	ldr	r3, [pc, #340]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a80:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a88:	4952      	ldr	r1, [pc, #328]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d008      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a9a:	4b4e      	ldr	r3, [pc, #312]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	494b      	ldr	r1, [pc, #300]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d008      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ab8:	4b46      	ldr	r3, [pc, #280]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	4943      	ldr	r1, [pc, #268]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d008      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	493c      	ldr	r1, [pc, #240]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d008      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003af4:	4b37      	ldr	r3, [pc, #220]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b00:	4934      	ldr	r1, [pc, #208]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d008      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003b12:	4b30      	ldr	r3, [pc, #192]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b16:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	492d      	ldr	r1, [pc, #180]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d008      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b30:	4b28      	ldr	r3, [pc, #160]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b3c:	4925      	ldr	r1, [pc, #148]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d008      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003b4e:	4b21      	ldr	r3, [pc, #132]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b52:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	491e      	ldr	r1, [pc, #120]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003b6c:	4b19      	ldr	r3, [pc, #100]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	4916      	ldr	r1, [pc, #88]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d008      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003b8a:	4b12      	ldr	r3, [pc, #72]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b96:	490f      	ldr	r1, [pc, #60]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb4:	4907      	ldr	r1, [pc, #28]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00c      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003bc6:	4b03      	ldr	r3, [pc, #12]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	e002      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bda:	4913      	ldr	r1, [pc, #76]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d008      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003bec:	4b0e      	ldr	r3, [pc, #56]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf8:	490b      	ldr	r1, [pc, #44]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d008      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003c0a:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c16:	4904      	ldr	r1, [pc, #16]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3748      	adds	r7, #72	@ 0x48
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40021000 	.word	0x40021000

08003c2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e040      	b.n	8003cc0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fc fde0 	bl	8000814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2224      	movs	r2, #36	@ 0x24
 8003c58:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0201 	bic.w	r2, r2, #1
 8003c68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fa86 	bl	8004184 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f8af 	bl	8003ddc <UART_SetConfig>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d101      	bne.n	8003c88 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e01b      	b.n	8003cc0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689a      	ldr	r2, [r3, #8]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ca6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 fb05 	bl	80042c8 <UART_CheckIdleState>
 8003cbe:	4603      	mov	r3, r0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3708      	adds	r7, #8
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08a      	sub	sp, #40	@ 0x28
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	d177      	bne.n	8003dd0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_UART_Transmit+0x24>
 8003ce6:	88fb      	ldrh	r3, [r7, #6]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e070      	b.n	8003dd2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2221      	movs	r2, #33	@ 0x21
 8003cfc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cfe:	f7fc fe79 	bl	80009f4 <HAL_GetTick>
 8003d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	88fa      	ldrh	r2, [r7, #6]
 8003d10:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d1c:	d108      	bne.n	8003d30 <HAL_UART_Transmit+0x68>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d104      	bne.n	8003d30 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003d26:	2300      	movs	r3, #0
 8003d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	61bb      	str	r3, [r7, #24]
 8003d2e:	e003      	b.n	8003d38 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d38:	e02f      	b.n	8003d9a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	2200      	movs	r2, #0
 8003d42:	2180      	movs	r1, #128	@ 0x80
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fb67 	bl	8004418 <UART_WaitOnFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d004      	beq.n	8003d5a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2220      	movs	r2, #32
 8003d54:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e03b      	b.n	8003dd2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d6c:	b292      	uxth	r2, r2
 8003d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	3302      	adds	r3, #2
 8003d74:	61bb      	str	r3, [r7, #24]
 8003d76:	e007      	b.n	8003d88 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	781a      	ldrb	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3301      	adds	r3, #1
 8003d86:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	3b01      	subs	r3, #1
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1c9      	bne.n	8003d3a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2200      	movs	r2, #0
 8003dae:	2140      	movs	r1, #64	@ 0x40
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 fb31 	bl	8004418 <UART_WaitOnFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e005      	b.n	8003dd2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	e000      	b.n	8003dd2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003dd0:	2302      	movs	r3, #2
  }
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3720      	adds	r7, #32
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003de4:	2300      	movs	r3, #0
 8003de6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	4b92      	ldr	r3, [pc, #584]	@ (8004050 <UART_SetConfig+0x274>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6812      	ldr	r2, [r2, #0]
 8003e0e:	6979      	ldr	r1, [r7, #20]
 8003e10:	430b      	orrs	r3, r1
 8003e12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a80      	ldr	r2, [pc, #512]	@ (8004054 <UART_SetConfig+0x278>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d120      	bne.n	8003e9a <UART_SetConfig+0xbe>
 8003e58:	4b7f      	ldr	r3, [pc, #508]	@ (8004058 <UART_SetConfig+0x27c>)
 8003e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5c:	f003 0303 	and.w	r3, r3, #3
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d817      	bhi.n	8003e94 <UART_SetConfig+0xb8>
 8003e64:	a201      	add	r2, pc, #4	@ (adr r2, 8003e6c <UART_SetConfig+0x90>)
 8003e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6a:	bf00      	nop
 8003e6c:	08003e7d 	.word	0x08003e7d
 8003e70:	08003e89 	.word	0x08003e89
 8003e74:	08003e8f 	.word	0x08003e8f
 8003e78:	08003e83 	.word	0x08003e83
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	77fb      	strb	r3, [r7, #31]
 8003e80:	e0b5      	b.n	8003fee <UART_SetConfig+0x212>
 8003e82:	2302      	movs	r3, #2
 8003e84:	77fb      	strb	r3, [r7, #31]
 8003e86:	e0b2      	b.n	8003fee <UART_SetConfig+0x212>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	77fb      	strb	r3, [r7, #31]
 8003e8c:	e0af      	b.n	8003fee <UART_SetConfig+0x212>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	77fb      	strb	r3, [r7, #31]
 8003e92:	e0ac      	b.n	8003fee <UART_SetConfig+0x212>
 8003e94:	2310      	movs	r3, #16
 8003e96:	77fb      	strb	r3, [r7, #31]
 8003e98:	e0a9      	b.n	8003fee <UART_SetConfig+0x212>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a6f      	ldr	r2, [pc, #444]	@ (800405c <UART_SetConfig+0x280>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d124      	bne.n	8003eee <UART_SetConfig+0x112>
 8003ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8004058 <UART_SetConfig+0x27c>)
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003eac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003eb0:	d011      	beq.n	8003ed6 <UART_SetConfig+0xfa>
 8003eb2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003eb6:	d817      	bhi.n	8003ee8 <UART_SetConfig+0x10c>
 8003eb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ebc:	d011      	beq.n	8003ee2 <UART_SetConfig+0x106>
 8003ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ec2:	d811      	bhi.n	8003ee8 <UART_SetConfig+0x10c>
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <UART_SetConfig+0xf4>
 8003ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ecc:	d006      	beq.n	8003edc <UART_SetConfig+0x100>
 8003ece:	e00b      	b.n	8003ee8 <UART_SetConfig+0x10c>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	77fb      	strb	r3, [r7, #31]
 8003ed4:	e08b      	b.n	8003fee <UART_SetConfig+0x212>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	77fb      	strb	r3, [r7, #31]
 8003eda:	e088      	b.n	8003fee <UART_SetConfig+0x212>
 8003edc:	2304      	movs	r3, #4
 8003ede:	77fb      	strb	r3, [r7, #31]
 8003ee0:	e085      	b.n	8003fee <UART_SetConfig+0x212>
 8003ee2:	2308      	movs	r3, #8
 8003ee4:	77fb      	strb	r3, [r7, #31]
 8003ee6:	e082      	b.n	8003fee <UART_SetConfig+0x212>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	77fb      	strb	r3, [r7, #31]
 8003eec:	e07f      	b.n	8003fee <UART_SetConfig+0x212>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8004060 <UART_SetConfig+0x284>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d124      	bne.n	8003f42 <UART_SetConfig+0x166>
 8003ef8:	4b57      	ldr	r3, [pc, #348]	@ (8004058 <UART_SetConfig+0x27c>)
 8003efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003f00:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f04:	d011      	beq.n	8003f2a <UART_SetConfig+0x14e>
 8003f06:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f0a:	d817      	bhi.n	8003f3c <UART_SetConfig+0x160>
 8003f0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f10:	d011      	beq.n	8003f36 <UART_SetConfig+0x15a>
 8003f12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f16:	d811      	bhi.n	8003f3c <UART_SetConfig+0x160>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <UART_SetConfig+0x148>
 8003f1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f20:	d006      	beq.n	8003f30 <UART_SetConfig+0x154>
 8003f22:	e00b      	b.n	8003f3c <UART_SetConfig+0x160>
 8003f24:	2300      	movs	r3, #0
 8003f26:	77fb      	strb	r3, [r7, #31]
 8003f28:	e061      	b.n	8003fee <UART_SetConfig+0x212>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	77fb      	strb	r3, [r7, #31]
 8003f2e:	e05e      	b.n	8003fee <UART_SetConfig+0x212>
 8003f30:	2304      	movs	r3, #4
 8003f32:	77fb      	strb	r3, [r7, #31]
 8003f34:	e05b      	b.n	8003fee <UART_SetConfig+0x212>
 8003f36:	2308      	movs	r3, #8
 8003f38:	77fb      	strb	r3, [r7, #31]
 8003f3a:	e058      	b.n	8003fee <UART_SetConfig+0x212>
 8003f3c:	2310      	movs	r3, #16
 8003f3e:	77fb      	strb	r3, [r7, #31]
 8003f40:	e055      	b.n	8003fee <UART_SetConfig+0x212>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a47      	ldr	r2, [pc, #284]	@ (8004064 <UART_SetConfig+0x288>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d124      	bne.n	8003f96 <UART_SetConfig+0x1ba>
 8003f4c:	4b42      	ldr	r3, [pc, #264]	@ (8004058 <UART_SetConfig+0x27c>)
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003f54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f58:	d011      	beq.n	8003f7e <UART_SetConfig+0x1a2>
 8003f5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f5e:	d817      	bhi.n	8003f90 <UART_SetConfig+0x1b4>
 8003f60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f64:	d011      	beq.n	8003f8a <UART_SetConfig+0x1ae>
 8003f66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f6a:	d811      	bhi.n	8003f90 <UART_SetConfig+0x1b4>
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <UART_SetConfig+0x19c>
 8003f70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f74:	d006      	beq.n	8003f84 <UART_SetConfig+0x1a8>
 8003f76:	e00b      	b.n	8003f90 <UART_SetConfig+0x1b4>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	77fb      	strb	r3, [r7, #31]
 8003f7c:	e037      	b.n	8003fee <UART_SetConfig+0x212>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	77fb      	strb	r3, [r7, #31]
 8003f82:	e034      	b.n	8003fee <UART_SetConfig+0x212>
 8003f84:	2304      	movs	r3, #4
 8003f86:	77fb      	strb	r3, [r7, #31]
 8003f88:	e031      	b.n	8003fee <UART_SetConfig+0x212>
 8003f8a:	2308      	movs	r3, #8
 8003f8c:	77fb      	strb	r3, [r7, #31]
 8003f8e:	e02e      	b.n	8003fee <UART_SetConfig+0x212>
 8003f90:	2310      	movs	r3, #16
 8003f92:	77fb      	strb	r3, [r7, #31]
 8003f94:	e02b      	b.n	8003fee <UART_SetConfig+0x212>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a33      	ldr	r2, [pc, #204]	@ (8004068 <UART_SetConfig+0x28c>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d124      	bne.n	8003fea <UART_SetConfig+0x20e>
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8004058 <UART_SetConfig+0x27c>)
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003fa8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003fac:	d011      	beq.n	8003fd2 <UART_SetConfig+0x1f6>
 8003fae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003fb2:	d817      	bhi.n	8003fe4 <UART_SetConfig+0x208>
 8003fb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fb8:	d011      	beq.n	8003fde <UART_SetConfig+0x202>
 8003fba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fbe:	d811      	bhi.n	8003fe4 <UART_SetConfig+0x208>
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <UART_SetConfig+0x1f0>
 8003fc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fc8:	d006      	beq.n	8003fd8 <UART_SetConfig+0x1fc>
 8003fca:	e00b      	b.n	8003fe4 <UART_SetConfig+0x208>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	77fb      	strb	r3, [r7, #31]
 8003fd0:	e00d      	b.n	8003fee <UART_SetConfig+0x212>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	77fb      	strb	r3, [r7, #31]
 8003fd6:	e00a      	b.n	8003fee <UART_SetConfig+0x212>
 8003fd8:	2304      	movs	r3, #4
 8003fda:	77fb      	strb	r3, [r7, #31]
 8003fdc:	e007      	b.n	8003fee <UART_SetConfig+0x212>
 8003fde:	2308      	movs	r3, #8
 8003fe0:	77fb      	strb	r3, [r7, #31]
 8003fe2:	e004      	b.n	8003fee <UART_SetConfig+0x212>
 8003fe4:	2310      	movs	r3, #16
 8003fe6:	77fb      	strb	r3, [r7, #31]
 8003fe8:	e001      	b.n	8003fee <UART_SetConfig+0x212>
 8003fea:	2310      	movs	r3, #16
 8003fec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ff6:	d16b      	bne.n	80040d0 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003ff8:	7ffb      	ldrb	r3, [r7, #31]
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d838      	bhi.n	8004070 <UART_SetConfig+0x294>
 8003ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8004004 <UART_SetConfig+0x228>)
 8004000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004004:	08004029 	.word	0x08004029
 8004008:	08004031 	.word	0x08004031
 800400c:	08004039 	.word	0x08004039
 8004010:	08004071 	.word	0x08004071
 8004014:	0800403f 	.word	0x0800403f
 8004018:	08004071 	.word	0x08004071
 800401c:	08004071 	.word	0x08004071
 8004020:	08004071 	.word	0x08004071
 8004024:	08004047 	.word	0x08004047
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004028:	f7ff fba0 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 800402c:	61b8      	str	r0, [r7, #24]
        break;
 800402e:	e024      	b.n	800407a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004030:	f7ff fbbe 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8004034:	61b8      	str	r0, [r7, #24]
        break;
 8004036:	e020      	b.n	800407a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004038:	4b0c      	ldr	r3, [pc, #48]	@ (800406c <UART_SetConfig+0x290>)
 800403a:	61bb      	str	r3, [r7, #24]
        break;
 800403c:	e01d      	b.n	800407a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800403e:	f7ff fb35 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8004042:	61b8      	str	r0, [r7, #24]
        break;
 8004044:	e019      	b.n	800407a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800404a:	61bb      	str	r3, [r7, #24]
        break;
 800404c:	e015      	b.n	800407a <UART_SetConfig+0x29e>
 800404e:	bf00      	nop
 8004050:	efff69f3 	.word	0xefff69f3
 8004054:	40013800 	.word	0x40013800
 8004058:	40021000 	.word	0x40021000
 800405c:	40004400 	.word	0x40004400
 8004060:	40004800 	.word	0x40004800
 8004064:	40004c00 	.word	0x40004c00
 8004068:	40005000 	.word	0x40005000
 800406c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004070:	2300      	movs	r3, #0
 8004072:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	77bb      	strb	r3, [r7, #30]
        break;
 8004078:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d073      	beq.n	8004168 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	005a      	lsls	r2, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	085b      	lsrs	r3, r3, #1
 800408a:	441a      	add	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	fbb2 f3f3 	udiv	r3, r2, r3
 8004094:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b0f      	cmp	r3, #15
 800409a:	d916      	bls.n	80040ca <UART_SetConfig+0x2ee>
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040a2:	d212      	bcs.n	80040ca <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	f023 030f 	bic.w	r3, r3, #15
 80040ac:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	89fb      	ldrh	r3, [r7, #14]
 80040bc:	4313      	orrs	r3, r2
 80040be:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	89fa      	ldrh	r2, [r7, #14]
 80040c6:	60da      	str	r2, [r3, #12]
 80040c8:	e04e      	b.n	8004168 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	77bb      	strb	r3, [r7, #30]
 80040ce:	e04b      	b.n	8004168 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040d0:	7ffb      	ldrb	r3, [r7, #31]
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d827      	bhi.n	8004126 <UART_SetConfig+0x34a>
 80040d6:	a201      	add	r2, pc, #4	@ (adr r2, 80040dc <UART_SetConfig+0x300>)
 80040d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040dc:	08004101 	.word	0x08004101
 80040e0:	08004109 	.word	0x08004109
 80040e4:	08004111 	.word	0x08004111
 80040e8:	08004127 	.word	0x08004127
 80040ec:	08004117 	.word	0x08004117
 80040f0:	08004127 	.word	0x08004127
 80040f4:	08004127 	.word	0x08004127
 80040f8:	08004127 	.word	0x08004127
 80040fc:	0800411f 	.word	0x0800411f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004100:	f7ff fb34 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 8004104:	61b8      	str	r0, [r7, #24]
        break;
 8004106:	e013      	b.n	8004130 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004108:	f7ff fb52 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 800410c:	61b8      	str	r0, [r7, #24]
        break;
 800410e:	e00f      	b.n	8004130 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004110:	4b1b      	ldr	r3, [pc, #108]	@ (8004180 <UART_SetConfig+0x3a4>)
 8004112:	61bb      	str	r3, [r7, #24]
        break;
 8004114:	e00c      	b.n	8004130 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004116:	f7ff fac9 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800411a:	61b8      	str	r0, [r7, #24]
        break;
 800411c:	e008      	b.n	8004130 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800411e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004122:	61bb      	str	r3, [r7, #24]
        break;
 8004124:	e004      	b.n	8004130 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	77bb      	strb	r3, [r7, #30]
        break;
 800412e:	bf00      	nop
    }

    if (pclk != 0U)
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d018      	beq.n	8004168 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	085a      	lsrs	r2, r3, #1
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	441a      	add	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	fbb2 f3f3 	udiv	r3, r2, r3
 8004148:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	2b0f      	cmp	r3, #15
 800414e:	d909      	bls.n	8004164 <UART_SetConfig+0x388>
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004156:	d205      	bcs.n	8004164 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	b29a      	uxth	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	e001      	b.n	8004168 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004174:	7fbb      	ldrb	r3, [r7, #30]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3720      	adds	r7, #32
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	007a1200 	.word	0x007a1200

08004184 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	f003 0308 	and.w	r3, r3, #8
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00a      	beq.n	80041ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00a      	beq.n	80041f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f6:	f003 0304 	and.w	r3, r3, #4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00a      	beq.n	8004214 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00a      	beq.n	8004236 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	430a      	orrs	r2, r1
 8004234:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	f003 0320 	and.w	r3, r3, #32
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00a      	beq.n	8004258 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	430a      	orrs	r2, r1
 8004256:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004260:	2b00      	cmp	r3, #0
 8004262:	d01a      	beq.n	800429a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004282:	d10a      	bne.n	800429a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	605a      	str	r2, [r3, #4]
  }
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b098      	sub	sp, #96	@ 0x60
 80042cc:	af02      	add	r7, sp, #8
 80042ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80042d8:	f7fc fb8c 	bl	80009f4 <HAL_GetTick>
 80042dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0308 	and.w	r3, r3, #8
 80042e8:	2b08      	cmp	r3, #8
 80042ea:	d12e      	bne.n	800434a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f4:	2200      	movs	r2, #0
 80042f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f88c 	bl	8004418 <UART_WaitOnFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d021      	beq.n	800434a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004316:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800431a:	653b      	str	r3, [r7, #80]	@ 0x50
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	461a      	mov	r2, r3
 8004322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004324:	647b      	str	r3, [r7, #68]	@ 0x44
 8004326:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800432a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800432c:	e841 2300 	strex	r3, r2, [r1]
 8004330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1e6      	bne.n	8004306 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e062      	b.n	8004410 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b04      	cmp	r3, #4
 8004356:	d149      	bne.n	80043ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004358:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004360:	2200      	movs	r2, #0
 8004362:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f856 	bl	8004418 <UART_WaitOnFlagUntilTimeout>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d03c      	beq.n	80043ec <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	e853 3f00 	ldrex	r3, [r3]
 800437e:	623b      	str	r3, [r7, #32]
   return(result);
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004390:	633b      	str	r3, [r7, #48]	@ 0x30
 8004392:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004394:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004398:	e841 2300 	strex	r3, r2, [r1]
 800439c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800439e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e6      	bne.n	8004372 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3308      	adds	r3, #8
 80043aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	e853 3f00 	ldrex	r3, [r3]
 80043b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0301 	bic.w	r3, r3, #1
 80043ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3308      	adds	r3, #8
 80043c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043c4:	61fa      	str	r2, [r7, #28]
 80043c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c8:	69b9      	ldr	r1, [r7, #24]
 80043ca:	69fa      	ldr	r2, [r7, #28]
 80043cc:	e841 2300 	strex	r3, r2, [r1]
 80043d0:	617b      	str	r3, [r7, #20]
   return(result);
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1e5      	bne.n	80043a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2220      	movs	r2, #32
 80043dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e011      	b.n	8004410 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2220      	movs	r2, #32
 80043f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2220      	movs	r2, #32
 80043f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3758      	adds	r7, #88	@ 0x58
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	4613      	mov	r3, r2
 8004426:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004428:	e04f      	b.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004430:	d04b      	beq.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004432:	f7fc fadf 	bl	80009f4 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	429a      	cmp	r2, r3
 8004440:	d302      	bcc.n	8004448 <UART_WaitOnFlagUntilTimeout+0x30>
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e04e      	b.n	80044ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d037      	beq.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b80      	cmp	r3, #128	@ 0x80
 800445e:	d034      	beq.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2b40      	cmp	r3, #64	@ 0x40
 8004464:	d031      	beq.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b08      	cmp	r3, #8
 8004472:	d110      	bne.n	8004496 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2208      	movs	r2, #8
 800447a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f838 	bl	80044f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2208      	movs	r2, #8
 8004486:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e029      	b.n	80044ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044a4:	d111      	bne.n	80044ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 f81e 	bl	80044f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e00f      	b.n	80044ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69da      	ldr	r2, [r3, #28]
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4013      	ands	r3, r2
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	bf0c      	ite	eq
 80044da:	2301      	moveq	r3, #1
 80044dc:	2300      	movne	r3, #0
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	461a      	mov	r2, r3
 80044e2:	79fb      	ldrb	r3, [r7, #7]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d0a0      	beq.n	800442a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b095      	sub	sp, #84	@ 0x54
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004502:	e853 3f00 	ldrex	r3, [r3]
 8004506:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800450e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	461a      	mov	r2, r3
 8004516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004518:	643b      	str	r3, [r7, #64]	@ 0x40
 800451a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800451e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004520:	e841 2300 	strex	r3, r2, [r1]
 8004524:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1e6      	bne.n	80044fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3308      	adds	r3, #8
 8004532:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004534:	6a3b      	ldr	r3, [r7, #32]
 8004536:	e853 3f00 	ldrex	r3, [r3]
 800453a:	61fb      	str	r3, [r7, #28]
   return(result);
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f023 0301 	bic.w	r3, r3, #1
 8004542:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3308      	adds	r3, #8
 800454a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800454c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800454e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004550:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004552:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004554:	e841 2300 	strex	r3, r2, [r1]
 8004558:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800455a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e5      	bne.n	800452c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004564:	2b01      	cmp	r3, #1
 8004566:	d118      	bne.n	800459a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	60bb      	str	r3, [r7, #8]
   return(result);
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	f023 0310 	bic.w	r3, r3, #16
 800457c:	647b      	str	r3, [r7, #68]	@ 0x44
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004586:	61bb      	str	r3, [r7, #24]
 8004588:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	6979      	ldr	r1, [r7, #20]
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	613b      	str	r3, [r7, #16]
   return(result);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e6      	bne.n	8004568 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2220      	movs	r2, #32
 800459e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80045ae:	bf00      	nop
 80045b0:	3754      	adds	r7, #84	@ 0x54
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr

080045ba <memset>:
 80045ba:	4402      	add	r2, r0
 80045bc:	4603      	mov	r3, r0
 80045be:	4293      	cmp	r3, r2
 80045c0:	d100      	bne.n	80045c4 <memset+0xa>
 80045c2:	4770      	bx	lr
 80045c4:	f803 1b01 	strb.w	r1, [r3], #1
 80045c8:	e7f9      	b.n	80045be <memset+0x4>
	...

080045cc <__libc_init_array>:
 80045cc:	b570      	push	{r4, r5, r6, lr}
 80045ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004604 <__libc_init_array+0x38>)
 80045d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004608 <__libc_init_array+0x3c>)
 80045d2:	1b64      	subs	r4, r4, r5
 80045d4:	10a4      	asrs	r4, r4, #2
 80045d6:	2600      	movs	r6, #0
 80045d8:	42a6      	cmp	r6, r4
 80045da:	d109      	bne.n	80045f0 <__libc_init_array+0x24>
 80045dc:	4d0b      	ldr	r5, [pc, #44]	@ (800460c <__libc_init_array+0x40>)
 80045de:	4c0c      	ldr	r4, [pc, #48]	@ (8004610 <__libc_init_array+0x44>)
 80045e0:	f000 f818 	bl	8004614 <_init>
 80045e4:	1b64      	subs	r4, r4, r5
 80045e6:	10a4      	asrs	r4, r4, #2
 80045e8:	2600      	movs	r6, #0
 80045ea:	42a6      	cmp	r6, r4
 80045ec:	d105      	bne.n	80045fa <__libc_init_array+0x2e>
 80045ee:	bd70      	pop	{r4, r5, r6, pc}
 80045f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80045f4:	4798      	blx	r3
 80045f6:	3601      	adds	r6, #1
 80045f8:	e7ee      	b.n	80045d8 <__libc_init_array+0xc>
 80045fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80045fe:	4798      	blx	r3
 8004600:	3601      	adds	r6, #1
 8004602:	e7f2      	b.n	80045ea <__libc_init_array+0x1e>
 8004604:	080046c0 	.word	0x080046c0
 8004608:	080046c0 	.word	0x080046c0
 800460c:	080046c0 	.word	0x080046c0
 8004610:	080046c4 	.word	0x080046c4

08004614 <_init>:
 8004614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004616:	bf00      	nop
 8004618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800461a:	bc08      	pop	{r3}
 800461c:	469e      	mov	lr, r3
 800461e:	4770      	bx	lr

08004620 <_fini>:
 8004620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004622:	bf00      	nop
 8004624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004626:	bc08      	pop	{r3}
 8004628:	469e      	mov	lr, r3
 800462a:	4770      	bx	lr
