library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity microcounter is
port(
    clk:    in std_logic;
    clr1:   in std_logic;
	 clr2:   in std_logic;
    output: out std_logic_vector(3 downto 0));

end microcounter;

architecture description of microcounter is

signal counter_val:   std_logic_vector(3 downto 0);

begin

	 counter_val <= "0000" when (clr1 = '1');
	 counter_val <= "0000" when (clr2 = '1');

    process (clk) is
    begin
        -- On rising edge, increment count or load from bus.
        if rising_edge(clk) then
            counter_val <= std_logic_vector( unsigned(counter_val) + 1 );
        end if;

    end process;
	 
	 
	 
    -- Set the pc output value to the pc
    --val_out <= pc_val;
	 -- Set the bus output to the value when output is enabled.
    --bus_out <= pc_val when (oute = '1') else "ZZZZZZZZ";
  
end description;