
*** Running vivado
    with args -log design_1_my_image_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_image_ip_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Dec 15 23:17:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_my_image_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 678.051 ; gain = 235.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/github/AXI_image/AXI-Image_ip-repo/myip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_my_image_ip_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1413.082 ; gain = 493.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_my_image_ip_0_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_my_image_ip_0_0/synth/design_1_my_image_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'my_image_ip_v1_0' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip.v:3]
INFO: [Synth 8-6157] synthesizing module 'myip_slave_lite_v1_0_S00_AXI' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_lite_v1_0_S00_AXI.v:141]
INFO: [Synth 8-226] default block is never used [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_lite_v1_0_S00_AXI.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_lite_v1_0_S00_AXI.v:268]
INFO: [Synth 8-6155] done synthesizing module 'myip_slave_lite_v1_0_S00_AXI' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'my_image_ip_v1_0_S00_AXIS' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_stream_v1_0_S00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_image_ip_v1_0_S00_AXIS' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_slave_stream_v1_0_S00_AXIS.v:3]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/skid_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/skid_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'sobel_core' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/src/sobel_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sobel_core' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/src/sobel_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_image_ip_v1_0_M00_AXIS' [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_master_stream_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_image_ip_v1_0_M00_AXIS' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip_master_stream_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_image_ip_v1_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ipshared/6e10/d0ac/myip.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_my_image_ip_0_0' (0#1) [c:/work/github/AXI_image/AXI_image/AXI_image.gen/sources_1/bd/design_1/ip/design_1_my_image_ip_0_0/synth/design_1_my_image_ip_0_0.v:53]
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module my_image_ip_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[31] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[30] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[29] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[28] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[27] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[26] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[25] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[24] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[23] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[22] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[21] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[20] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[19] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[18] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[17] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[16] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[15] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[14] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[13] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[12] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[11] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[10] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[9] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_data[8] in module sobel_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ACLK in module my_image_ip_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module my_image_ip_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module my_image_ip_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module my_image_ip_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module my_image_ip_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1539.598 ; gain = 619.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1539.598 ; gain = 619.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1539.598 ; gain = 619.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1539.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1638.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1638.453 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1638.453 ; gain = 718.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1638.453 ; gain = 718.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1638.453 ; gain = 718.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'myip_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'myip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'myip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'myip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1638.453 ; gain = 718.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 74    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_my_image_ip_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_image_ip_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_image_ip_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_image_ip_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_image_ip_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_1_my_image_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_1_my_image_ip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1638.453 ; gain = 718.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1735.164 ; gain = 815.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1736.039 ; gain = 816.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1748.797 ; gain = 828.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_my_image_ip_0_0 | inst/sobel_inst/line_buff_1_reg[0][7] | 30     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|design_1_my_image_ip_0_0 | inst/sobel_inst/p13_reg[7]            | 30     | 8     | NO           | NO                 | YES               | 0      | 8       | 
+-------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    58|
|2     |LUT1    |    85|
|3     |LUT2    |    28|
|4     |LUT3    |    69|
|5     |LUT4    |    26|
|6     |LUT5    |     9|
|7     |LUT6    |    90|
|8     |SRLC32E |    16|
|9     |FDRE    |   264|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1979.461 ; gain = 1059.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1979.461 ; gain = 960.652
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 1979.461 ; gain = 1059.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1988.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 390e60f3
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 1992.258 ; gain = 1297.195
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1992.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_my_image_ip_0_0_synth_1/design_1_my_image_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_image_ip_0_0, cache-ID = 5b4bb6a3de4405b0
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1992.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/github/AXI_image/AXI_image/AXI_image.runs/design_1_my_image_ip_0_0_synth_1/design_1_my_image_ip_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_my_image_ip_0_0_utilization_synth.rpt -pb design_1_my_image_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 23:20:09 2025...
