

================================================================
== Vitis HLS Report for 'store_matrix_to_dram'
================================================================
* Date:           Sun Feb 22 21:56:49 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28  |store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rows = load i32 %M_rows" [gp.cpp:66]   --->   Operation 5 'load' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %rows" [gp.cpp:66]   --->   Operation 6 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cols = load i32 %M_cols" [gp.cpp:67]   --->   Operation 7 'load' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %cols" [gp.cpp:67]   --->   Operation 8 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.70ns)   --->   "%cmp41 = icmp_sgt  i32 %cols, i32 0" [gp.cpp:67]   --->   Operation 9 'icmp' 'cmp41' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (2.70ns)   --->   "%empty = icmp_sgt  i32 %rows, i32 0" [gp.cpp:66]   --->   Operation 10 'icmp' 'empty' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.94ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln66, i31 0" [gp.cpp:66]   --->   Operation 11 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0" [gp.cpp:67]   --->   Operation 12 'select' 'smax1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.22>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [gp.cpp:66]   --->   Operation 13 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1" [gp.cpp:67]   --->   Operation 14 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (8.22ns)   --->   "%bound = mul i62 %smax_cast, i62 %smax1_cast" [gp.cpp:66]   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 16 [2/2] (2.70ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 16 'call' 'call_ln67' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.82>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (3.82ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 21 'call' 'call_ln67' <Predicate = true> <Delay = 3.82> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [gp.cpp:74]   --->   Operation 22 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows            (load       ) [ 00000]
trunc_ln66      (trunc      ) [ 00000]
cols            (load       ) [ 00111]
trunc_ln67      (trunc      ) [ 00000]
cmp41           (icmp       ) [ 00000]
empty           (icmp       ) [ 00000]
smax            (select     ) [ 00100]
smax1           (select     ) [ 00100]
smax_cast       (zext       ) [ 00000]
smax1_cast      (zext       ) [ 00000]
bound           (mul        ) [ 00011]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
call_ln67       (call       ) [ 00000]
ret_ln74        (ret        ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_dram">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_e_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="62" slack="1"/>
<pin id="32" dir="0" index="3" bw="32" slack="0"/>
<pin id="33" dir="0" index="4" bw="32" slack="0"/>
<pin id="34" dir="0" index="5" bw="32" slack="0"/>
<pin id="35" dir="0" index="6" bw="32" slack="0"/>
<pin id="36" dir="0" index="7" bw="32" slack="0"/>
<pin id="37" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="bound_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="31" slack="0"/>
<pin id="46" dir="0" index="1" bw="31" slack="0"/>
<pin id="47" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="rows_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="trunc_ln66_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="cols_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln67_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cmp41_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp41/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="smax_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="31" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="smax1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="smax_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="1"/>
<pin id="94" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="smax1_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="1"/>
<pin id="98" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax1_cast/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="smax_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="108" class="1005" name="smax1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="1"/>
<pin id="110" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="bound_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="62" slack="1"/>
<pin id="115" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="28" pin=4"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="28" pin=5"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="28" pin=6"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="28" pin=7"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="56" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="64" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="60" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="92" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="99"><net_src comp="96" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="106"><net_src comp="76" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="111"><net_src comp="84" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="116"><net_src comp="44" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_dram | {3 4 }
 - Input state : 
	Port: store_matrix_to_dram : M_rows | {1 }
	Port: store_matrix_to_dram : M_cols | {1 }
	Port: store_matrix_to_dram : M_e_0 | {3 4 }
	Port: store_matrix_to_dram : M_e_1 | {3 4 }
	Port: store_matrix_to_dram : M_e_2 | {3 4 }
	Port: store_matrix_to_dram : M_e_3 | {3 4 }
  - Chain level:
	State 1
		trunc_ln66 : 1
		trunc_ln67 : 1
		cmp41 : 1
		empty : 1
		smax : 2
		smax1 : 2
	State 2
		bound : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28 |    0    |   6.44  |   329   |   506   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                               cmp41_fu_64                               |    0    |    0    |    0    |    39   |
|          |                               empty_fu_70                               |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                smax_fu_76                               |    0    |    0    |    0    |    31   |
|          |                               smax1_fu_84                               |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                               bound_fu_44                               |    4    |    0    |    0    |    24   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                             trunc_ln66_fu_52                            |    0    |    0    |    0    |    0    |
|          |                             trunc_ln67_fu_60                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                             smax_cast_fu_92                             |    0    |    0    |    0    |    0    |
|          |                             smax1_cast_fu_96                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    4    |   6.44  |   329   |   670   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|bound_reg_113|   62   |
|smax1_reg_108|   31   |
| smax_reg_103|   31   |
+-------------+--------+
|    Total    |   124  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    6   |   329  |   670  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   124  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   453  |   670  |
+-----------+--------+--------+--------+--------+
