TimeQuest Timing Analyzer report for qdbreakout
Tue Jul 23 11:21:24 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; qdbreakout                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; qdbreakout.sdc ; OK     ; Tue Jul 23 11:21:22 2013 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 137.02 MHz ; 137.02 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.702 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.835  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.702 ; ball_x[1]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.226      ;
; 32.783 ; ball_x[1]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.147      ;
; 32.783 ; ball_x[1]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.147      ;
; 32.784 ; ball_x[1]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.146      ;
; 32.784 ; ball_x[1]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.146      ;
; 32.831 ; ball_x[2]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.097      ;
; 32.912 ; ball_x[2]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.018      ;
; 32.912 ; ball_x[2]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.018      ;
; 32.913 ; ball_x[2]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.017      ;
; 32.913 ; ball_x[2]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.017      ;
; 32.919 ; blocks_pos_rom:blocks_pos|q[15] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 7.010      ;
; 33.000 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.931      ;
; 33.000 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.931      ;
; 33.001 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.930      ;
; 33.001 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.930      ;
; 33.007 ; ball_x[1]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.926      ;
; 33.008 ; ball_x[1]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.925      ;
; 33.047 ; ball_x[1]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.885      ;
; 33.048 ; ball_x[1]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.884      ;
; 33.049 ; ball_x[1]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.883      ;
; 33.049 ; ball_x[1]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.883      ;
; 33.059 ; blocks_pos_rom:blocks_pos|q[10] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.870      ;
; 33.075 ; block_addr[1]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 6.865      ;
; 33.111 ; ball_x[3]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.817      ;
; 33.133 ; ball_x[7]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.795      ;
; 33.136 ; ball_x[2]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.797      ;
; 33.137 ; ball_x[2]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.796      ;
; 33.140 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.791      ;
; 33.140 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.791      ;
; 33.141 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.790      ;
; 33.141 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.790      ;
; 33.157 ; blocks_pos_rom:blocks_pos|q[4]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.774      ;
; 33.162 ; block_addr[3]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 6.778      ;
; 33.176 ; ball_x[2]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.756      ;
; 33.177 ; ball_x[2]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.755      ;
; 33.178 ; ball_x[2]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.754      ;
; 33.178 ; ball_x[2]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.754      ;
; 33.192 ; ball_x[3]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.738      ;
; 33.192 ; ball_x[3]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.738      ;
; 33.193 ; ball_x[3]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.737      ;
; 33.193 ; ball_x[3]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.737      ;
; 33.214 ; ball_x[7]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.716      ;
; 33.214 ; ball_x[7]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.716      ;
; 33.215 ; ball_x[7]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.715      ;
; 33.215 ; ball_x[7]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.715      ;
; 33.218 ; blocks_pos_rom:blocks_pos|q[9]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 6.713      ;
; 33.224 ; ball_x[7]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 6.711      ;
; 33.224 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.710      ;
; 33.225 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.709      ;
; 33.238 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.695      ;
; 33.238 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.695      ;
; 33.239 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.694      ;
; 33.239 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.694      ;
; 33.251 ; ball_x[1]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.682      ;
; 33.251 ; ball_x[1]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.682      ;
; 33.252 ; ball_x[1]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.681      ;
; 33.255 ; ball_x[1]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.678      ;
; 33.258 ; ball_x[1]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.675      ;
; 33.258 ; ball_x[6]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.670      ;
; 33.264 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.669      ;
; 33.265 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.668      ;
; 33.266 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.667      ;
; 33.266 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.667      ;
; 33.270 ; ball_x[0]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 6.665      ;
; 33.299 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.634      ;
; 33.299 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.634      ;
; 33.300 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.633      ;
; 33.300 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.633      ;
; 33.339 ; ball_x[6]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.591      ;
; 33.339 ; ball_x[6]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.591      ;
; 33.340 ; ball_x[6]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.590      ;
; 33.340 ; ball_x[6]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.590      ;
; 33.347 ; ball_x[3]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 6.588      ;
; 33.347 ; ball_x[1]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 6.588      ;
; 33.364 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.570      ;
; 33.365 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.569      ;
; 33.380 ; ball_x[2]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.553      ;
; 33.380 ; ball_x[2]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.553      ;
; 33.381 ; ball_x[2]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.552      ;
; 33.384 ; ball_x[2]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.549      ;
; 33.387 ; ball_x[2]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.546      ;
; 33.390 ; blocks_pos_rom:blocks_pos|q[8]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.539      ;
; 33.400 ; blocks_pos_rom:blocks_pos|q[11] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.529      ;
; 33.404 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.529      ;
; 33.405 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.528      ;
; 33.406 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.527      ;
; 33.406 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.527      ;
; 33.413 ; ball_x[6]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 6.522      ;
; 33.416 ; ball_x[3]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.517      ;
; 33.417 ; ball_x[3]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.516      ;
; 33.425 ; ball_x[8]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.503      ;
; 33.438 ; ball_x[7]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.495      ;
; 33.439 ; ball_x[7]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.494      ;
; 33.456 ; ball_x[3]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.476      ;
; 33.457 ; ball_x[3]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.475      ;
; 33.458 ; ball_x[3]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.474      ;
; 33.458 ; ball_x[3]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.474      ;
; 33.462 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.474      ;
; 33.463 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.473      ;
; 33.468 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.466      ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; encoder:horizontal_enc|hold         ; encoder:horizontal_enc|hold         ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[5]                           ; vcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[6]                           ; vcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[7]                           ; vcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[9]                           ; vcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[8]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; block_addr[0]                       ; block_addr[0]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; block_addr[1]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; block_addr[2]                       ; block_addr[2]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[0]                           ; blocks[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[2]                           ; blocks[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[8]                           ; blocks[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[10]                          ; blocks[10]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[14]                          ; blocks[14]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[12]                          ; blocks[12]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[4]                           ; blocks[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[6]                           ; blocks[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[9]                           ; blocks[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[11]                          ; blocks[11]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[1]                           ; blocks[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[3]                           ; blocks[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[5]                           ; blocks[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[13]                          ; blocks[13]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; blocks[7]                           ; blocks[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; block_addr[3]                       ; block_addr[3]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.391 ; encoder:horizontal_enc|ctrl[5]      ; encoder:horizontal_enc|ctrl[5]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; ball_y[9]                           ; ball_y[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.396 ; ball_x[9]                           ; ball_x[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.409 ; ball_state.up_left                  ; ball_state.down_left                ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.629      ;
; 0.429 ; vcount[9]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.648      ;
; 0.549 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.568 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[13] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[15] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; hcount[1]                           ; hcount[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[5]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[11] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; encoder:horizontal_enc|debounce[19] ; encoder:horizontal_enc|debounce[19] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; encoder:horizontal_enc|debounce[29] ; encoder:horizontal_enc|debounce[29] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; encoder:horizontal_enc|debounce[6]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; encoder:horizontal_enc|debounce[17] ; encoder:horizontal_enc|debounce[17] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; encoder:horizontal_enc|debounce[21] ; encoder:horizontal_enc|debounce[21] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; encoder:horizontal_enc|debounce[27] ; encoder:horizontal_enc|debounce[27] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; encoder:horizontal_enc|debounce[31] ; encoder:horizontal_enc|debounce[31] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[0]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; encoder:horizontal_enc|debounce[7]  ; encoder:horizontal_enc|debounce[7]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; encoder:horizontal_enc|debounce[9]  ; encoder:horizontal_enc|debounce[9]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; encoder:horizontal_enc|debounce[16] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; encoder:horizontal_enc|debounce[22] ; encoder:horizontal_enc|debounce[22] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; encoder:horizontal_enc|debounce[14] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; encoder:horizontal_enc|debounce[18] ; encoder:horizontal_enc|debounce[18] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; encoder:horizontal_enc|debounce[23] ; encoder:horizontal_enc|debounce[23] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; encoder:horizontal_enc|debounce[25] ; encoder:horizontal_enc|debounce[25] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; encoder:horizontal_enc|debounce[4]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; encoder:horizontal_enc|debounce[8]  ; encoder:horizontal_enc|debounce[8]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; encoder:horizontal_enc|debounce[10] ; encoder:horizontal_enc|debounce[10] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; encoder:horizontal_enc|debounce[12] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; encoder:horizontal_enc|debounce[30] ; encoder:horizontal_enc|debounce[30] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; encoder:horizontal_enc|debounce[20] ; encoder:horizontal_enc|debounce[20] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; encoder:horizontal_enc|debounce[24] ; encoder:horizontal_enc|debounce[24] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; encoder:horizontal_enc|debounce[26] ; encoder:horizontal_enc|debounce[26] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; encoder:horizontal_enc|debounce[28] ; encoder:horizontal_enc|debounce[28] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.577 ; hcount[3]                           ; hcount[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; ball_x[3]                           ; ball_x[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; ball_x[4]                           ; ball_x[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; hcount[2]                           ; hcount[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; encoder:horizontal_enc|ctrl[3]      ; encoder:horizontal_enc|ctrl[3]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; ball_x[7]                           ; ball_x[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; hcount[6]                           ; hcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; encoder:horizontal_enc|ctrl[4]      ; encoder:horizontal_enc|ctrl[4]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.591 ; ball_y[1]                           ; ball_y[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; hcount[0]                           ; hcount[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; ball_x[5]                           ; ball_x[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.595 ; hcount[7]                           ; hcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; ball_x[0]                           ; ball_x[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.597 ; hcount[5]                           ; hcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.602 ; encoder:horizontal_enc|ctrl[0]      ; encoder:horizontal_enc|ctrl[0]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.605 ; hcount[4]                           ; hcount[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.824      ;
; 0.622 ; hcount[9]                           ; hcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.841      ;
; 0.702 ; encoder:horizontal_enc|ctrl[2]      ; encoder:horizontal_enc|ctrl[2]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.708 ; ball_y[8]                           ; ball_y[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.927      ;
; 0.711 ; ball_x[1]                           ; ball_x[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.723 ; encoder:horizontal_enc|ctrl[1]      ; encoder:horizontal_enc|ctrl[1]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.942      ;
; 0.727 ; hcount[8]                           ; hcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.946      ;
; 0.731 ; ball_y[2]                           ; ball_y[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.950      ;
; 0.732 ; ball_state.down_left                ; ball_state.up_left                  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.952      ;
; 0.788 ; block_addr[0]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.007      ;
; 0.810 ; checked                             ; checked                             ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.029      ;
; 0.823 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.838 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; encoder:horizontal_enc|debounce[17] ; encoder:horizontal_enc|debounce[18] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[0]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[10]                          ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[12]                          ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[14]                          ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[1]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[2]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[3]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[4]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[6]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[7]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[8]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[10]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[11]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[12]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[13]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[14]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[15]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[16]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[17]     ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[8]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[0]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[1]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[2]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[3]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[4]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[5]      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[0]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[10] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[11] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[12] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[13] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[14] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[15] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[16] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[17] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[18] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[19] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[1]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[20] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[21] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[22] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[23] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[24] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[25] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[26] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[27] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[28] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[29] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[2]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[30] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[31] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[3]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[4]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[5]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[6]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[7]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[8]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[9]  ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|hold         ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[0]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[1]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[2]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[3]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[4]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[5]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[6]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[7]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[8]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[9]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[1]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[2]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[3]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[4]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[5]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[6]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[7]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[8]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[9]                           ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[0]                       ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[1]                       ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[2]                       ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[3]                       ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[11]                          ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[13]                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 5.846 ; 6.463 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; 5.867 ; 6.351 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; 6.287 ; 6.918 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -3.789 ; -4.347 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; -3.657 ; -4.214 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; -4.020 ; -4.642 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 7.159  ; 7.194  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 12.141 ; 12.077 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 11.897 ; 11.922 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 12.141 ; 12.077 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 11.755 ; 11.717 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 7.797  ; 7.747  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.951 ; 4.981 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.990 ; 5.089 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 5.283 ; 5.301 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 5.683 ; 5.667 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.990 ; 5.089 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 5.390 ; 5.530 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 154.18 MHz ; 154.18 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 33.514 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.818  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.743 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 33.514 ; ball_x[1]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 6.423      ;
; 33.598 ; ball_x[1]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.341      ;
; 33.599 ; ball_x[1]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.340      ;
; 33.600 ; ball_x[1]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.339      ;
; 33.600 ; ball_x[1]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.339      ;
; 33.627 ; ball_x[2]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 6.310      ;
; 33.671 ; blocks_pos_rom:blocks_pos|q[15] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 6.265      ;
; 33.711 ; ball_x[2]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.228      ;
; 33.712 ; ball_x[2]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.227      ;
; 33.713 ; ball_x[2]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.226      ;
; 33.713 ; ball_x[2]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.226      ;
; 33.746 ; block_addr[1]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.201      ;
; 33.768 ; blocks_pos_rom:blocks_pos|q[10] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 6.169      ;
; 33.792 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.146      ;
; 33.793 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.145      ;
; 33.794 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.144      ;
; 33.794 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 6.144      ;
; 33.795 ; ball_x[1]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.147      ;
; 33.796 ; ball_x[1]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.146      ;
; 33.807 ; blocks_pos_rom:blocks_pos|q[4]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.132      ;
; 33.818 ; ball_x[7]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 6.119      ;
; 33.825 ; ball_x[1]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.116      ;
; 33.825 ; ball_x[1]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.116      ;
; 33.826 ; ball_x[1]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.115      ;
; 33.827 ; ball_x[1]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.114      ;
; 33.850 ; block_addr[3]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.097      ;
; 33.868 ; ball_x[3]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 6.069      ;
; 33.886 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.053      ;
; 33.887 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.052      ;
; 33.888 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.051      ;
; 33.888 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.051      ;
; 33.901 ; ball_x[7]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 6.043      ;
; 33.907 ; blocks_pos_rom:blocks_pos|q[9]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.032      ;
; 33.908 ; ball_x[2]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.034      ;
; 33.909 ; ball_x[2]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.033      ;
; 33.928 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.013      ;
; 33.929 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.012      ;
; 33.930 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.011      ;
; 33.930 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.011      ;
; 33.938 ; ball_x[2]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.003      ;
; 33.938 ; ball_x[2]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.003      ;
; 33.939 ; ball_x[7]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 6.000      ;
; 33.939 ; ball_x[2]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.002      ;
; 33.940 ; ball_x[7]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.999      ;
; 33.940 ; ball_x[2]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 6.001      ;
; 33.941 ; ball_x[7]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.998      ;
; 33.941 ; ball_x[7]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.998      ;
; 33.946 ; ball_x[0]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.998      ;
; 33.952 ; ball_x[3]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.987      ;
; 33.953 ; ball_x[3]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.986      ;
; 33.954 ; ball_x[3]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.985      ;
; 33.954 ; ball_x[3]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.985      ;
; 33.994 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.947      ;
; 33.995 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.946      ;
; 34.008 ; ball_x[1]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.934      ;
; 34.009 ; ball_x[1]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.933      ;
; 34.009 ; ball_x[1]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.933      ;
; 34.012 ; ball_x[1]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.930      ;
; 34.012 ; ball_x[1]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.932      ;
; 34.015 ; ball_x[1]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.927      ;
; 34.015 ; ball_x[6]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.922      ;
; 34.024 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 5.916      ;
; 34.024 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 5.916      ;
; 34.025 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 5.915      ;
; 34.025 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.916      ;
; 34.026 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 5.914      ;
; 34.026 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.915      ;
; 34.027 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.914      ;
; 34.027 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.914      ;
; 34.038 ; ball_x[3]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.906      ;
; 34.079 ; blocks_pos_rom:blocks_pos|q[8]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 5.857      ;
; 34.081 ; ball_x[6]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.863      ;
; 34.083 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.859      ;
; 34.084 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.858      ;
; 34.098 ; blocks_pos_rom:blocks_pos|q[11] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.839      ;
; 34.099 ; ball_x[6]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.840      ;
; 34.100 ; ball_x[6]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.839      ;
; 34.101 ; ball_x[6]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.838      ;
; 34.101 ; ball_x[6]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.838      ;
; 34.113 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.828      ;
; 34.113 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.828      ;
; 34.114 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.827      ;
; 34.115 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.826      ;
; 34.121 ; ball_x[2]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.821      ;
; 34.122 ; ball_x[2]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.820      ;
; 34.122 ; ball_x[2]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.820      ;
; 34.125 ; ball_x[2]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.817      ;
; 34.128 ; ball_x[2]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.814      ;
; 34.139 ; ball_x[8]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.798      ;
; 34.140 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.804      ;
; 34.141 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.803      ;
; 34.149 ; ball_x[3]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.793      ;
; 34.150 ; ball_x[3]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.792      ;
; 34.151 ; ball_x[7]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.791      ;
; 34.152 ; ball_x[7]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.790      ;
; 34.162 ; blocks_pos_rom:blocks_pos|q[8]  ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 5.781      ;
; 34.166 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 5.775      ;
; 34.167 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 5.776      ;
; 34.167 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 5.776      ;
; 34.168 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 5.775      ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; encoder:horizontal_enc|hold         ; encoder:horizontal_enc|hold         ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[9]                           ; vcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[8]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; block_addr[0]                       ; block_addr[0]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; block_addr[1]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; block_addr[2]                       ; block_addr[2]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[0]                           ; blocks[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[2]                           ; blocks[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[8]                           ; blocks[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[10]                          ; blocks[10]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[14]                          ; blocks[14]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[12]                          ; blocks[12]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[4]                           ; blocks[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[6]                           ; blocks[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[9]                           ; blocks[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[11]                          ; blocks[11]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[1]                           ; blocks[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[3]                           ; blocks[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[5]                           ; blocks[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[13]                          ; blocks[13]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; blocks[7]                           ; blocks[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; block_addr[3]                       ; block_addr[3]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vcount[5]                           ; vcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vcount[6]                           ; vcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vcount[7]                           ; vcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.348 ; encoder:horizontal_enc|ctrl[5]      ; encoder:horizontal_enc|ctrl[5]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; ball_y[9]                           ; ball_y[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.354 ; ball_x[9]                           ; ball_x[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.371 ; ball_state.up_left                  ; ball_state.down_left                ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.379 ; vcount[9]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.578      ;
; 0.494 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.497 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.510 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[13] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[15] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[5]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[11] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; encoder:horizontal_enc|debounce[19] ; encoder:horizontal_enc|debounce[19] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; encoder:horizontal_enc|debounce[29] ; encoder:horizontal_enc|debounce[29] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; hcount[1]                           ; hcount[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[0]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; encoder:horizontal_enc|debounce[6]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; encoder:horizontal_enc|debounce[17] ; encoder:horizontal_enc|debounce[17] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; encoder:horizontal_enc|debounce[21] ; encoder:horizontal_enc|debounce[21] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; encoder:horizontal_enc|debounce[27] ; encoder:horizontal_enc|debounce[27] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; encoder:horizontal_enc|debounce[31] ; encoder:horizontal_enc|debounce[31] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; encoder:horizontal_enc|debounce[22] ; encoder:horizontal_enc|debounce[22] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; encoder:horizontal_enc|debounce[7]  ; encoder:horizontal_enc|debounce[7]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; encoder:horizontal_enc|debounce[9]  ; encoder:horizontal_enc|debounce[9]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; encoder:horizontal_enc|debounce[14] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; encoder:horizontal_enc|debounce[16] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; encoder:horizontal_enc|debounce[4]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; encoder:horizontal_enc|debounce[12] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; encoder:horizontal_enc|debounce[18] ; encoder:horizontal_enc|debounce[18] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; encoder:horizontal_enc|debounce[23] ; encoder:horizontal_enc|debounce[23] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; encoder:horizontal_enc|debounce[25] ; encoder:horizontal_enc|debounce[25] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; encoder:horizontal_enc|debounce[8]  ; encoder:horizontal_enc|debounce[8]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; encoder:horizontal_enc|debounce[10] ; encoder:horizontal_enc|debounce[10] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; encoder:horizontal_enc|debounce[20] ; encoder:horizontal_enc|debounce[20] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; encoder:horizontal_enc|debounce[28] ; encoder:horizontal_enc|debounce[28] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; encoder:horizontal_enc|debounce[30] ; encoder:horizontal_enc|debounce[30] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; encoder:horizontal_enc|debounce[24] ; encoder:horizontal_enc|debounce[24] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; encoder:horizontal_enc|debounce[26] ; encoder:horizontal_enc|debounce[26] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; hcount[3]                           ; hcount[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; ball_x[3]                           ; ball_x[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; encoder:horizontal_enc|ctrl[3]      ; encoder:horizontal_enc|ctrl[3]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; ball_x[4]                           ; ball_x[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; hcount[2]                           ; hcount[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; encoder:horizontal_enc|ctrl[4]      ; encoder:horizontal_enc|ctrl[4]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; ball_x[7]                           ; ball_x[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.525 ; hcount[6]                           ; hcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.530 ; ball_y[1]                           ; ball_y[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; hcount[0]                           ; hcount[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.534 ; hcount[5]                           ; hcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; ball_x[0]                           ; ball_x[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; hcount[7]                           ; hcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.535 ; ball_x[5]                           ; ball_x[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.538 ; encoder:horizontal_enc|ctrl[0]      ; encoder:horizontal_enc|ctrl[0]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.737      ;
; 0.545 ; hcount[4]                           ; hcount[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.743      ;
; 0.556 ; hcount[9]                           ; hcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.754      ;
; 0.642 ; encoder:horizontal_enc|ctrl[2]      ; encoder:horizontal_enc|ctrl[2]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.841      ;
; 0.642 ; ball_y[8]                           ; ball_y[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.841      ;
; 0.645 ; ball_x[1]                           ; ball_x[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.843      ;
; 0.659 ; encoder:horizontal_enc|ctrl[1]      ; encoder:horizontal_enc|ctrl[1]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.663 ; hcount[8]                           ; hcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.861      ;
; 0.664 ; ball_y[2]                           ; ball_y[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.863      ;
; 0.671 ; ball_state.down_left                ; ball_state.up_left                  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.870      ;
; 0.718 ; block_addr[0]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.917      ;
; 0.721 ; checked                             ; checked                             ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.920      ;
; 0.739 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.745 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.752 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; encoder:horizontal_enc|debounce[19] ; encoder:horizontal_enc|debounce[20] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[0]                       ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[1]                       ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[2]                       ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[3]                       ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[12]                          ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[14]                          ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[1]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[3]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[4]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[6]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[8]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; checked                             ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drawn                               ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[0]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[1]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[2]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[3]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[4]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|ctrl[5]      ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[16] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[17] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[18] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[19] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[20] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[21] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[22] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[23] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[24] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[25] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[26] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[27] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[28] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[29] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[30] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[31] ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|hold         ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                           ;
; 19.743 ; 19.959       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[0]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[10]                          ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[11]                          ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[13]                          ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[2]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[5]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[7]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[9]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[10]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[11]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[12]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[13]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[14]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[15]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[16]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[17]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[18]     ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[8]      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[0]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[10] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[11] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[12] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[13] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[14] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[15] ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[1]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[2]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[3]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[4]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[5]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[6]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[7]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[8]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[9]  ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_collision                         ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_collision                         ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                           ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.down_left                ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.down_right               ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.up_left                  ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.up_right                 ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[0]                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[1]                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[2]                           ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[3]                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 5.122 ; 5.635 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; 5.129 ; 5.570 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; 5.566 ; 6.050 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -3.273 ; -3.745 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; -3.165 ; -3.634 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; -3.501 ; -4.004 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.521  ; 6.458  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.998 ; 10.793 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 10.768 ; 10.627 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 10.998 ; 10.793 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 10.650 ; 10.433 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 7.029  ; 6.995  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.516 ; 4.478 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.530 ; 4.562 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 4.804 ; 4.770 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 5.144 ; 5.120 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.530 ; 4.562 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 4.904 ; 4.928 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.764 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.587  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.764 ; ball_x[1]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 4.180      ;
; 35.831 ; ball_x[1]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.117      ;
; 35.832 ; ball_x[1]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.116      ;
; 35.833 ; ball_x[1]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.115      ;
; 35.834 ; ball_x[1]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.114      ;
; 35.837 ; ball_x[2]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 4.107      ;
; 35.860 ; blocks_pos_rom:blocks_pos|q[15] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 4.086      ;
; 35.904 ; ball_x[2]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.044      ;
; 35.905 ; ball_x[2]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.043      ;
; 35.906 ; ball_x[2]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.042      ;
; 35.907 ; ball_x[2]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 4.041      ;
; 35.927 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.023      ;
; 35.928 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.022      ;
; 35.929 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.021      ;
; 35.930 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.020      ;
; 35.963 ; ball_x[1]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.986      ;
; 35.963 ; ball_x[1]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.986      ;
; 35.977 ; ball_x[3]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.967      ;
; 35.984 ; ball_x[1]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.964      ;
; 35.984 ; ball_x[1]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.964      ;
; 35.984 ; ball_x[1]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.964      ;
; 35.985 ; ball_x[1]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.963      ;
; 35.991 ; ball_x[7]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.953      ;
; 36.011 ; blocks_pos_rom:blocks_pos|q[10] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.936      ;
; 36.036 ; ball_x[2]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.913      ;
; 36.036 ; ball_x[2]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.913      ;
; 36.044 ; ball_x[3]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.904      ;
; 36.045 ; blocks_pos_rom:blocks_pos|q[4]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.903      ;
; 36.045 ; ball_x[3]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.903      ;
; 36.046 ; ball_x[3]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.902      ;
; 36.047 ; ball_x[3]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.901      ;
; 36.057 ; ball_x[2]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.891      ;
; 36.057 ; ball_x[2]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.891      ;
; 36.057 ; ball_x[2]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.891      ;
; 36.058 ; ball_x[7]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.890      ;
; 36.058 ; ball_x[2]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.890      ;
; 36.059 ; ball_x[7]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.889      ;
; 36.059 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.892      ;
; 36.059 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.892      ;
; 36.060 ; ball_x[7]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.888      ;
; 36.061 ; ball_x[7]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.887      ;
; 36.069 ; ball_x[6]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.875      ;
; 36.078 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.873      ;
; 36.079 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.872      ;
; 36.080 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.871      ;
; 36.080 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.870      ;
; 36.080 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.870      ;
; 36.080 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.870      ;
; 36.081 ; block_addr[1]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 3.879      ;
; 36.081 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.870      ;
; 36.081 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.869      ;
; 36.098 ; ball_x[1]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.851      ;
; 36.099 ; ball_x[1]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.850      ;
; 36.100 ; ball_x[1]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.849      ;
; 36.101 ; ball_x[1]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.848      ;
; 36.101 ; blocks_pos_rom:blocks_pos|q[9]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.847      ;
; 36.102 ; ball_x[1]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.847      ;
; 36.112 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.840      ;
; 36.113 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.839      ;
; 36.114 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.838      ;
; 36.115 ; blocks_pos_rom:blocks_pos|q[4]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.837      ;
; 36.121 ; blocks_pos_rom:blocks_pos|q[8]  ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.825      ;
; 36.136 ; ball_x[6]                       ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.812      ;
; 36.137 ; ball_x[6]                       ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.811      ;
; 36.138 ; ball_x[6]                       ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.810      ;
; 36.139 ; ball_x[6]                       ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.809      ;
; 36.139 ; block_addr[3]                   ; v_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 3.821      ;
; 36.146 ; ball_x[8]                       ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.798      ;
; 36.168 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.784      ;
; 36.169 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.783      ;
; 36.170 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.782      ;
; 36.171 ; blocks_pos_rom:blocks_pos|q[9]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.781      ;
; 36.171 ; ball_x[2]                       ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.778      ;
; 36.172 ; ball_x[2]                       ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.777      ;
; 36.173 ; ball_x[2]                       ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.776      ;
; 36.174 ; ball_x[2]                       ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.775      ;
; 36.175 ; ball_x[2]                       ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.774      ;
; 36.176 ; ball_x[3]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.773      ;
; 36.176 ; ball_x[3]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.773      ;
; 36.177 ; blocks_pos_rom:blocks_pos|q[11] ; checked     ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.770      ;
; 36.188 ; blocks_pos_rom:blocks_pos|q[8]  ; blocks[5]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.762      ;
; 36.189 ; blocks_pos_rom:blocks_pos|q[8]  ; blocks[9]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.761      ;
; 36.190 ; ball_x[7]                       ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.759      ;
; 36.190 ; ball_x[7]                       ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.759      ;
; 36.190 ; blocks_pos_rom:blocks_pos|q[8]  ; blocks[13]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.760      ;
; 36.191 ; blocks_pos_rom:blocks_pos|q[8]  ; blocks[11]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.759      ;
; 36.194 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[6]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.757      ;
; 36.195 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[3]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.756      ;
; 36.196 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[12]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.755      ;
; 36.197 ; ball_x[3]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.751      ;
; 36.197 ; ball_x[3]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.751      ;
; 36.197 ; ball_x[3]                       ; blocks[7]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.751      ;
; 36.197 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[14]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.754      ;
; 36.198 ; ball_x[3]                       ; blocks[0]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.750      ;
; 36.198 ; blocks_pos_rom:blocks_pos|q[15] ; blocks[1]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.753      ;
; 36.202 ; ball_x[7]                       ; h_collision ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.751      ;
; 36.210 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[8]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.742      ;
; 36.210 ; blocks_pos_rom:blocks_pos|q[10] ; blocks[4]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.742      ;
; 36.211 ; ball_x[7]                       ; blocks[2]   ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.737      ;
; 36.211 ; ball_x[7]                       ; blocks[10]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.737      ;
+--------+---------------------------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; encoder:horizontal_enc|hold         ; encoder:horizontal_enc|hold         ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[9]                           ; vcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[8]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blocks[0]                           ; blocks[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blocks[2]                           ; blocks[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blocks[10]                          ; blocks[10]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; blocks[7]                           ; blocks[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vcount[5]                           ; vcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcount[6]                           ; vcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcount[7]                           ; vcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; block_addr[0]                       ; block_addr[0]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; block_addr[1]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; block_addr[2]                       ; block_addr[2]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[8]                           ; blocks[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[14]                          ; blocks[14]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[12]                          ; blocks[12]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[4]                           ; blocks[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[6]                           ; blocks[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[9]                           ; blocks[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[11]                          ; blocks[11]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[1]                           ; blocks[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[3]                           ; blocks[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[5]                           ; blocks[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks[13]                          ; blocks[13]                          ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; block_addr[3]                       ; block_addr[3]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; encoder:horizontal_enc|ctrl[5]      ; encoder:horizontal_enc|ctrl[5]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; ball_y[9]                           ; ball_y[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; ball_x[9]                           ; ball_x[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.215 ; ball_state.up_left                  ; ball_state.down_left                ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.230 ; vcount[9]                           ; vcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.292 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.302 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[15] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[5]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[13] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; encoder:horizontal_enc|debounce[31] ; encoder:horizontal_enc|debounce[31] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[0]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[6]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[7]  ; encoder:horizontal_enc|debounce[7]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[11] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[17] ; encoder:horizontal_enc|debounce[17] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[19] ; encoder:horizontal_enc|debounce[19] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[21] ; encoder:horizontal_enc|debounce[21] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[27] ; encoder:horizontal_enc|debounce[27] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; encoder:horizontal_enc|debounce[29] ; encoder:horizontal_enc|debounce[29] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; hcount[1]                           ; hcount[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; encoder:horizontal_enc|debounce[8]  ; encoder:horizontal_enc|debounce[8]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[9]  ; encoder:horizontal_enc|debounce[9]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[14] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[16] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[22] ; encoder:horizontal_enc|debounce[22] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[23] ; encoder:horizontal_enc|debounce[23] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; encoder:horizontal_enc|debounce[25] ; encoder:horizontal_enc|debounce[25] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; encoder:horizontal_enc|debounce[4]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[10] ; encoder:horizontal_enc|debounce[10] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[12] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[18] ; encoder:horizontal_enc|debounce[18] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[20] ; encoder:horizontal_enc|debounce[20] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[24] ; encoder:horizontal_enc|debounce[24] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; encoder:horizontal_enc|debounce[30] ; encoder:horizontal_enc|debounce[30] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; encoder:horizontal_enc|debounce[26] ; encoder:horizontal_enc|debounce[26] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; encoder:horizontal_enc|debounce[28] ; encoder:horizontal_enc|debounce[28] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; hcount[3]                           ; hcount[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; ball_x[3]                           ; ball_x[3]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ball_x[4]                           ; ball_x[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; encoder:horizontal_enc|ctrl[3]      ; encoder:horizontal_enc|ctrl[3]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; ball_x[7]                           ; ball_x[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; hcount[6]                           ; hcount[6]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; encoder:horizontal_enc|ctrl[4]      ; encoder:horizontal_enc|ctrl[4]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; hcount[2]                           ; hcount[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; ball_y[1]                           ; ball_y[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; hcount[0]                           ; hcount[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; ball_x[0]                           ; ball_x[0]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; ball_x[5]                           ; ball_x[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; hcount[7]                           ; hcount[7]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; hcount[5]                           ; hcount[5]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; encoder:horizontal_enc|ctrl[0]      ; encoder:horizontal_enc|ctrl[0]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.327 ; hcount[4]                           ; hcount[4]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.337 ; hcount[9]                           ; hcount[9]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.371 ; encoder:horizontal_enc|ctrl[2]      ; encoder:horizontal_enc|ctrl[2]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; ball_y[8]                           ; ball_y[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; ball_x[1]                           ; ball_x[1]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.382 ; encoder:horizontal_enc|ctrl[1]      ; encoder:horizontal_enc|ctrl[1]      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.383 ; ball_y[2]                           ; ball_y[2]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; ball_state.down_left                ; ball_state.up_left                  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.388 ; hcount[8]                           ; hcount[8]                           ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.402 ; block_addr[0]                       ; block_addr[1]                       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.441 ; encoder:horizontal_enc|debounce[1]  ; encoder:horizontal_enc|debounce[2]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.444 ; checked                             ; checked                             ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.451 ; encoder:horizontal_enc|debounce[0]  ; encoder:horizontal_enc|debounce[1]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; encoder:horizontal_enc|debounce[15] ; encoder:horizontal_enc|debounce[16] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; encoder:horizontal_enc|debounce[2]  ; encoder:horizontal_enc|debounce[3]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; encoder:horizontal_enc|debounce[5]  ; encoder:horizontal_enc|debounce[6]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; encoder:horizontal_enc|debounce[13] ; encoder:horizontal_enc|debounce[14] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; encoder:horizontal_enc|debounce[3]  ; encoder:horizontal_enc|debounce[4]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; encoder:horizontal_enc|debounce[7]  ; encoder:horizontal_enc|debounce[8]  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; encoder:horizontal_enc|debounce[21] ; encoder:horizontal_enc|debounce[22] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; encoder:horizontal_enc|debounce[11] ; encoder:horizontal_enc|debounce[12] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; encoder:horizontal_enc|debounce[17] ; encoder:horizontal_enc|debounce[18] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[0]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[1]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[2]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[3]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[4]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[5]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[6]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[7]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[8]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_x[9]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[1]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[2]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[3]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[4]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[5]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[6]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[7]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[8]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_y[9]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[11]                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[12]                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[13]                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[14]                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[1]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[3]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[4]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[5]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[6]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[8]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[9]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[18]     ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[0]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[10] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[11] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[12] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[13] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[14] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[15] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[16] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[17] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[18] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[19] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[1]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[20] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[21] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[22] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[23] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[24] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[25] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[26] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[27] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[28] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[29] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[2]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[30] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[31] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[3]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[4]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[5]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[6]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[7]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[8]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; encoder:horizontal_enc|debounce[9]  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_collision                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                           ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_collision                         ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.down_left                ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.down_right               ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.up_left                  ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ball_state.up_right                 ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[0]                       ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[1]                       ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[2]                       ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; block_addr[3]                       ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[0]                           ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[10]                          ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[2]                           ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks[7]                           ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[10]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[11]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[12]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[13]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[14]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[15]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[16]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[17]     ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[4]      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[8]      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blocks_pos_rom:blocks_pos|q[9]      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; checked                             ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drawn                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 3.265 ; 4.136 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; 3.300 ; 4.012 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; 3.553 ; 4.499 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -2.112 ; -2.942 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; -2.041 ; -2.844 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; -2.294 ; -3.163 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.100 ; 4.312 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 6.838 ; 7.066 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 6.667 ; 6.919 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 6.838 ; 7.066 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 6.599 ; 6.828 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 4.610 ; 4.588 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.868 ; 3.029 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.871 ; 3.038 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 3.020 ; 3.100 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 3.308 ; 3.362 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.871 ; 3.038 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.113 ; 3.343 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 32.702 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.702 ; 0.186 ; N/A      ; N/A     ; 19.743              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 5.846 ; 6.463 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; 5.867 ; 6.351 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; 6.287 ; 6.918 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -2.112 ; -2.942 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; enc_b     ; clk        ; -2.041 ; -2.844 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n   ; clk        ; -2.294 ; -3.163 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 7.159  ; 7.194  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 12.141 ; 12.077 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 11.897 ; 11.922 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 12.141 ; 12.077 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 11.755 ; 11.717 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 7.797  ; 7.747  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.868 ; 3.029 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.871 ; 3.038 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 3.020 ; 3.100 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 3.308 ; 3.362 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.871 ; 3.038 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.113 ; 3.343 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; enc_c         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_n                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; enc_b                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; enc_a                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10441    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10441    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 197   ; 197  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Jul 23 11:21:21 2013
Info: Command: quartus_sta qdbreakout -c qdbreakout
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'qdbreakout.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 32.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.702         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clk 
    Info (332119):    19.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 33.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    33.514         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.818         0.000 clk 
    Info (332119):    19.743         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.764
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.764         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clk 
    Info (332119):    19.782         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 476 megabytes
    Info: Processing ended: Tue Jul 23 11:21:24 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


