 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: Q-2019.12
Date   : Mon Feb  7 11:09:21 2022
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: state_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MUL_RES_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               G5K                   fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  state_cnt_reg_0_/CK (JKFRBN)             0.00       0.50 r
  state_cnt_reg_0_/Q (JKFRBN)              0.69       1.19 f
  U1423/O (NR2)                            0.44       1.63 r
  U1229/O (INV1S)                          0.22       1.85 f
  U1535/O (NR2)                            0.45       2.30 r
  U1241/O (ND2P)                           0.42       2.72 f
  U1506/O (INV1S)                          0.55       3.27 r
  U1284/O (OR2)                            0.33       3.60 r
  U2589/O (AOI22S)                         0.14       3.74 f
  U1183/O (ND3)                            0.99       4.73 r
  U2590/O (INV1S)                          0.99       5.72 f
  U1376/O (MOAI1S)                         0.61       6.33 f
  U1248/S (HA1S)                           0.44       6.77 f
  U3224/CO (FA1S)                          0.50       7.28 f
  U3226/CO (FA1)                           0.38       7.65 f
  U1201/CO (FA1S)                          0.48       8.14 f
  U1200/CO (FA1)                           0.38       8.51 f
  U1198/CO (FA1S)                          0.48       9.00 f
  U1197/CO (FA1)                           0.38       9.37 f
  U1190/CO (FA1S)                          0.48       9.86 f
  U3233/CO (FA1)                           0.38      10.24 f
  U3235/CO (FA1)                           0.36      10.60 f
  U3237/CO (FA1)                           0.36      10.95 f
  U3239/CO (FA1)                           0.36      11.31 f
  U3241/CO (FA1)                           0.36      11.67 f
  U3243/CO (FA1)                           0.36      12.02 f
  U3245/CO (FA1)                           0.35      12.37 f
  U2994/CO (FA1S)                          0.48      12.85 f
  U2990/CO (FA1)                           0.38      13.24 f
  U2985/CO (FA1)                           0.36      13.59 f
  U2981/CO (FA1)                           0.36      13.95 f
  U2977/CO (FA1)                           0.36      14.31 f
  U2973/CO (FA1)                           0.36      14.66 f
  U2970/CO (FA1)                           0.36      15.02 f
  U2964/CO (FA1)                           0.36      15.37 f
  U2959/CO (FA1)                           0.36      15.73 f
  U2954/CO (FA1)                           0.36      16.09 f
  U2951/CO (FA1)                           0.36      16.44 f
  U2948/CO (FA1)                           0.36      16.80 f
  U2943/CO (FA1)                           0.36      17.15 f
  U2937/CO (FA1)                           0.36      17.51 f
  U2933/CO (FA1)                           0.36      17.87 f
  U2930/CO (FA1)                           0.36      18.22 f
  U2925/CO (FA1)                           0.36      18.58 f
  U2919/CO (FA1)                           0.36      18.94 f
  U1378/CO (FA1)                           0.36      19.29 f
  U3005/CO (FA1)                           0.36      19.65 f
  U3006/S (FA1)                            0.28      19.92 r
  U1256/O (AO222S)                         0.30      20.22 r
  MUL_RES_reg_35_/D (QDFFRBN)              0.00      20.22 r
  data arrival time                                  20.22

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  MUL_RES_reg_35_/CK (QDFFRBN)             0.00      20.40 r
  library setup time                      -0.18      20.22
  data required time                                 20.22
  -----------------------------------------------------------
  data required time                                 20.22
  data arrival time                                 -20.22
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
