make[1]: Entering directory '/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb'
rm -f results.xml
"make" -f Makefile results.xml
make[2]: Entering directory '/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb'
mkdir -p sim_build_interconnect_tb
/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/bin/iverilog -o sim_build_interconnect_tb/sim.vvp -D COCOTB_SIM=1 -s _interconnect -g2012 -f sim_build_interconnect_tb/cmds.f  /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/alu.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/attribute_interpolator.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/controller.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/fragment_shader.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/framebuffer.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/gpu_register_file.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/gpu_top.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/instruction_decoder.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/_interconnect.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/mmu.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/rasterizer.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/shader_core.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/shader_loader.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/axi_wrapper.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/texture_unit.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/vertex_fetch.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/reset_sync.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/arbiter.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/fifo.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/clock_divider.sv /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/mux_n.sv
rm -f results.xml
MODULE=interconnect_tb TESTCASE= TOPLEVEL=_interconnect TOPLEVEL_LANG=verilog \
         /nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/bin/vvp -M /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/.cocotbvenv/lib/python3.13/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build_interconnect_tb/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:108  in set_program_name_in_venv        Using Python virtual environment interpreter at /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/.cocotbvenv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.2 from /home/quil/Documents/GitRepos/2025-AMDHardware-GPU/.cocotbvenv/lib/python3.13/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1756600678
     0.00ns INFO     cocotb.regression                  Found test interconnect_tb.test_interconnect_basic
     0.00ns INFO     cocotb.regression                  Found test interconnect_tb.test_interconnect_address_decode
     0.00ns INFO     cocotb.regression                  Found test interconnect_tb.test_interconnect_stress
     0.00ns INFO     cocotb.regression                  Found test interconnect_tb.test_interconnect_edge_cases
     0.00ns INFO     cocotb.regression                  running test_interconnect_basic (1/4)
     0.00ns INFO     cocotb._interconnect               Starting interconnect test (2 masters, 4 slaves)
    20.00ns INFO     cocotb._interconnect               Test 1: Single master access to different slaves
    30.00ns INFO     cocotb._interconnect               Slave 0: addr=0x1000, req_out=0x1, expected=0x1
    40.00ns INFO     cocotb._interconnect               Slave 1: addr=0x5000, req_out=0x2, expected=0x2
    50.00ns INFO     cocotb._interconnect               Slave 2: addr=0x9000, req_out=0x4, expected=0x4
    60.00ns INFO     cocotb._interconnect               Slave 3: addr=0xd000, req_out=0x8, expected=0x8
    70.00ns INFO     cocotb._interconnect               Test 2: Multiple master arbitration
    90.00ns INFO     cocotb._interconnect               Basic interconnect test passed!
    90.00ns INFO     cocotb.regression                  test_interconnect_basic passed
    90.00ns INFO     cocotb.regression                  running test_interconnect_address_decode (2/4)
    90.00ns INFO     cocotb._interconnect               Testing address decoding
   120.00ns INFO     cocotb._interconnect               Addr 0x00000000 -> slave 0, req_mask=0x1
   130.00ns INFO     cocotb._interconnect               Addr 0x00004000 -> slave 1, req_mask=0x2
   140.00ns INFO     cocotb._interconnect               Addr 0x00008000 -> slave 2, req_mask=0x4
   150.00ns INFO     cocotb._interconnect               Addr 0x0000c000 -> slave 3, req_mask=0x8
   160.00ns INFO     cocotb._interconnect               Addr 0x12340000 -> slave 0, req_mask=0x1
   170.00ns INFO     cocotb._interconnect               Addr 0x12344000 -> slave 1, req_mask=0x2
   180.00ns INFO     cocotb._interconnect               Addr 0x12348000 -> slave 2, req_mask=0x4
   190.00ns INFO     cocotb._interconnect               Addr 0x1234c000 -> slave 3, req_mask=0x8
   200.00ns INFO     cocotb._interconnect               Address decoding test passed!
   200.00ns INFO     cocotb.regression                  test_interconnect_address_decode passed
   200.00ns INFO     cocotb.regression                  running test_interconnect_stress (3/4)
   200.00ns INFO     cocotb._interconnect               Starting interconnect stress test
  1220.00ns INFO     cocotb._interconnect               Stress test: 100/500 cycles
  2220.00ns INFO     cocotb._interconnect               Stress test: 200/500 cycles
  3220.00ns INFO     cocotb._interconnect               Stress test: 300/500 cycles
  4220.00ns INFO     cocotb._interconnect               Stress test: 400/500 cycles
  5220.00ns INFO     cocotb._interconnect               Stress test: 500/500 cycles
  5220.00ns INFO     cocotb._interconnect               Stress test completed! Active cycles: 373/500
  5220.00ns INFO     cocotb.regression                  test_interconnect_stress passed
  5220.00ns INFO     cocotb.regression                  running test_interconnect_edge_cases (4/4)
  5220.00ns INFO     cocotb._interconnect               Testing edge cases
  5240.00ns INFO     cocotb._interconnect               Edge case 1: No master requests
  5250.00ns INFO     cocotb._interconnect               Edge case 2: All masters request simultaneously
  5260.00ns INFO     cocotb._interconnect               Edge case 3: Maximum address values
  5270.00ns INFO     cocotb._interconnect               Max address routes to slave 3
  5270.00ns INFO     cocotb._interconnect               Edge case 4: Boundary addresses
  5320.00ns INFO     cocotb._interconnect               Edge cases test passed!
  5320.00ns INFO     cocotb.regression                  test_interconnect_edge_cases passed
  5320.00ns INFO     cocotb.regression                  **********************************************************************************************************
                                                        ** TEST                                              STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        **********************************************************************************************************
                                                        ** interconnect_tb.test_interconnect_basic            PASS          90.00           0.00      18722.92  **
                                                        ** interconnect_tb.test_interconnect_address_decode   PASS         110.00           0.00      27247.25  **
                                                        ** interconnect_tb.test_interconnect_stress           PASS        5020.00           0.16      30947.82  **
                                                        ** interconnect_tb.test_interconnect_edge_cases       PASS         100.00           0.00      27449.91  **
                                                        **********************************************************************************************************
                                                        ** TESTS=4 PASS=4 FAIL=0 SKIP=0                                   5320.00           0.25      21297.69  **
                                                        **********************************************************************************************************
                                                        
make[2]: Leaving directory '/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb'
make[1]: Leaving directory '/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb'
