// Seed: 661652970
module module_0 (
    input supply1 id_0
    , id_17,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    output supply1 id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15
);
  time id_18;
  if (1) begin
    assign id_10 = id_15;
  end else begin : id_19
    assign id_3 = 1;
  end
  tri id_20 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    output wor id_10,
    input uwire id_11,
    output supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    input uwire id_15,
    output tri id_16,
    output supply1 id_17
);
  module_0(
      id_4,
      id_11,
      id_6,
      id_2,
      id_13,
      id_13,
      id_4,
      id_5,
      id_11,
      id_5,
      id_2,
      id_15,
      id_14,
      id_3,
      id_4,
      id_11
  );
endmodule
