// Seed: 990221072
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    output tri0 id_12,
    output supply1 id_13,
    input tri1 id_14
);
  wire id_16;
  wire id_17, id_18;
  assign id_8 = id_5;
  assign id_3 = 1'd0;
  module_0(
      id_16, id_17, id_18
  );
endmodule
