0.7
2020.2
Oct 19 2021
02:56:52
/home/zz/xilinx/spi/spi.sim/sim_1/synth/timing/xsim/spi_tb_time_synth.v,1666526043,verilog,,,,glbl;spi_tb,,,,,,,,
