

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 10 16:30:11 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  11991005|  12406749| 59.955 ms | 62.034 ms |  11892738|  12308482| dataflow |
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                        |                                                             |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                Instance                                |                            Module                           |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_404        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s        |   2771551|   2952901| 13.858 ms | 14.765 ms |   2771551|   2952901|   none  |
        |grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_424         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s         |   1969247|   2118949|  9.846 ms | 10.595 ms |   1969247|   2118949|   none  |
        |grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_444         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s         |  11892737|  12308481| 59.464 ms | 61.542 ms |  11892737|  12308481|   none  |
        |grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_464         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s         |   1362925|   1530545|  6.815 ms |  7.653 ms |   1362925|   1530545|   none  |
        |grp_pooling2d_large_cl_nopad_pad_me_fu_484                              |pooling2d_large_cl_nopad_pad_me                              |    251473|    565306|  1.257 ms |  2.827 ms |    251473|    565306|   none  |
        |grp_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_fu_628  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |    648001|   1484101|  3.240 ms |  7.421 ms |    648001|   1484101|   none  |
        |grp_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_fu_708             |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s             |      2314|      2314| 11.570 us | 11.570 us |      2314|      2314|   none  |
        |grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s_fu_716                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s                 |      9829|      9829| 49.145 us | 49.145 us |      9829|      9829|   none  |
        |grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s_fu_722                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s                 |      5783|      5783| 28.915 us | 28.915 us |      5783|      5783|   none  |
        |grp_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_fu_729              |sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s              |        31|        31|  0.155 us |  0.155 us |        31|        31|   none  |
        |grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s_fu_738          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s          |     98305|     98305|  0.492 ms |  0.492 ms |     98305|     98305|   none  |
        |grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s_fu_744          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s          |     86401|     86401|  0.432 ms |  0.432 ms |     86401|     86401|   none  |
        |grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s_fu_750         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s         |     43201|     43201|  0.216 ms |  0.216 ms |     43201|     43201|   none  |
        |grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s_fu_756         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s         |     32449|     32449|  0.162 ms |  0.162 ms |     32449|     32449|   none  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer20_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:59]   --->   Operation 29 'alloca' 'layer20_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:64]   --->   Operation 30 'alloca' 'layer2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer4_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:69]   --->   Operation 31 'alloca' 'layer4_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer5_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:74]   --->   Operation 32 'alloca' 'layer5_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer7_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:79]   --->   Operation 33 'alloca' 'layer7_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer8_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:84]   --->   Operation 34 'alloca' 'layer8_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer21_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:89]   --->   Operation 35 'alloca' 'layer21_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer9_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:94]   --->   Operation 36 'alloca' 'layer9_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer11_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:99]   --->   Operation 37 'alloca' 'layer11_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer12_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:104]   --->   Operation 38 'alloca' 'layer12_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer14_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:109]   --->   Operation 39 'alloca' 'layer14_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer15_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:114]   --->   Operation 40 'alloca' 'layer15_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer17_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:120]   --->   Operation 41 'alloca' 'layer17_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config20>"(i16* %conv2d_input_V_V, i16* %layer20_out_V_V)" [firmware/myproject.cpp:61]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config20>"(i16* %conv2d_input_V_V, i16* %layer20_out_V_V)" [firmware/myproject.cpp:61]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>"(i16* %layer20_out_V_V, i16* %layer2_out_V_V)" [firmware/myproject.cpp:66]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>"(i16* %layer20_out_V_V, i16* %layer2_out_V_V)" [firmware/myproject.cpp:66]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>"(i16* %layer2_out_V_V, i16* %layer4_out_V_V)" [firmware/myproject.cpp:71]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>"(i16* %layer2_out_V_V, i16* %layer4_out_V_V)" [firmware/myproject.cpp:71]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>"(i16* %layer4_out_V_V, i16* %layer5_out_V_V)" [firmware/myproject.cpp:76]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>"(i16* %layer4_out_V_V, i16* %layer5_out_V_V)" [firmware/myproject.cpp:76]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>"(i16* %layer5_out_V_V, i16* %layer7_out_V_V)" [firmware/myproject.cpp:81]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>"(i16* %layer5_out_V_V, i16* %layer7_out_V_V)" [firmware/myproject.cpp:81]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>"(i16* %layer7_out_V_V, i16* %layer8_out_V_V)" [firmware/myproject.cpp:86]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>"(i16* %layer7_out_V_V, i16* %layer8_out_V_V)" [firmware/myproject.cpp:86]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config21>"(i16* %layer8_out_V_V, i16* %layer21_out_V_V)" [firmware/myproject.cpp:91]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config21>"(i16* %layer8_out_V_V, i16* %layer21_out_V_V)" [firmware/myproject.cpp:91]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>"(i16* %layer21_out_V_V, i16* %layer9_out_V_V)" [firmware/myproject.cpp:96]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>"(i16* %layer21_out_V_V, i16* %layer9_out_V_V)" [firmware/myproject.cpp:96]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>"(i16* %layer9_out_V_V, i16* %layer11_out_V_V)" [firmware/myproject.cpp:101]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>"(i16* %layer9_out_V_V, i16* %layer11_out_V_V)" [firmware/myproject.cpp:101]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"(i16* %layer11_out_V_V, i16* %layer12_out_V_V)" [firmware/myproject.cpp:106]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"(i16* %layer11_out_V_V, i16* %layer12_out_V_V)" [firmware/myproject.cpp:106]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>"(i16* %layer12_out_V_V, i16* %layer14_out_V_V)" [firmware/myproject.cpp:111]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>"(i16* %layer12_out_V_V, i16* %layer14_out_V_V)" [firmware/myproject.cpp:111]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @pooling2d_large_cl_nopad_pad_me(i16* %layer14_out_V_V, i16* %layer15_out_V_V)" [firmware/myproject.cpp:116]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @pooling2d_large_cl_nopad_pad_me(i16* %layer14_out_V_V, i16* %layer15_out_V_V)" [firmware/myproject.cpp:116]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @"dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>"(i16* %layer15_out_V_V, i16* %layer17_out_V_V)" [firmware/myproject.cpp:122]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @"dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>"(i16* %layer15_out_V_V, i16* %layer17_out_V_V)" [firmware/myproject.cpp:122]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 68 [2/2] (0.00ns)   --->   "call fastcc void @"sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>"(i16* %layer17_out_V_V, i16* %layer19_out_V_V)" [firmware/myproject.cpp:125]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv2d_input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [firmware/myproject.cpp:31]   --->   Operation 71 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer20_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer20_out_V_V, i16* %layer20_out_V_V)"   --->   Operation 72 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 74 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer2_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer2_out_V_V, i16* %layer2_out_V_V)"   --->   Operation 74 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer4_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer4_out_V_V, i16* %layer4_out_V_V)"   --->   Operation 76 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer5_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer5_out_V_V, i16* %layer5_out_V_V)"   --->   Operation 78 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 80 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer7_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer7_out_V_V, i16* %layer7_out_V_V)"   --->   Operation 80 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 82 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer8_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer8_out_V_V, i16* %layer8_out_V_V)"   --->   Operation 82 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 84 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer21_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer21_out_V_V, i16* %layer21_out_V_V)"   --->   Operation 84 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer21_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 86 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer9_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer9_out_V_V, i16* %layer9_out_V_V)"   --->   Operation 86 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer11_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_V, i16* %layer11_out_V_V)"   --->   Operation 88 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 90 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer12_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer12_out_V_V, i16* %layer12_out_V_V)"   --->   Operation 90 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer14_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer14_out_V_V, i16* %layer14_out_V_V)"   --->   Operation 92 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 94 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer15_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer15_out_V_V, i16* %layer15_out_V_V)"   --->   Operation 94 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 96 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer17_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer17_out_V_V, i16* %layer17_out_V_V)"   --->   Operation 96 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @"sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>"(i16* %layer17_out_V_V, i16* %layer19_out_V_V)" [firmware/myproject.cpp:125]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:127]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2d_input_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer19_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuffer_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w5_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ linebuffer_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w9_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ linebuffer_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_in_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w12_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer20_out_V_V           (alloca              ) [ 01111111111111111111111111111]
layer2_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer4_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer5_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer7_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer8_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer21_out_V_V           (alloca              ) [ 00111111111111111111111111111]
layer9_out_V_V            (alloca              ) [ 00111111111111111111111111111]
layer11_out_V_V           (alloca              ) [ 00111111111111111111111111111]
layer12_out_V_V           (alloca              ) [ 00111111111111111111111111111]
layer14_out_V_V           (alloca              ) [ 00111111111111111111111111111]
layer15_out_V_V           (alloca              ) [ 00111111111111111111111111111]
layer17_out_V_V           (alloca              ) [ 00111111111111111111111111111]
call_ln61                 (call                ) [ 00000000000000000000000000000]
call_ln66                 (call                ) [ 00000000000000000000000000000]
call_ln71                 (call                ) [ 00000000000000000000000000000]
call_ln76                 (call                ) [ 00000000000000000000000000000]
call_ln81                 (call                ) [ 00000000000000000000000000000]
call_ln86                 (call                ) [ 00000000000000000000000000000]
call_ln91                 (call                ) [ 00000000000000000000000000000]
call_ln96                 (call                ) [ 00000000000000000000000000000]
call_ln101                (call                ) [ 00000000000000000000000000000]
call_ln106                (call                ) [ 00000000000000000000000000000]
call_ln111                (call                ) [ 00000000000000000000000000000]
call_ln116                (call                ) [ 00000000000000000000000000000]
call_ln122                (call                ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
specdataflowpipeline_ln31 (specdataflowpipeline) [ 00000000000000000000000000000]
empty                     (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_59                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_60                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_61                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_62                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_63                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_64                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_65                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_66                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_67                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_68                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_69                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
empty_70                  (specchannel         ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000000000]
call_ln125                (call                ) [ 00000000000000000000000000000]
ret_ln127                 (ret                 ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2d_input_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_input_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer19_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sX_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sY_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pY_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pX_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuffer_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_1_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_1_0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_1_0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_1_0_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_1_0_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_1_0_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_1_0_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_1_0_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_1_0_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_1_0_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_1_0_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_1_0_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_1_0_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_1_0_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_1_0_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_1_0_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_1_0_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_1_0_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_row_Array_V_1_0_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer_in_row_Array_V_1_0_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer_in_row_Array_V_1_0_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer_in_row_Array_V_1_0_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer_in_row_Array_V_1_0_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer_in_row_Array_V_1_0_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer_in_row_Array_V_1_0_24">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer_in_row_Array_V_1_0_25">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer_in_row_Array_V_1_0_26">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer_in_row_Array_V_1_0_27">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer_in_row_Array_V_1_0_28">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer_in_row_Array_V_1_0_29">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer_in_row_Array_V_1_0_30">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer_in_row_Array_V_1_0_31">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer_in_V_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="sX">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sY">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="pY">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pX">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="linebuffer_V_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer_in_V_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="sX_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="sY_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="pY_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="pX_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="w9_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w9_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="linebuffer_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer_in_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="sX_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="sY_5">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="pY_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="pX_5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="w12_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w12_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="layer_in_row_Array_V_0_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="layer_in_row_Array_V_0_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="layer_in_row_Array_V_0_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="layer_in_row_Array_V_0_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="layer_in_row_Array_V_0_4">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="layer_in_row_Array_V_0_5">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="layer_in_row_Array_V_0_6">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="layer_in_row_Array_V_0_7">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="layer_in_row_Array_V_0_8">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="layer_in_row_Array_V_0_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="layer_in_row_Array_V_0_10">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="layer_in_row_Array_V_0_11">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="layer_in_row_Array_V_0_12">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="layer_in_row_Array_V_0_13">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="layer_in_row_Array_V_0_14">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="layer_in_row_Array_V_0_15">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="layer_in_row_Array_V_0_16">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="layer_in_row_Array_V_0_17">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="layer_in_row_Array_V_0_18">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="layer_in_row_Array_V_0_19">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="layer_in_row_Array_V_0_20">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="layer_in_row_Array_V_0_21">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="layer_in_row_Array_V_0_22">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="layer_in_row_Array_V_0_23">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="layer_in_row_Array_V_0_24">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="layer_in_row_Array_V_0_25">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="layer_in_row_Array_V_0_26">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="layer_in_row_Array_V_0_27">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="layer_in_row_Array_V_0_28">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="layer_in_row_Array_V_0_29">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="layer_in_row_Array_V_0_30">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="layer_in_row_Array_V_0_31">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="layer_in_row_Array_V_0_32">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="layer_in_row_Array_V_0_33">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="layer_in_row_Array_V_0_34">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="layer_in_row_Array_V_0_35">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="layer_in_row_Array_V_0_36">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="layer_in_row_Array_V_0_37">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="layer_in_row_Array_V_0_38">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="layer_in_row_Array_V_0_39">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="layer_in_row_Array_V_0_40">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="layer_in_row_Array_V_0_41">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="layer_in_row_Array_V_0_42">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="layer_in_row_Array_V_0_43">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="layer_in_row_Array_V_0_44">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="layer_in_row_Array_V_0_45">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="layer_in_row_Array_V_0_46">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="layer_in_row_Array_V_0_47">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="layer_in_row_Array_V_0_48">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_48"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="layer_in_row_Array_V_0_49">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_49"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="layer_in_row_Array_V_0_50">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_50"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="layer_in_row_Array_V_0_51">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_51"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="layer_in_row_Array_V_0_52">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_52"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="layer_in_row_Array_V_0_53">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_53"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="layer_in_row_Array_V_0_54">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_54"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="layer_in_row_Array_V_0_55">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_55"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="layer_in_row_Array_V_0_56">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_56"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="layer_in_row_Array_V_0_57">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_57"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="layer_in_row_Array_V_0_58">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_58"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="layer_in_row_Array_V_0_59">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_59"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="layer_in_row_Array_V_0_60">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_60"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="layer_in_row_Array_V_0_61">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_61"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="layer_in_row_Array_V_0_62">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_62"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="layer_in_row_Array_V_0_63">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_63"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="layer_in_V_6">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="sX_1">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="sY_1">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="pY_1">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="pX_1">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="w17_V">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl_me<ap_fixed,ap_fixed,config20>"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl_me<ap_fixed,ap_fixed,config21>"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_large_cl_nopad_pad_me"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer21_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer14_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer17_out_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="352" class="1004" name="layer20_out_V_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer20_out_V_V/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="layer2_out_V_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="layer4_out_V_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_V_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="layer5_out_V_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_V/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="layer7_out_V_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer7_out_V_V/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="layer8_out_V_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out_V_V/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="layer21_out_V_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer21_out_V_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="layer9_out_V_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V_V/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="layer11_out_V_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_V/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="layer12_out_V_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer12_out_V_V/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="layer14_out_V_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer14_out_V_V/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="layer15_out_V_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer15_out_V_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="layer17_out_V_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer17_out_V_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="18"/>
<pin id="407" dir="0" index="2" bw="16" slack="18"/>
<pin id="408" dir="0" index="3" bw="16" slack="0"/>
<pin id="409" dir="0" index="4" bw="16" slack="0"/>
<pin id="410" dir="0" index="5" bw="32" slack="0"/>
<pin id="411" dir="0" index="6" bw="32" slack="0"/>
<pin id="412" dir="0" index="7" bw="32" slack="0"/>
<pin id="413" dir="0" index="8" bw="32" slack="0"/>
<pin id="414" dir="0" index="9" bw="383" slack="0"/>
<pin id="415" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="14"/>
<pin id="427" dir="0" index="2" bw="16" slack="14"/>
<pin id="428" dir="0" index="3" bw="16" slack="0"/>
<pin id="429" dir="0" index="4" bw="16" slack="0"/>
<pin id="430" dir="0" index="5" bw="32" slack="0"/>
<pin id="431" dir="0" index="6" bw="32" slack="0"/>
<pin id="432" dir="0" index="7" bw="32" slack="0"/>
<pin id="433" dir="0" index="8" bw="32" slack="0"/>
<pin id="434" dir="0" index="9" bw="383" slack="0"/>
<pin id="435" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="6"/>
<pin id="447" dir="0" index="2" bw="16" slack="6"/>
<pin id="448" dir="0" index="3" bw="16" slack="0"/>
<pin id="449" dir="0" index="4" bw="16" slack="0"/>
<pin id="450" dir="0" index="5" bw="32" slack="0"/>
<pin id="451" dir="0" index="6" bw="32" slack="0"/>
<pin id="452" dir="0" index="7" bw="32" slack="0"/>
<pin id="453" dir="0" index="8" bw="32" slack="0"/>
<pin id="454" dir="0" index="9" bw="191" slack="0"/>
<pin id="455" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="2"/>
<pin id="467" dir="0" index="2" bw="16" slack="2"/>
<pin id="468" dir="0" index="3" bw="16" slack="0"/>
<pin id="469" dir="0" index="4" bw="16" slack="0"/>
<pin id="470" dir="0" index="5" bw="32" slack="0"/>
<pin id="471" dir="0" index="6" bw="32" slack="0"/>
<pin id="472" dir="0" index="7" bw="32" slack="0"/>
<pin id="473" dir="0" index="8" bw="32" slack="0"/>
<pin id="474" dir="0" index="9" bw="191" slack="0"/>
<pin id="475" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_pooling2d_large_cl_nopad_pad_me_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="0" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="22"/>
<pin id="487" dir="0" index="2" bw="16" slack="22"/>
<pin id="488" dir="0" index="3" bw="16" slack="0"/>
<pin id="489" dir="0" index="4" bw="16" slack="0"/>
<pin id="490" dir="0" index="5" bw="16" slack="0"/>
<pin id="491" dir="0" index="6" bw="16" slack="0"/>
<pin id="492" dir="0" index="7" bw="16" slack="0"/>
<pin id="493" dir="0" index="8" bw="16" slack="0"/>
<pin id="494" dir="0" index="9" bw="16" slack="0"/>
<pin id="495" dir="0" index="10" bw="16" slack="0"/>
<pin id="496" dir="0" index="11" bw="16" slack="0"/>
<pin id="497" dir="0" index="12" bw="16" slack="0"/>
<pin id="498" dir="0" index="13" bw="16" slack="0"/>
<pin id="499" dir="0" index="14" bw="16" slack="0"/>
<pin id="500" dir="0" index="15" bw="16" slack="0"/>
<pin id="501" dir="0" index="16" bw="16" slack="0"/>
<pin id="502" dir="0" index="17" bw="16" slack="0"/>
<pin id="503" dir="0" index="18" bw="16" slack="0"/>
<pin id="504" dir="0" index="19" bw="16" slack="0"/>
<pin id="505" dir="0" index="20" bw="16" slack="0"/>
<pin id="506" dir="0" index="21" bw="16" slack="0"/>
<pin id="507" dir="0" index="22" bw="16" slack="0"/>
<pin id="508" dir="0" index="23" bw="16" slack="0"/>
<pin id="509" dir="0" index="24" bw="16" slack="0"/>
<pin id="510" dir="0" index="25" bw="16" slack="0"/>
<pin id="511" dir="0" index="26" bw="16" slack="0"/>
<pin id="512" dir="0" index="27" bw="16" slack="0"/>
<pin id="513" dir="0" index="28" bw="16" slack="0"/>
<pin id="514" dir="0" index="29" bw="16" slack="0"/>
<pin id="515" dir="0" index="30" bw="16" slack="0"/>
<pin id="516" dir="0" index="31" bw="16" slack="0"/>
<pin id="517" dir="0" index="32" bw="16" slack="0"/>
<pin id="518" dir="0" index="33" bw="16" slack="0"/>
<pin id="519" dir="0" index="34" bw="16" slack="0"/>
<pin id="520" dir="0" index="35" bw="16" slack="0"/>
<pin id="521" dir="0" index="36" bw="16" slack="0"/>
<pin id="522" dir="0" index="37" bw="16" slack="0"/>
<pin id="523" dir="0" index="38" bw="16" slack="0"/>
<pin id="524" dir="0" index="39" bw="16" slack="0"/>
<pin id="525" dir="0" index="40" bw="16" slack="0"/>
<pin id="526" dir="0" index="41" bw="16" slack="0"/>
<pin id="527" dir="0" index="42" bw="16" slack="0"/>
<pin id="528" dir="0" index="43" bw="16" slack="0"/>
<pin id="529" dir="0" index="44" bw="16" slack="0"/>
<pin id="530" dir="0" index="45" bw="16" slack="0"/>
<pin id="531" dir="0" index="46" bw="16" slack="0"/>
<pin id="532" dir="0" index="47" bw="16" slack="0"/>
<pin id="533" dir="0" index="48" bw="16" slack="0"/>
<pin id="534" dir="0" index="49" bw="16" slack="0"/>
<pin id="535" dir="0" index="50" bw="16" slack="0"/>
<pin id="536" dir="0" index="51" bw="16" slack="0"/>
<pin id="537" dir="0" index="52" bw="16" slack="0"/>
<pin id="538" dir="0" index="53" bw="16" slack="0"/>
<pin id="539" dir="0" index="54" bw="16" slack="0"/>
<pin id="540" dir="0" index="55" bw="16" slack="0"/>
<pin id="541" dir="0" index="56" bw="16" slack="0"/>
<pin id="542" dir="0" index="57" bw="16" slack="0"/>
<pin id="543" dir="0" index="58" bw="16" slack="0"/>
<pin id="544" dir="0" index="59" bw="16" slack="0"/>
<pin id="545" dir="0" index="60" bw="16" slack="0"/>
<pin id="546" dir="0" index="61" bw="16" slack="0"/>
<pin id="547" dir="0" index="62" bw="16" slack="0"/>
<pin id="548" dir="0" index="63" bw="16" slack="0"/>
<pin id="549" dir="0" index="64" bw="16" slack="0"/>
<pin id="550" dir="0" index="65" bw="16" slack="0"/>
<pin id="551" dir="0" index="66" bw="16" slack="0"/>
<pin id="552" dir="0" index="67" bw="16" slack="0"/>
<pin id="553" dir="0" index="68" bw="32" slack="0"/>
<pin id="554" dir="0" index="69" bw="32" slack="0"/>
<pin id="555" dir="0" index="70" bw="32" slack="0"/>
<pin id="556" dir="0" index="71" bw="32" slack="0"/>
<pin id="557" dir="1" index="72" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/23 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="0" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="10"/>
<pin id="631" dir="0" index="2" bw="16" slack="10"/>
<pin id="632" dir="0" index="3" bw="16" slack="0"/>
<pin id="633" dir="0" index="4" bw="16" slack="0"/>
<pin id="634" dir="0" index="5" bw="16" slack="0"/>
<pin id="635" dir="0" index="6" bw="16" slack="0"/>
<pin id="636" dir="0" index="7" bw="16" slack="0"/>
<pin id="637" dir="0" index="8" bw="16" slack="0"/>
<pin id="638" dir="0" index="9" bw="16" slack="0"/>
<pin id="639" dir="0" index="10" bw="16" slack="0"/>
<pin id="640" dir="0" index="11" bw="16" slack="0"/>
<pin id="641" dir="0" index="12" bw="16" slack="0"/>
<pin id="642" dir="0" index="13" bw="16" slack="0"/>
<pin id="643" dir="0" index="14" bw="16" slack="0"/>
<pin id="644" dir="0" index="15" bw="16" slack="0"/>
<pin id="645" dir="0" index="16" bw="16" slack="0"/>
<pin id="646" dir="0" index="17" bw="16" slack="0"/>
<pin id="647" dir="0" index="18" bw="16" slack="0"/>
<pin id="648" dir="0" index="19" bw="16" slack="0"/>
<pin id="649" dir="0" index="20" bw="16" slack="0"/>
<pin id="650" dir="0" index="21" bw="16" slack="0"/>
<pin id="651" dir="0" index="22" bw="16" slack="0"/>
<pin id="652" dir="0" index="23" bw="16" slack="0"/>
<pin id="653" dir="0" index="24" bw="16" slack="0"/>
<pin id="654" dir="0" index="25" bw="16" slack="0"/>
<pin id="655" dir="0" index="26" bw="16" slack="0"/>
<pin id="656" dir="0" index="27" bw="16" slack="0"/>
<pin id="657" dir="0" index="28" bw="16" slack="0"/>
<pin id="658" dir="0" index="29" bw="16" slack="0"/>
<pin id="659" dir="0" index="30" bw="16" slack="0"/>
<pin id="660" dir="0" index="31" bw="16" slack="0"/>
<pin id="661" dir="0" index="32" bw="16" slack="0"/>
<pin id="662" dir="0" index="33" bw="16" slack="0"/>
<pin id="663" dir="0" index="34" bw="16" slack="0"/>
<pin id="664" dir="0" index="35" bw="16" slack="0"/>
<pin id="665" dir="0" index="36" bw="32" slack="0"/>
<pin id="666" dir="0" index="37" bw="32" slack="0"/>
<pin id="667" dir="0" index="38" bw="32" slack="0"/>
<pin id="668" dir="0" index="39" bw="32" slack="0"/>
<pin id="669" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="0" slack="0"/>
<pin id="710" dir="0" index="1" bw="16" slack="24"/>
<pin id="711" dir="0" index="2" bw="16" slack="24"/>
<pin id="712" dir="0" index="3" bw="29" slack="0"/>
<pin id="713" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/25 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="0" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="12"/>
<pin id="719" dir="0" index="2" bw="16" slack="12"/>
<pin id="720" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="0" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="0" index="2" bw="16" slack="0"/>
<pin id="726" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="0" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="26"/>
<pin id="732" dir="0" index="2" bw="16" slack="0"/>
<pin id="733" dir="0" index="3" bw="10" slack="0"/>
<pin id="734" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/27 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="0" slack="0"/>
<pin id="740" dir="0" index="1" bw="16" slack="4"/>
<pin id="741" dir="0" index="2" bw="16" slack="4"/>
<pin id="742" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="0" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="8"/>
<pin id="747" dir="0" index="2" bw="16" slack="8"/>
<pin id="748" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="0" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="16"/>
<pin id="753" dir="0" index="2" bw="16" slack="16"/>
<pin id="754" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/17 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="0" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="20"/>
<pin id="759" dir="0" index="2" bw="16" slack="20"/>
<pin id="760" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/21 "/>
</bind>
</comp>

<comp id="762" class="1005" name="layer20_out_V_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer20_out_V_V "/>
</bind>
</comp>

<comp id="768" class="1005" name="layer2_out_V_V_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="2"/>
<pin id="770" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_V "/>
</bind>
</comp>

<comp id="774" class="1005" name="layer4_out_V_V_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="4"/>
<pin id="776" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer4_out_V_V "/>
</bind>
</comp>

<comp id="780" class="1005" name="layer5_out_V_V_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="6"/>
<pin id="782" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="layer5_out_V_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="layer7_out_V_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="8"/>
<pin id="788" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="layer7_out_V_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="layer8_out_V_V_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="10"/>
<pin id="794" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer8_out_V_V "/>
</bind>
</comp>

<comp id="798" class="1005" name="layer21_out_V_V_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="12"/>
<pin id="800" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer21_out_V_V "/>
</bind>
</comp>

<comp id="804" class="1005" name="layer9_out_V_V_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="14"/>
<pin id="806" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="layer9_out_V_V "/>
</bind>
</comp>

<comp id="810" class="1005" name="layer11_out_V_V_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="16"/>
<pin id="812" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="layer11_out_V_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="layer12_out_V_V_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="18"/>
<pin id="818" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="layer12_out_V_V "/>
</bind>
</comp>

<comp id="822" class="1005" name="layer14_out_V_V_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="20"/>
<pin id="824" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="layer14_out_V_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="layer15_out_V_V_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="22"/>
<pin id="830" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="layer15_out_V_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="layer17_out_V_V_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="24"/>
<pin id="836" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="layer17_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="355"><net_src comp="276" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="276" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="276" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="276" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="276" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="276" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="276" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="276" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="276" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="276" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="276" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="276" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="276" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="416"><net_src comp="296" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="417"><net_src comp="120" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="122" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="419"><net_src comp="124" pin="0"/><net_sink comp="404" pin=5"/></net>

<net id="420"><net_src comp="126" pin="0"/><net_sink comp="404" pin=6"/></net>

<net id="421"><net_src comp="128" pin="0"/><net_sink comp="404" pin=7"/></net>

<net id="422"><net_src comp="130" pin="0"/><net_sink comp="404" pin=8"/></net>

<net id="423"><net_src comp="132" pin="0"/><net_sink comp="404" pin=9"/></net>

<net id="436"><net_src comp="292" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="108" pin="0"/><net_sink comp="424" pin=4"/></net>

<net id="439"><net_src comp="110" pin="0"/><net_sink comp="424" pin=5"/></net>

<net id="440"><net_src comp="112" pin="0"/><net_sink comp="424" pin=6"/></net>

<net id="441"><net_src comp="114" pin="0"/><net_sink comp="424" pin=7"/></net>

<net id="442"><net_src comp="116" pin="0"/><net_sink comp="424" pin=8"/></net>

<net id="443"><net_src comp="118" pin="0"/><net_sink comp="424" pin=9"/></net>

<net id="456"><net_src comp="284" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="444" pin=4"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="444" pin=5"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="444" pin=6"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="444" pin=7"/></net>

<net id="462"><net_src comp="28" pin="0"/><net_sink comp="444" pin=8"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="444" pin=9"/></net>

<net id="476"><net_src comp="280" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="477"><net_src comp="4" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="6" pin="0"/><net_sink comp="464" pin=4"/></net>

<net id="479"><net_src comp="8" pin="0"/><net_sink comp="464" pin=5"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="464" pin=6"/></net>

<net id="481"><net_src comp="12" pin="0"/><net_sink comp="464" pin=7"/></net>

<net id="482"><net_src comp="14" pin="0"/><net_sink comp="464" pin=8"/></net>

<net id="483"><net_src comp="16" pin="0"/><net_sink comp="464" pin=9"/></net>

<net id="558"><net_src comp="300" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="559"><net_src comp="134" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="560"><net_src comp="136" pin="0"/><net_sink comp="484" pin=4"/></net>

<net id="561"><net_src comp="138" pin="0"/><net_sink comp="484" pin=5"/></net>

<net id="562"><net_src comp="140" pin="0"/><net_sink comp="484" pin=6"/></net>

<net id="563"><net_src comp="142" pin="0"/><net_sink comp="484" pin=7"/></net>

<net id="564"><net_src comp="144" pin="0"/><net_sink comp="484" pin=8"/></net>

<net id="565"><net_src comp="146" pin="0"/><net_sink comp="484" pin=9"/></net>

<net id="566"><net_src comp="148" pin="0"/><net_sink comp="484" pin=10"/></net>

<net id="567"><net_src comp="150" pin="0"/><net_sink comp="484" pin=11"/></net>

<net id="568"><net_src comp="152" pin="0"/><net_sink comp="484" pin=12"/></net>

<net id="569"><net_src comp="154" pin="0"/><net_sink comp="484" pin=13"/></net>

<net id="570"><net_src comp="156" pin="0"/><net_sink comp="484" pin=14"/></net>

<net id="571"><net_src comp="158" pin="0"/><net_sink comp="484" pin=15"/></net>

<net id="572"><net_src comp="160" pin="0"/><net_sink comp="484" pin=16"/></net>

<net id="573"><net_src comp="162" pin="0"/><net_sink comp="484" pin=17"/></net>

<net id="574"><net_src comp="164" pin="0"/><net_sink comp="484" pin=18"/></net>

<net id="575"><net_src comp="166" pin="0"/><net_sink comp="484" pin=19"/></net>

<net id="576"><net_src comp="168" pin="0"/><net_sink comp="484" pin=20"/></net>

<net id="577"><net_src comp="170" pin="0"/><net_sink comp="484" pin=21"/></net>

<net id="578"><net_src comp="172" pin="0"/><net_sink comp="484" pin=22"/></net>

<net id="579"><net_src comp="174" pin="0"/><net_sink comp="484" pin=23"/></net>

<net id="580"><net_src comp="176" pin="0"/><net_sink comp="484" pin=24"/></net>

<net id="581"><net_src comp="178" pin="0"/><net_sink comp="484" pin=25"/></net>

<net id="582"><net_src comp="180" pin="0"/><net_sink comp="484" pin=26"/></net>

<net id="583"><net_src comp="182" pin="0"/><net_sink comp="484" pin=27"/></net>

<net id="584"><net_src comp="184" pin="0"/><net_sink comp="484" pin=28"/></net>

<net id="585"><net_src comp="186" pin="0"/><net_sink comp="484" pin=29"/></net>

<net id="586"><net_src comp="188" pin="0"/><net_sink comp="484" pin=30"/></net>

<net id="587"><net_src comp="190" pin="0"/><net_sink comp="484" pin=31"/></net>

<net id="588"><net_src comp="192" pin="0"/><net_sink comp="484" pin=32"/></net>

<net id="589"><net_src comp="194" pin="0"/><net_sink comp="484" pin=33"/></net>

<net id="590"><net_src comp="196" pin="0"/><net_sink comp="484" pin=34"/></net>

<net id="591"><net_src comp="198" pin="0"/><net_sink comp="484" pin=35"/></net>

<net id="592"><net_src comp="200" pin="0"/><net_sink comp="484" pin=36"/></net>

<net id="593"><net_src comp="202" pin="0"/><net_sink comp="484" pin=37"/></net>

<net id="594"><net_src comp="204" pin="0"/><net_sink comp="484" pin=38"/></net>

<net id="595"><net_src comp="206" pin="0"/><net_sink comp="484" pin=39"/></net>

<net id="596"><net_src comp="208" pin="0"/><net_sink comp="484" pin=40"/></net>

<net id="597"><net_src comp="210" pin="0"/><net_sink comp="484" pin=41"/></net>

<net id="598"><net_src comp="212" pin="0"/><net_sink comp="484" pin=42"/></net>

<net id="599"><net_src comp="214" pin="0"/><net_sink comp="484" pin=43"/></net>

<net id="600"><net_src comp="216" pin="0"/><net_sink comp="484" pin=44"/></net>

<net id="601"><net_src comp="218" pin="0"/><net_sink comp="484" pin=45"/></net>

<net id="602"><net_src comp="220" pin="0"/><net_sink comp="484" pin=46"/></net>

<net id="603"><net_src comp="222" pin="0"/><net_sink comp="484" pin=47"/></net>

<net id="604"><net_src comp="224" pin="0"/><net_sink comp="484" pin=48"/></net>

<net id="605"><net_src comp="226" pin="0"/><net_sink comp="484" pin=49"/></net>

<net id="606"><net_src comp="228" pin="0"/><net_sink comp="484" pin=50"/></net>

<net id="607"><net_src comp="230" pin="0"/><net_sink comp="484" pin=51"/></net>

<net id="608"><net_src comp="232" pin="0"/><net_sink comp="484" pin=52"/></net>

<net id="609"><net_src comp="234" pin="0"/><net_sink comp="484" pin=53"/></net>

<net id="610"><net_src comp="236" pin="0"/><net_sink comp="484" pin=54"/></net>

<net id="611"><net_src comp="238" pin="0"/><net_sink comp="484" pin=55"/></net>

<net id="612"><net_src comp="240" pin="0"/><net_sink comp="484" pin=56"/></net>

<net id="613"><net_src comp="242" pin="0"/><net_sink comp="484" pin=57"/></net>

<net id="614"><net_src comp="244" pin="0"/><net_sink comp="484" pin=58"/></net>

<net id="615"><net_src comp="246" pin="0"/><net_sink comp="484" pin=59"/></net>

<net id="616"><net_src comp="248" pin="0"/><net_sink comp="484" pin=60"/></net>

<net id="617"><net_src comp="250" pin="0"/><net_sink comp="484" pin=61"/></net>

<net id="618"><net_src comp="252" pin="0"/><net_sink comp="484" pin=62"/></net>

<net id="619"><net_src comp="254" pin="0"/><net_sink comp="484" pin=63"/></net>

<net id="620"><net_src comp="256" pin="0"/><net_sink comp="484" pin=64"/></net>

<net id="621"><net_src comp="258" pin="0"/><net_sink comp="484" pin=65"/></net>

<net id="622"><net_src comp="260" pin="0"/><net_sink comp="484" pin=66"/></net>

<net id="623"><net_src comp="262" pin="0"/><net_sink comp="484" pin=67"/></net>

<net id="624"><net_src comp="264" pin="0"/><net_sink comp="484" pin=68"/></net>

<net id="625"><net_src comp="266" pin="0"/><net_sink comp="484" pin=69"/></net>

<net id="626"><net_src comp="268" pin="0"/><net_sink comp="484" pin=70"/></net>

<net id="627"><net_src comp="270" pin="0"/><net_sink comp="484" pin=71"/></net>

<net id="670"><net_src comp="288" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="672"><net_src comp="34" pin="0"/><net_sink comp="628" pin=4"/></net>

<net id="673"><net_src comp="36" pin="0"/><net_sink comp="628" pin=5"/></net>

<net id="674"><net_src comp="38" pin="0"/><net_sink comp="628" pin=6"/></net>

<net id="675"><net_src comp="40" pin="0"/><net_sink comp="628" pin=7"/></net>

<net id="676"><net_src comp="42" pin="0"/><net_sink comp="628" pin=8"/></net>

<net id="677"><net_src comp="44" pin="0"/><net_sink comp="628" pin=9"/></net>

<net id="678"><net_src comp="46" pin="0"/><net_sink comp="628" pin=10"/></net>

<net id="679"><net_src comp="48" pin="0"/><net_sink comp="628" pin=11"/></net>

<net id="680"><net_src comp="50" pin="0"/><net_sink comp="628" pin=12"/></net>

<net id="681"><net_src comp="52" pin="0"/><net_sink comp="628" pin=13"/></net>

<net id="682"><net_src comp="54" pin="0"/><net_sink comp="628" pin=14"/></net>

<net id="683"><net_src comp="56" pin="0"/><net_sink comp="628" pin=15"/></net>

<net id="684"><net_src comp="58" pin="0"/><net_sink comp="628" pin=16"/></net>

<net id="685"><net_src comp="60" pin="0"/><net_sink comp="628" pin=17"/></net>

<net id="686"><net_src comp="62" pin="0"/><net_sink comp="628" pin=18"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="628" pin=19"/></net>

<net id="688"><net_src comp="66" pin="0"/><net_sink comp="628" pin=20"/></net>

<net id="689"><net_src comp="68" pin="0"/><net_sink comp="628" pin=21"/></net>

<net id="690"><net_src comp="70" pin="0"/><net_sink comp="628" pin=22"/></net>

<net id="691"><net_src comp="72" pin="0"/><net_sink comp="628" pin=23"/></net>

<net id="692"><net_src comp="74" pin="0"/><net_sink comp="628" pin=24"/></net>

<net id="693"><net_src comp="76" pin="0"/><net_sink comp="628" pin=25"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="628" pin=26"/></net>

<net id="695"><net_src comp="80" pin="0"/><net_sink comp="628" pin=27"/></net>

<net id="696"><net_src comp="82" pin="0"/><net_sink comp="628" pin=28"/></net>

<net id="697"><net_src comp="84" pin="0"/><net_sink comp="628" pin=29"/></net>

<net id="698"><net_src comp="86" pin="0"/><net_sink comp="628" pin=30"/></net>

<net id="699"><net_src comp="88" pin="0"/><net_sink comp="628" pin=31"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="628" pin=32"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="628" pin=33"/></net>

<net id="702"><net_src comp="94" pin="0"/><net_sink comp="628" pin=34"/></net>

<net id="703"><net_src comp="96" pin="0"/><net_sink comp="628" pin=35"/></net>

<net id="704"><net_src comp="98" pin="0"/><net_sink comp="628" pin=36"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="628" pin=37"/></net>

<net id="706"><net_src comp="102" pin="0"/><net_sink comp="628" pin=38"/></net>

<net id="707"><net_src comp="104" pin="0"/><net_sink comp="628" pin=39"/></net>

<net id="714"><net_src comp="302" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="272" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="290" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="278" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="0" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="735"><net_src comp="304" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="2" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="737"><net_src comp="274" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="743"><net_src comp="282" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="749"><net_src comp="286" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="755"><net_src comp="294" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="298" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="352" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="771"><net_src comp="356" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="777"><net_src comp="360" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="783"><net_src comp="364" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="789"><net_src comp="368" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="795"><net_src comp="372" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="801"><net_src comp="376" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="807"><net_src comp="380" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="813"><net_src comp="384" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="819"><net_src comp="388" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="825"><net_src comp="392" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="831"><net_src comp="396" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="837"><net_src comp="400" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="729" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer19_out_V_V | {27 28 }
	Port: linebuffer_V_5 | {3 4 }
	Port: layer_in_V_9 | {3 4 }
	Port: sX_4 | {3 4 }
	Port: sY_4 | {3 4 }
	Port: pY_4 | {3 4 }
	Port: pX_4 | {3 4 }
	Port: linebuffer_V_4 | {7 8 }
	Port: layer_in_V_8 | {7 8 }
	Port: sX_3 | {7 8 }
	Port: sY_3 | {7 8 }
	Port: pY_3 | {7 8 }
	Port: pX_3 | {7 8 }
	Port: layer_in_V_5 | {11 12 }
	Port: sX | {11 12 }
	Port: sY | {11 12 }
	Port: pY | {11 12 }
	Port: pX | {11 12 }
	Port: linebuffer_V_3 | {15 16 }
	Port: layer_in_V_7 | {15 16 }
	Port: sX_2 | {15 16 }
	Port: sY_2 | {15 16 }
	Port: pY_2 | {15 16 }
	Port: pX_2 | {15 16 }
	Port: linebuffer_V | {19 20 }
	Port: layer_in_V | {19 20 }
	Port: sX_5 | {19 20 }
	Port: sY_5 | {19 20 }
	Port: pY_5 | {19 20 }
	Port: pX_5 | {19 20 }
	Port: layer_in_V_6 | {23 24 }
	Port: sX_1 | {23 24 }
	Port: sY_1 | {23 24 }
	Port: pY_1 | {23 24 }
	Port: pX_1 | {23 24 }
 - Input state : 
	Port: myproject : conv2d_input_V_V | {1 2 }
	Port: myproject : linebuffer_V_5 | {3 4 }
	Port: myproject : layer_in_V_9 | {3 4 }
	Port: myproject : sX_4 | {3 4 }
	Port: myproject : sY_4 | {3 4 }
	Port: myproject : pY_4 | {3 4 }
	Port: myproject : pX_4 | {3 4 }
	Port: myproject : w2_V | {3 4 }
	Port: myproject : linebuffer_V_4 | {7 8 }
	Port: myproject : layer_in_V_8 | {7 8 }
	Port: myproject : sX_3 | {7 8 }
	Port: myproject : sY_3 | {7 8 }
	Port: myproject : pY_3 | {7 8 }
	Port: myproject : pX_3 | {7 8 }
	Port: myproject : w5_V | {7 8 }
	Port: myproject : layer_in_V_5 | {11 12 }
	Port: myproject : sX | {11 12 }
	Port: myproject : sY | {11 12 }
	Port: myproject : pY | {11 12 }
	Port: myproject : pX | {11 12 }
	Port: myproject : linebuffer_V_3 | {15 16 }
	Port: myproject : layer_in_V_7 | {15 16 }
	Port: myproject : sX_2 | {15 16 }
	Port: myproject : sY_2 | {15 16 }
	Port: myproject : pY_2 | {15 16 }
	Port: myproject : pX_2 | {15 16 }
	Port: myproject : w9_V | {15 16 }
	Port: myproject : linebuffer_V | {19 20 }
	Port: myproject : layer_in_V | {19 20 }
	Port: myproject : sX_5 | {19 20 }
	Port: myproject : sY_5 | {19 20 }
	Port: myproject : pY_5 | {19 20 }
	Port: myproject : pX_5 | {19 20 }
	Port: myproject : w12_V | {19 20 }
	Port: myproject : layer_in_V_6 | {23 24 }
	Port: myproject : sX_1 | {23 24 }
	Port: myproject : sY_1 | {23 24 }
	Port: myproject : pY_1 | {23 24 }
	Port: myproject : pX_1 | {23 24 }
	Port: myproject : w17_V | {25 26 }
	Port: myproject : sigmoid_table1 | {27 28 }
  - Chain level:
	State 1
		call_ln61 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_404    |    3    |    64   | 372.341 |   6343  |   4830  |    0    |
|          |     grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_424    |    2    |    64   | 372.341 |   6353  |   4850  |    0    |
|          |     grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_444    |    2    |    32   | 200.373 |   3592  |   2956  |    0    |
|          |     grp_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_464    |    1    |    32   | 200.373 |   3529  |   2986  |    0    |
|          |               grp_pooling2d_large_cl_nopad_pad_me_fu_484               |    2    |    0    | 19.7335 |   1667  |   800   |    0    |
|          | grp_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_fu_628 |    1    |    0    | 19.7335 |   1162  |   808   |    0    |
|   call   |       grp_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_fu_708      |    0    |    5    | 30.2102 |   535   |   313   |    0    |
|          |         grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s_fu_716        |    0    |    0    |  1.769  |    96   |   235   |    0    |
|          |         grp_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s_fu_722        |    0    |    0    |  1.769  |    68   |   203   |    0    |
|          |       grp_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_fu_729       |    0    |    0    |  1.769  |    86   |   130   |    0    |
|          |     grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s_fu_738     |    0    |    0    |    0    |    78   |    64   |    0    |
|          |     grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s_fu_744     |    0    |    0    |    0    |    76   |    62   |    0    |
|          |     grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s_fu_750    |    0    |    0    |    0    |    74   |    60   |    0    |
|          |     grp_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s_fu_756    |    0    |    0    |    0    |    74   |    60   |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                        |    11   |   197   | 1220.41 |  23733  |  18357  |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|layer11_out_V_V_reg_810|   16   |
|layer12_out_V_V_reg_816|   16   |
|layer14_out_V_V_reg_822|   16   |
|layer15_out_V_V_reg_828|   16   |
|layer17_out_V_V_reg_834|   16   |
|layer20_out_V_V_reg_762|   16   |
|layer21_out_V_V_reg_798|   16   |
| layer2_out_V_V_reg_768|   16   |
| layer4_out_V_V_reg_774|   16   |
| layer5_out_V_V_reg_780|   16   |
| layer7_out_V_V_reg_786|   16   |
| layer8_out_V_V_reg_792|   16   |
| layer9_out_V_V_reg_804|   16   |
+-----------------------+--------+
|         Total         |   208  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |   197  |  1220  |  23733 |  18357 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   208  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |   197  |  1220  |  23941 |  18357 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
