// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "08/22/2023 08:51:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tarea_1_clock (
	clk,
	reset,
	switchSelect,
	start,
	stop,
	milisecondsDisplay1,
	milisecondsDisplay2,
	secondsDisplay1,
	secondsDisplay2,
	minutesDisplay1,
	minutesDisplay2,
	ledSwitch);
input 	clk;
input 	reset;
input 	[1:0] switchSelect;
input 	start;
input 	stop;
output 	[6:0] milisecondsDisplay1;
output 	[6:0] milisecondsDisplay2;
output 	[6:0] secondsDisplay1;
output 	[6:0] secondsDisplay2;
output 	[6:0] minutesDisplay1;
output 	[6:0] minutesDisplay2;
output 	[1:0] ledSwitch;

// Design Ports Information
// milisecondsDisplay1[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// milisecondsDisplay2[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay1[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secondsDisplay2[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay1[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minutesDisplay2[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledSwitch[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledSwitch[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switchSelect[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switchSelect[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stop	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset~input_o ;
wire \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \desi1|rst_controller|r_sync_rst_chain~1_combout ;
wire \desi1|rst_controller|r_sync_rst_chain~0_combout ;
wire \desi1|rst_controller|WideOr0~0_combout ;
wire \desi1|rst_controller|r_sync_rst~q ;
wire \desi1|nios2_gen2_0|cpu|D_valid~q ;
wire \desi1|nios2_gen2_0|cpu|R_valid~q ;
wire \desi1|nios2_gen2_0|cpu|E_new_inst~q ;
wire \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \desi1|rst_controller|always2~0_combout ;
wire \desi1|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~38 ;
wire \desi1|nios2_gen2_0|cpu|Add0~42 ;
wire \desi1|nios2_gen2_0|cpu|Add0~2 ;
wire \desi1|nios2_gen2_0|cpu|Add0~13_sumout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_br~q ;
wire \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~8_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~11_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~10_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~11_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~9_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~10_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~9_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ;
wire \desi1|nios2_gen2_0|cpu|Equal62~3_combout ;
wire \desi1|nios2_gen2_0|cpu|D_op_rdctl~combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ;
wire \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ;
wire \desi1|nios2_gen2_0|cpu|R_src1~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~37_sumout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ;
wire \desi1|nios2_gen2_0|cpu|Add0~1_sumout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ;
wire \desi1|nios2_gen2_0|cpu|Equal62~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right~q ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~41_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~14 ;
wire \desi1|nios2_gen2_0|cpu|Add0~9_sumout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ;
wire \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~94_cout ;
wire \desi1|nios2_gen2_0|cpu|Add2~85_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ;
wire \desi1|nios2_gen2_0|cpu|LessThan0~0_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~10 ;
wire \desi1|nios2_gen2_0|cpu|Add0~6 ;
wire \desi1|nios2_gen2_0|cpu|Add0~34 ;
wire \desi1|nios2_gen2_0|cpu|Add0~29_sumout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~7_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_exception~q ;
wire \desi1|nios2_gen2_0|cpu|Equal62~11_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_break~q ;
wire \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~12_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~13_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~10_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~8_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~9_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~4_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ;
wire \desi1|nios2_gen2_0|cpu|E_alu_sub~q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~13_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~2_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~2_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~4_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~8_combout ;
wire \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~5_sumout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~30 ;
wire \desi1|nios2_gen2_0|cpu|Add0~25_sumout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Add0~26 ;
wire \desi1|nios2_gen2_0|cpu|Add0~22 ;
wire \desi1|nios2_gen2_0|cpu|Add0~17_sumout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[12]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add0~33_sumout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[8]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~86 ;
wire \desi1|nios2_gen2_0|cpu|Add2~78 ;
wire \desi1|nios2_gen2_0|cpu|Add2~70 ;
wire \desi1|nios2_gen2_0|cpu|Add2~74 ;
wire \desi1|nios2_gen2_0|cpu|Add2~2 ;
wire \desi1|nios2_gen2_0|cpu|Add2~14 ;
wire \desi1|nios2_gen2_0|cpu|Add2~10 ;
wire \desi1|nios2_gen2_0|cpu|Add2~6 ;
wire \desi1|nios2_gen2_0|cpu|Add2~46 ;
wire \desi1|nios2_gen2_0|cpu|Add2~42 ;
wire \desi1|nios2_gen2_0|cpu|Add2~38 ;
wire \desi1|nios2_gen2_0|cpu|Add2~34 ;
wire \desi1|nios2_gen2_0|cpu|Add2~30 ;
wire \desi1|nios2_gen2_0|cpu|Add2~26 ;
wire \desi1|nios2_gen2_0|cpu|Add2~22 ;
wire \desi1|nios2_gen2_0|cpu|Add2~18 ;
wire \desi1|nios2_gen2_0|cpu|Add2~50 ;
wire \desi1|nios2_gen2_0|cpu|Add2~58 ;
wire \desi1|nios2_gen2_0|cpu|Add2~54 ;
wire \desi1|nios2_gen2_0|cpu|Add2~66 ;
wire \desi1|nios2_gen2_0|cpu|Add2~62 ;
wire \desi1|nios2_gen2_0|cpu|Add2~114 ;
wire \desi1|nios2_gen2_0|cpu|Add2~110 ;
wire \desi1|nios2_gen2_0|cpu|Add2~106 ;
wire \desi1|nios2_gen2_0|cpu|Add2~130 ;
wire \desi1|nios2_gen2_0|cpu|Add2~126 ;
wire \desi1|nios2_gen2_0|cpu|Add2~122 ;
wire \desi1|nios2_gen2_0|cpu|Add2~118 ;
wire \desi1|nios2_gen2_0|cpu|Add2~134 ;
wire \desi1|nios2_gen2_0|cpu|Add2~102 ;
wire \desi1|nios2_gen2_0|cpu|Add2~98 ;
wire \desi1|nios2_gen2_0|cpu|Add2~89_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[31]~6_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~97_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~77_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[30]~7_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~101_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~133_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[25]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[28]~4_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[27]~5_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~117_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~121_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[26]~2_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~125_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[24]~1_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~129_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~105_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_data[29]~8_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~109_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~113_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22_combout ;
wire \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~25_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~61_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~65_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~53_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[10]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[7]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~17_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~21_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~90 ;
wire \desi1|nios2_gen2_0|cpu|Add2~81_sumout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~2_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~3_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~4_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~5_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~6_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal127~7_combout ;
wire \desi1|nios2_gen2_0|cpu|E_cmp_result~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_cmp_result~q ;
wire \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add0~21_sumout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[11]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[9]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~57_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|always1~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|Equal7~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal2~1_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|Equal2~0_combout ;
wire \desi1|mm_interconnect_0|router|src_channel[1]~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal1~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal1~1_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|d_write~q ;
wire \desi1|mm_interconnect_0|router|Equal7~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|pio_seconds_1|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|Equal3~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal6~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|pio_miliseconds_1|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|router|Equal3~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|pio_seconds_0|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ;
wire \desi1|nios2_gen2_0|cpu|d_read~q ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_st_stall~combout ;
wire \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|pio_miliseconds_0|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ;
wire \desi1|mm_interconnect_0|router|always1~1_combout ;
wire \desi1|mm_interconnect_0|router|always1~2_combout ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal4~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \desi1|pio_minutes_0|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \desi1|pio_minutes_1|always0~0_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|router|always1~4_combout ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \desi1|mm_interconnect_0|router|always1~5_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|always1~3_combout ;
wire \desi1|mm_interconnect_0|router|src_channel[1]~2_combout ;
wire \desi1|mm_interconnect_0|router|src_channel[1]~1_combout ;
wire \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|router|Equal3~2_combout ;
wire \desi1|mm_interconnect_0|router|always1~6_combout ;
wire \desi1|mm_interconnect_0|router|src_channel[1]~3_combout ;
wire \desi1|ram_0|wren~0_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[6]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[3]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~49_sumout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|router|Equal2~2_combout ;
wire \desi1|mm_interconnect_0|router|Equal2~3_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ;
wire \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \desi1|timer_0|period_l_wr_strobe~0_combout ;
wire \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ;
wire \desi1|nios2_gen2_0|cpu|d_read_nxt~combout ;
wire \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ;
wire \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ;
wire \desi1|pio_seconds_1|data_out[6]~feeder_combout ;
wire \desi1|pio_miliseconds_0|always0~3_combout ;
wire \desi1|pio_seconds_1|always0~1_combout ;
wire \desi1|pio_start_0|Equal0~0_combout ;
wire \desi1|pio_miliseconds_1|data_out[6]~feeder_combout ;
wire \desi1|pio_miliseconds_1|always0~1_combout ;
wire \desi1|pio_seconds_0|data_out[6]~feeder_combout ;
wire \desi1|pio_seconds_0|always0~1_combout ;
wire \desi1|pio_miliseconds_0|always0~1_combout ;
wire \desi1|pio_miliseconds_0|always0~2_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \desi1|pio_minutes_0|data_out[6]~feeder_combout ;
wire \desi1|pio_minutes_0|always0~1_combout ;
wire \desi1|pio_minutes_1|always0~1_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4_combout ;
wire \desi1|pio_miliseconds_0|data_out[5]~DUPLICATE_q ;
wire \desi1|pio_miliseconds_1|data_out[5]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \desi1|pio_seconds_1|data_out[5]~DUPLICATE_q ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[4]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \desi1|pio_seconds_1|data_out[4]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ;
wire \desi1|pio_seconds_1|data_out[3]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[2]~11_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18_combout ;
wire \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder_combout ;
wire \desi1|pio_seconds_1|data_out[2]~feeder_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder_combout ;
wire \desi1|pio_miliseconds_1|data_out[2]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \desi1|pio_minutes_0|data_out[2]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ;
wire \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21_combout ;
wire \desi1|pio_miliseconds_1|data_out[1]~feeder_combout ;
wire \desi1|pio_minutes_1|data_out[1]~feeder_combout ;
wire \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \desi1|timer_0|counter_is_running~feeder_combout ;
wire \desi1|timer_0|counter_is_running~q ;
wire \desi1|timer_0|read_mux_out[1]~0_combout ;
wire \desi1|timer_0|read_mux_out[1]~2_combout ;
wire \switchSelect[1]~input_o ;
wire \desi1|pio_selectmode_0|readdata[1]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~29_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~12_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~33_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~4_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~37_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~41_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~45_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout ;
wire \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~5_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~9_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_retaddr~q ;
wire \desi1|nios2_gen2_0|cpu|R_src1~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_src1[5]~5_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~13_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[3]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~1_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~6_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~12_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ;
wire \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|Add2~73_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~7_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_sub~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add2~69_sumout ;
wire \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_st~0_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_st~q ;
wire \desi1|nios2_gen2_0|cpu|E_stall~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Add3~3_combout ;
wire \desi1|nios2_gen2_0|cpu|Add3~2_combout ;
wire \desi1|nios2_gen2_0|cpu|Add3~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_stall~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Add3~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_stall~2_combout ;
wire \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ;
wire \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_stall~3_combout ;
wire \desi1|nios2_gen2_0|cpu|E_valid_from_R~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_valid_from_R~q ;
wire \desi1|nios2_gen2_0|cpu|W_valid~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_valid~q ;
wire \desi1|nios2_gen2_0|cpu|i_read~q ;
wire \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ;
wire \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ;
wire \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \desi1|nios2_gen2_0|cpu|i_read_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|i_read~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|F_valid~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|Equal0~7_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal0~6_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~5_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ;
wire \desi1|nios2_gen2_0|cpu|Equal133~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal132~0_combout ;
wire \desi1|nios2_gen2_0|cpu|Equal62~14_combout ;
wire \desi1|nios2_gen2_0|cpu|D_op_wrctl~combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ;
wire \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ;
wire \desi1|nios2_gen2_0|cpu|Equal134~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ;
wire \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_estatus_reg~q ;
wire \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ;
wire \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ;
wire \desi1|pio_minutes_0|data_out[0]~feeder_combout ;
wire \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder_combout ;
wire \desi1|pio_seconds_1|data_out[0]~feeder_combout ;
wire \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \switchSelect[0]~input_o ;
wire \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder_combout ;
wire \desi1|timer_0|period_l_wr_strobe~2_combout ;
wire \desi1|timer_0|force_reload~0_combout ;
wire \desi1|timer_0|force_reload~q ;
wire \desi1|timer_0|always0~0_combout ;
wire \desi1|timer_0|internal_counter[10]~DUPLICATE_q ;
wire \desi1|timer_0|Add0~21_sumout ;
wire \desi1|timer_0|internal_counter~5_combout ;
wire \desi1|timer_0|Add0~22 ;
wire \desi1|timer_0|Add0~17_sumout ;
wire \desi1|timer_0|internal_counter~4_combout ;
wire \desi1|timer_0|Add0~18 ;
wire \desi1|timer_0|Add0~13_sumout ;
wire \desi1|timer_0|internal_counter~3_combout ;
wire \desi1|timer_0|internal_counter[2]~DUPLICATE_q ;
wire \desi1|timer_0|Add0~14 ;
wire \desi1|timer_0|Add0~9_sumout ;
wire \desi1|timer_0|internal_counter~2_combout ;
wire \desi1|timer_0|Add0~10 ;
wire \desi1|timer_0|Add0~5_sumout ;
wire \desi1|timer_0|internal_counter~1_combout ;
wire \desi1|timer_0|internal_counter[4]~DUPLICATE_q ;
wire \desi1|timer_0|Add0~6 ;
wire \desi1|timer_0|Add0~61_sumout ;
wire \desi1|timer_0|internal_counter~15_combout ;
wire \desi1|timer_0|Add0~62 ;
wire \desi1|timer_0|Add0~57_sumout ;
wire \desi1|timer_0|internal_counter~14_combout ;
wire \desi1|timer_0|Add0~58 ;
wire \desi1|timer_0|Add0~53_sumout ;
wire \desi1|timer_0|internal_counter~13_combout ;
wire \desi1|timer_0|Add0~54 ;
wire \desi1|timer_0|Add0~49_sumout ;
wire \desi1|timer_0|internal_counter~12_combout ;
wire \desi1|timer_0|internal_counter[8]~DUPLICATE_q ;
wire \desi1|timer_0|Add0~50 ;
wire \desi1|timer_0|Add0~45_sumout ;
wire \desi1|timer_0|internal_counter~11_combout ;
wire \desi1|timer_0|Add0~46 ;
wire \desi1|timer_0|Add0~1_sumout ;
wire \desi1|timer_0|internal_counter~0_combout ;
wire \desi1|timer_0|Equal0~2_combout ;
wire \desi1|timer_0|Equal0~0_combout ;
wire \desi1|timer_0|Add0~2 ;
wire \desi1|timer_0|Add0~41_sumout ;
wire \desi1|timer_0|internal_counter~10_combout ;
wire \desi1|timer_0|internal_counter[11]~DUPLICATE_q ;
wire \desi1|timer_0|Add0~42 ;
wire \desi1|timer_0|Add0~37_sumout ;
wire \desi1|timer_0|internal_counter~9_combout ;
wire \desi1|timer_0|Add0~38 ;
wire \desi1|timer_0|Add0~33_sumout ;
wire \desi1|timer_0|internal_counter~8_combout ;
wire \desi1|timer_0|Add0~34 ;
wire \desi1|timer_0|Add0~29_sumout ;
wire \desi1|timer_0|internal_counter~7_combout ;
wire \desi1|timer_0|Add0~30 ;
wire \desi1|timer_0|Add0~25_sumout ;
wire \desi1|timer_0|internal_counter~6_combout ;
wire \desi1|timer_0|internal_counter[15]~DUPLICATE_q ;
wire \desi1|timer_0|Equal0~1_combout ;
wire \desi1|timer_0|Equal0~3_combout ;
wire \desi1|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \desi1|timer_0|timeout_occurred~DUPLICATE_q ;
wire \desi1|timer_0|timeout_occurred~0_combout ;
wire \desi1|timer_0|period_l_wr_strobe~1_combout ;
wire \desi1|timer_0|timeout_occurred~1_combout ;
wire \desi1|timer_0|timeout_occurred~q ;
wire \desi1|timer_0|control_register~0_combout ;
wire \desi1|timer_0|control_register~q ;
wire \desi1|timer_0|read_mux_out[0]~1_combout ;
wire \start~input_o ;
wire \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \stop~input_o ;
wire \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ;
wire \desi1|nios2_gen2_0|cpu|intr_req~combout ;
wire \desi1|nios2_gen2_0|cpu|F_iw~6_combout ;
wire \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ;
wire \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~combout ;
wire \desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q ;
wire \desi1|nios2_gen2_0|cpu|W_rf_wren~combout ;
wire \desi1|pio_miliseconds_0|data_out[0]~DUPLICATE_q ;
wire \desi1|pio_miliseconds_1|data_out[6]~DUPLICATE_q ;
wire [1:0] \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \desi1|nios2_gen2_0|cpu|av_ld_byte0_data ;
wire [1:0] \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \desi1|pio_seconds_1|data_out ;
wire [31:0] \desi1|nios2_gen2_0|cpu|W_alu_result ;
wire [31:0] \desi1|nios2_gen2_0|cpu|E_src2 ;
wire [31:0] \desi1|ram_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter ;
wire [31:0] \desi1|nios2_gen2_0|cpu|D_iw ;
wire [1:0] \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \desi1|nios2_gen2_0|cpu|E_shift_rot_result ;
wire [31:0] \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre ;
wire [31:0] \desi1|nios2_gen2_0|cpu|E_src1 ;
wire [1:0] \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter ;
wire [4:0] \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt ;
wire [31:0] \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre ;
wire [31:0] \desi1|rom_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre ;
wire [31:0] \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre ;
wire [1:0] \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre ;
wire [4:0] \desi1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre ;
wire [0:0] \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \desi1|pio_start_0|readdata ;
wire [10:0] \desi1|nios2_gen2_0|cpu|F_pc ;
wire [31:0] \desi1|pio_stop_0|readdata ;
wire [0:0] \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg ;
wire [1:0] \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|nios2_gen2_0|cpu|R_logic_op ;
wire [31:0] \desi1|pio_selectmode_0|readdata ;
wire [0:0] \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \desi1|nios2_gen2_0|cpu|av_ld_byte3_data ;
wire [31:0] \desi1|nios2_gen2_0|cpu|d_writedata ;
wire [1:0] \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter ;
wire [6:0] \desi1|pio_miliseconds_0|data_out ;
wire [6:0] \desi1|pio_miliseconds_1|data_out ;
wire [0:0] \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg ;
wire [6:0] \desi1|pio_seconds_0|data_out ;
wire [6:0] \desi1|pio_minutes_0|data_out ;
wire [6:0] \desi1|pio_minutes_1|data_out ;
wire [1:0] \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter ;
wire [1:0] \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter ;
wire [1:0] \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter ;
wire [1:0] \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter ;
wire [1:0] \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \desi1|rst_controller|r_sync_rst_chain ;
wire [1:0] \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [0:0] \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter ;
wire [1:0] \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter ;
wire [0:0] \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg ;
wire [0:0] \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \desi1|nios2_gen2_0|cpu|W_control_rd_data ;
wire [4:0] \desi1|nios2_gen2_0|cpu|R_dst_regnum ;
wire [1:0] \desi1|nios2_gen2_0|cpu|av_ld_align_cycle ;
wire [31:0] \desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre ;
wire [31:0] \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre ;
wire [31:0] \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre ;
wire [15:0] \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [96:0] \desi1|mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \desi1|nios2_gen2_0|cpu|av_ld_byte1_data ;
wire [1:0] \desi1|nios2_gen2_0|cpu|R_compare_op ;
wire [31:0] \desi1|nios2_gen2_0|cpu|W_ienable_reg ;
wire [31:0] \desi1|nios2_gen2_0|cpu|W_ipending_reg ;
wire [0:0] \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \desi1|nios2_gen2_0|cpu|av_ld_byte2_data ;
wire [3:0] \desi1|nios2_gen2_0|cpu|d_byteenable ;
wire [15:0] \desi1|timer_0|readdata ;
wire [1:0] \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used ;
wire [15:0] \desi1|timer_0|internal_counter ;
wire [1:0] \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;

assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [0] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [1] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [22] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [23] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [24] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [25] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [26] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [4];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [11] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [12] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [13] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [14] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [15] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [0] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [1] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [2] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [3] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [16] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [4] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [5] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [8] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [9] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [10] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [17] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [18] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [19] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [20] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [21] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [4];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [6] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [7] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [27] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [28] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [29] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [2] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [3] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [4] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [5] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [6] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [7] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [8] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [15] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [30] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \desi1|rom_0|the_altsyncram|auto_generated|q_a [31] = \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [13] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [14] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [11] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [12] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [9] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [10] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [16] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [18] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [17] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [20] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [19] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [23] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [21] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [22] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [24] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [26] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [25] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [28] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [27] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [31] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [29] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \desi1|ram_0|the_altsyncram|auto_generated|q_a [30] = \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \milisecondsDisplay1[0]~output (
	.i(\desi1|pio_miliseconds_0|data_out[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[0]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[0]~output .bus_hold = "false";
defparam \milisecondsDisplay1[0]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \milisecondsDisplay1[1]~output (
	.i(\desi1|pio_miliseconds_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[1]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[1]~output .bus_hold = "false";
defparam \milisecondsDisplay1[1]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \milisecondsDisplay1[2]~output (
	.i(\desi1|pio_miliseconds_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[2]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[2]~output .bus_hold = "false";
defparam \milisecondsDisplay1[2]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \milisecondsDisplay1[3]~output (
	.i(\desi1|pio_miliseconds_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[3]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[3]~output .bus_hold = "false";
defparam \milisecondsDisplay1[3]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \milisecondsDisplay1[4]~output (
	.i(\desi1|pio_miliseconds_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[4]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[4]~output .bus_hold = "false";
defparam \milisecondsDisplay1[4]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \milisecondsDisplay1[5]~output (
	.i(\desi1|pio_miliseconds_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[5]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[5]~output .bus_hold = "false";
defparam \milisecondsDisplay1[5]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \milisecondsDisplay1[6]~output (
	.i(\desi1|pio_miliseconds_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay1[6]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay1[6]~output .bus_hold = "false";
defparam \milisecondsDisplay1[6]~output .open_drain_output = "false";
defparam \milisecondsDisplay1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \milisecondsDisplay2[0]~output (
	.i(\desi1|pio_miliseconds_1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[0]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[0]~output .bus_hold = "false";
defparam \milisecondsDisplay2[0]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \milisecondsDisplay2[1]~output (
	.i(\desi1|pio_miliseconds_1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[1]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[1]~output .bus_hold = "false";
defparam \milisecondsDisplay2[1]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \milisecondsDisplay2[2]~output (
	.i(\desi1|pio_miliseconds_1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[2]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[2]~output .bus_hold = "false";
defparam \milisecondsDisplay2[2]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \milisecondsDisplay2[3]~output (
	.i(\desi1|pio_miliseconds_1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[3]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[3]~output .bus_hold = "false";
defparam \milisecondsDisplay2[3]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \milisecondsDisplay2[4]~output (
	.i(\desi1|pio_miliseconds_1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[4]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[4]~output .bus_hold = "false";
defparam \milisecondsDisplay2[4]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \milisecondsDisplay2[5]~output (
	.i(\desi1|pio_miliseconds_1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[5]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[5]~output .bus_hold = "false";
defparam \milisecondsDisplay2[5]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \milisecondsDisplay2[6]~output (
	.i(\desi1|pio_miliseconds_1|data_out[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(milisecondsDisplay2[6]),
	.obar());
// synopsys translate_off
defparam \milisecondsDisplay2[6]~output .bus_hold = "false";
defparam \milisecondsDisplay2[6]~output .open_drain_output = "false";
defparam \milisecondsDisplay2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \secondsDisplay1[0]~output (
	.i(\desi1|pio_seconds_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[0]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[0]~output .bus_hold = "false";
defparam \secondsDisplay1[0]~output .open_drain_output = "false";
defparam \secondsDisplay1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \secondsDisplay1[1]~output (
	.i(\desi1|pio_seconds_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[1]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[1]~output .bus_hold = "false";
defparam \secondsDisplay1[1]~output .open_drain_output = "false";
defparam \secondsDisplay1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \secondsDisplay1[2]~output (
	.i(\desi1|pio_seconds_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[2]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[2]~output .bus_hold = "false";
defparam \secondsDisplay1[2]~output .open_drain_output = "false";
defparam \secondsDisplay1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \secondsDisplay1[3]~output (
	.i(\desi1|pio_seconds_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[3]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[3]~output .bus_hold = "false";
defparam \secondsDisplay1[3]~output .open_drain_output = "false";
defparam \secondsDisplay1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \secondsDisplay1[4]~output (
	.i(\desi1|pio_seconds_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[4]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[4]~output .bus_hold = "false";
defparam \secondsDisplay1[4]~output .open_drain_output = "false";
defparam \secondsDisplay1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \secondsDisplay1[5]~output (
	.i(\desi1|pio_seconds_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[5]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[5]~output .bus_hold = "false";
defparam \secondsDisplay1[5]~output .open_drain_output = "false";
defparam \secondsDisplay1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \secondsDisplay1[6]~output (
	.i(\desi1|pio_seconds_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay1[6]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay1[6]~output .bus_hold = "false";
defparam \secondsDisplay1[6]~output .open_drain_output = "false";
defparam \secondsDisplay1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \secondsDisplay2[0]~output (
	.i(\desi1|pio_seconds_1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[0]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[0]~output .bus_hold = "false";
defparam \secondsDisplay2[0]~output .open_drain_output = "false";
defparam \secondsDisplay2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \secondsDisplay2[1]~output (
	.i(\desi1|pio_seconds_1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[1]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[1]~output .bus_hold = "false";
defparam \secondsDisplay2[1]~output .open_drain_output = "false";
defparam \secondsDisplay2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \secondsDisplay2[2]~output (
	.i(\desi1|pio_seconds_1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[2]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[2]~output .bus_hold = "false";
defparam \secondsDisplay2[2]~output .open_drain_output = "false";
defparam \secondsDisplay2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \secondsDisplay2[3]~output (
	.i(\desi1|pio_seconds_1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[3]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[3]~output .bus_hold = "false";
defparam \secondsDisplay2[3]~output .open_drain_output = "false";
defparam \secondsDisplay2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \secondsDisplay2[4]~output (
	.i(\desi1|pio_seconds_1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[4]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[4]~output .bus_hold = "false";
defparam \secondsDisplay2[4]~output .open_drain_output = "false";
defparam \secondsDisplay2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \secondsDisplay2[5]~output (
	.i(\desi1|pio_seconds_1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[5]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[5]~output .bus_hold = "false";
defparam \secondsDisplay2[5]~output .open_drain_output = "false";
defparam \secondsDisplay2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \secondsDisplay2[6]~output (
	.i(\desi1|pio_seconds_1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secondsDisplay2[6]),
	.obar());
// synopsys translate_off
defparam \secondsDisplay2[6]~output .bus_hold = "false";
defparam \secondsDisplay2[6]~output .open_drain_output = "false";
defparam \secondsDisplay2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \minutesDisplay1[0]~output (
	.i(\desi1|pio_minutes_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[0]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[0]~output .bus_hold = "false";
defparam \minutesDisplay1[0]~output .open_drain_output = "false";
defparam \minutesDisplay1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \minutesDisplay1[1]~output (
	.i(\desi1|pio_minutes_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[1]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[1]~output .bus_hold = "false";
defparam \minutesDisplay1[1]~output .open_drain_output = "false";
defparam \minutesDisplay1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \minutesDisplay1[2]~output (
	.i(\desi1|pio_minutes_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[2]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[2]~output .bus_hold = "false";
defparam \minutesDisplay1[2]~output .open_drain_output = "false";
defparam \minutesDisplay1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \minutesDisplay1[3]~output (
	.i(\desi1|pio_minutes_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[3]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[3]~output .bus_hold = "false";
defparam \minutesDisplay1[3]~output .open_drain_output = "false";
defparam \minutesDisplay1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \minutesDisplay1[4]~output (
	.i(\desi1|pio_minutes_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[4]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[4]~output .bus_hold = "false";
defparam \minutesDisplay1[4]~output .open_drain_output = "false";
defparam \minutesDisplay1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \minutesDisplay1[5]~output (
	.i(\desi1|pio_minutes_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[5]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[5]~output .bus_hold = "false";
defparam \minutesDisplay1[5]~output .open_drain_output = "false";
defparam \minutesDisplay1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \minutesDisplay1[6]~output (
	.i(\desi1|pio_minutes_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay1[6]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay1[6]~output .bus_hold = "false";
defparam \minutesDisplay1[6]~output .open_drain_output = "false";
defparam \minutesDisplay1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \minutesDisplay2[0]~output (
	.i(\desi1|pio_minutes_1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[0]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[0]~output .bus_hold = "false";
defparam \minutesDisplay2[0]~output .open_drain_output = "false";
defparam \minutesDisplay2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \minutesDisplay2[1]~output (
	.i(\desi1|pio_minutes_1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[1]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[1]~output .bus_hold = "false";
defparam \minutesDisplay2[1]~output .open_drain_output = "false";
defparam \minutesDisplay2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \minutesDisplay2[2]~output (
	.i(\desi1|pio_minutes_1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[2]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[2]~output .bus_hold = "false";
defparam \minutesDisplay2[2]~output .open_drain_output = "false";
defparam \minutesDisplay2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \minutesDisplay2[3]~output (
	.i(\desi1|pio_minutes_1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[3]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[3]~output .bus_hold = "false";
defparam \minutesDisplay2[3]~output .open_drain_output = "false";
defparam \minutesDisplay2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \minutesDisplay2[4]~output (
	.i(\desi1|pio_minutes_1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[4]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[4]~output .bus_hold = "false";
defparam \minutesDisplay2[4]~output .open_drain_output = "false";
defparam \minutesDisplay2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \minutesDisplay2[5]~output (
	.i(\desi1|pio_minutes_1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[5]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[5]~output .bus_hold = "false";
defparam \minutesDisplay2[5]~output .open_drain_output = "false";
defparam \minutesDisplay2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \minutesDisplay2[6]~output (
	.i(\desi1|pio_minutes_1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minutesDisplay2[6]),
	.obar());
// synopsys translate_off
defparam \minutesDisplay2[6]~output .bus_hold = "false";
defparam \minutesDisplay2[6]~output .open_drain_output = "false";
defparam \minutesDisplay2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ledSwitch[0]~output (
	.i(\switchSelect[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ledSwitch[0]),
	.obar());
// synopsys translate_off
defparam \ledSwitch[0]~output .bus_hold = "false";
defparam \ledSwitch[0]~output .open_drain_output = "false";
defparam \ledSwitch[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \ledSwitch[1]~output (
	.i(\switchSelect[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ledSwitch[1]),
	.obar());
// synopsys translate_off
defparam \ledSwitch[1]~output .bus_hold = "false";
defparam \ledSwitch[1]~output .open_drain_output = "false";
defparam \ledSwitch[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N26
dffeas \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N35
dffeas \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N32
dffeas \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N50
dffeas \desi1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N52
dffeas \desi1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N21
cyclonev_lcell_comb \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \desi1|rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N22
dffeas \desi1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N28
dffeas \desi1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\desi1|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N25
dffeas \desi1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \desi1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N40
dffeas \desi1|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \desi1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \desi1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \desi1|rst_controller|r_sync_rst_chain~1_combout  = ( \desi1|rst_controller|r_sync_rst_chain [3] & ( \desi1|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \desi1|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N56
dffeas \desi1|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \desi1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \desi1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \desi1|rst_controller|r_sync_rst_chain~0_combout  = (\desi1|rst_controller|r_sync_rst_chain [2] & \desi1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(!\desi1|rst_controller|r_sync_rst_chain [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \desi1|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h0055005500550055;
defparam \desi1|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N46
dffeas \desi1|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \desi1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N33
cyclonev_lcell_comb \desi1|rst_controller|WideOr0~0 (
// Equation(s):
// \desi1|rst_controller|WideOr0~0_combout  = ( \desi1|rst_controller|r_sync_rst_chain [1] & ( \desi1|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) # ( !\desi1|rst_controller|r_sync_rst_chain [1] & ( (\desi1|rst_controller|r_sync_rst~q ) # 
// (\desi1|rst_controller|altera_reset_synchronizer_int_chain [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datad(!\desi1|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|r_sync_rst_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \desi1|rst_controller|WideOr0~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \desi1|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N35
dffeas \desi1|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \desi1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N52
dffeas \desi1|nios2_gen2_0|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_valid .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N44
dffeas \desi1|nios2_gen2_0|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|D_valid~q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_valid .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N59
dffeas \desi1|nios2_gen2_0|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N50
dffeas \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(!\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N52
dffeas \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N58
dffeas \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \desi1|rst_controller|always2~0 (
// Equation(s):
// \desi1|rst_controller|always2~0_combout  = ( \desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) # ( !\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( 
// !\desi1|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|rst_controller|always2~0 .extended_lut = "off";
defparam \desi1|rst_controller|always2~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \desi1|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N44
dffeas \desi1|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \desi1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~37 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~37_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \desi1|nios2_gen2_0|cpu|Add0~38  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~37_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~37 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~41 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~41_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~38  ))
// \desi1|nios2_gen2_0|cpu|Add0~42  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~41_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~41 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~1_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~42  ))
// \desi1|nios2_gen2_0|cpu|Add0~2  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~1_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~13_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~2  ))
// \desi1|nios2_gen2_0|cpu|Add0~14  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|F_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~13_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N40
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0024800006018CA318C6318C030C65818C6320460C07802043DCB0811F1840B30360E5400C781807200063C0E839018118F8341103404A3E68A11D06318F830971900C631806318C75A8C75E0C7C18C631D6A31D4031F07CC00";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "631B46338F4B1F071920004B87000C6348C631AC6258F838E900046C300F8018C6668C671B9E3E0C44000C019063E807000C633246318D63B3C7C1A8800180308D034F0E3070A31F0611E00148242D09035C067C0D7019C833E063061836017119D8360D0C0C46B60D9088CEC1B068622233B06C4446360D8343091684700952D18C2903856106208B4291AC671AD83642233B06C1A18888CE31802180D6338D633806760D8888C6C1B0686122D08E636CC612A5A780C0300C7157318B902EA8EA368C2318C63E0DC3280031A025A9C6508C6E1807419C25C0D81EE6B16A4A1EE6B16A4614953C4D39D4F38A700E9E143DCD62D49461EE6B16A4340000000C23";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~8_combout  = (\desi1|rom_0|the_altsyncram|auto_generated|q_a [5]) # (\desi1|nios2_gen2_0|cpu|intr_req~combout )

	.dataa(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~8 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N22
dffeas \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E10241629343D29DAD2B4AD298A239145294A21F440168121CE738005D50243801A210C421080D10862108406884310852128AA580A21CFA018A5D108AD2A9A2968E4294A5134AD6B472A947A6954D2B5AD1CAA51C9A55341B11";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "5A5795A328D6D53463188433B5622B4AF294AD1B46B6A9A318C4219DAB6AC4D2B46F2B4651ADAA68C6211C4D3B5A35B562695A3794A568DA35B54D18C42389A669DA358A4200BAD1345252C5292C0B02C5210A42148429085210A42581A050872901A0688021CA40681439480D0344010E52034021CA40681A200877214439CE7290A52180601CA43B907290A42901A050E520340D100439485211C83148521485210A40680439480D0344010EE41C87290E5294A4A288A3E88E45800B10A6210842108456B4AA68DA3D88A510E7F69473E94651344268A5A288739CE739CE739CE739F4739CB4702972980633345A14A5294A529745294A5294B40000002884";
// synopsys translate_on

// Location: FF_X78_Y16_N13
dffeas \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N35
dffeas \desi1|nios2_gen2_0|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~11_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [1] & (\desi1|nios2_gen2_0|cpu|D_iw [4] & 
// \desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~11 .lut_mask = 64'h0000000000000001;
defparam \desi1|nios2_gen2_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [2] & ((!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (\desi1|nios2_gen2_0|cpu|D_iw [1] & !\desi1|nios2_gen2_0|cpu|D_iw [3])) # (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1])))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// ( (\desi1|nios2_gen2_0|cpu|D_iw [3] & ((!\desi1|nios2_gen2_0|cpu|D_iw [2] & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [1])) # (\desi1|nios2_gen2_0|cpu|D_iw [2] & (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3 .lut_mask = 64'h0000001928200000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [4] & \desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [4] & \desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// \desi1|nios2_gen2_0|cpu|D_iw [4])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [3] & (!\desi1|nios2_gen2_0|cpu|D_iw [1] $ 
// (!\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0014040400010004;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N56
dffeas \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~10_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~10 .lut_mask = 64'h0000000008000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// ((\desi1|nios2_gen2_0|cpu|D_iw [3]) # (\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw 
// [1] & ((!\desi1|nios2_gen2_0|cpu|D_iw [4]) # (!\desi1|nios2_gen2_0|cpu|D_iw [3])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h2220088800000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal0~11_combout  & (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  & 
// (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & !\desi1|nios2_gen2_0|cpu|Equal0~10_combout ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000800000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (((!\desi1|nios2_gen2_0|cpu|D_iw [14] & 
// \desi1|nios2_gen2_0|cpu|D_iw [16])))) # (\desi1|nios2_gen2_0|cpu|D_iw [13] & (((\desi1|nios2_gen2_0|cpu|D_iw [14] & \desi1|nios2_gen2_0|cpu|D_iw [16])) # (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( 
// \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (((!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [14])) # (\desi1|nios2_gen2_0|cpu|D_iw [16]))) # (\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [16]) # (\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( 
// (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [13])) # (\desi1|nios2_gen2_0|cpu|D_iw [14] & (\desi1|nios2_gen2_0|cpu|D_iw [16])))) # 
// (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [13] & ((!\desi1|nios2_gen2_0|cpu|D_iw [16]))) # (\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( 
// !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  $ (\desi1|nios2_gen2_0|cpu|D_iw [16])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h840052C62F510C57;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [1] & ((!\desi1|nios2_gen2_0|cpu|D_iw [4]) # (!\desi1|nios2_gen2_0|cpu|D_iw [2]))) ) 
// ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( ((!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & !\desi1|nios2_gen2_0|cpu|D_iw [2]))) # (\desi1|nios2_gen2_0|cpu|D_iw [1]) 
// ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & ((!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # ((!\desi1|nios2_gen2_0|cpu|D_iw [4]) # (\desi1|nios2_gen2_0|cpu|D_iw 
// [2])))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & ((!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # ((!\desi1|nios2_gen2_0|cpu|D_iw [2]) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hAA8AA8AAD5555550;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00065F000803800310000100028801F0000000000003E0002108000027C0000006000010000030000000000180000400003E0FFC0000000000001000300BF0003E0000421006010010814B0F805F18040042052C00017C60F80";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "0207CA200C1F1FCA0000000005F00040F946230040F8FE50000000006F8BE020040F9440183E3F9400000002804707C5F0100207CA31180207C7F28000000060140707C0000004280E007FF0803E0F83E00000000000000000000007C04010100000401000EC00001004800002008000200000800400001004000100000000000002100000004200800100000000004012000008020000800000000000000000000000001000800002008000200000008000000000F80000080007C00F8000000008010000BC0F980587C0300000F93E0008402804001000F8000000000000000000000000001F003FF0000000080F800000000000A0000000001F0000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~11_combout  = ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) # ( !\desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~11 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N40
dffeas \desi1|nios2_gen2_0|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00000038C671806000000000441004400000DFC0207F60DFC853001F06C1BF8004318A521480218C5290A4010C62949F2936010000DC3E0000E6188400084087F60100032880000002290A41004200000008A4290401080000C";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "000000528004198A0000660100018000000032940020C4500003100800000720040000A500083314001988328000000003900200000194A00106228003110603940000062183E00180036C02008020440310C6218C431886310C6218000014A410C00000A02904300005208600000501482180002904300000280A40081B8465F008021024018C631806280A0210C000148218000014052405014003008621886218843000052086000005014801C47210C508CBE2D804010840100001880318C42D6B7B00000200001004006E1F000041880018C108021FDFB6F7358B52507314831041FE95EF00082E80000080F795EE6B16A4A00731483107FB0000000021";
// synopsys translate_on

// Location: FF_X77_Y18_N4
dffeas \desi1|nios2_gen2_0|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout  = (!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\desi1|nios2_gen2_0|cpu|D_iw [19])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_iw [24])))

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [19]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N23
dffeas \desi1|nios2_gen2_0|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~9_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|D_iw [1] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [5] & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [2] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout  = ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  
// & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~8_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N11
dffeas \desi1|nios2_gen2_0|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~10_combout  = ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [20] ) ) # ( !\desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [20] ) ) # 
// ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~10 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|F_iw~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|F_iw~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N37
dffeas \desi1|nios2_gen2_0|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y18_N19
dffeas \desi1|nios2_gen2_0|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [25] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [20]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  = ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  
// & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N8
dffeas \desi1|nios2_gen2_0|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y18_N26
dffeas \desi1|nios2_gen2_0|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~9_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [21] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [21] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~9 .lut_mask = 64'h55555555FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N29
dffeas \desi1|nios2_gen2_0|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [26] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [26]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  
// & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N59
dffeas \desi1|nios2_gen2_0|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y18_N1
dffeas \desi1|nios2_gen2_0|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y17_N49
dffeas \desi1|nios2_gen2_0|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N14
dffeas \desi1|nios2_gen2_0|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [0] & (\desi1|nios2_gen2_0|cpu|D_iw [1] & ((!\desi1|nios2_gen2_0|cpu|D_iw [3]) # (!\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [0] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & \desi1|nios2_gen2_0|cpu|D_iw [1])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h0050005000540054;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N46
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~3_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw [14] & 
// !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~3 .lut_mask = 64'h0000000010000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_op_rdctl (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_op_rdctl~combout  = ( \desi1|nios2_gen2_0|cpu|Equal62~3_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal62~3_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_op_rdctl .lut_mask = 64'h000000000000FFFF;
defparam \desi1|nios2_gen2_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N4
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw 
// [14] & ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h00880008008800AA;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N1
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y18_N35
dffeas \desi1|nios2_gen2_0|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw 
// [13])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000000000808;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( 
// \desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [2] & !\desi1|nios2_gen2_0|cpu|D_iw [1])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [4] 
// & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [3] & (\desi1|nios2_gen2_0|cpu|D_iw [2] & !\desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h02000A00FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N49
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0073208351CA73008707C071281A212E739C631010B182631084042C0306C60878C061480023C6010A40001E3018520C0059C1007C631800E108420374004063188A71084047C0316845108121820700C5A1144202860803007";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "90E32A84359466E94C0020A52000F01C655A8C600CA3174A200105290040010701C655086B28CDD30008281052008000008380E32AD463006518BA200105030E828080102181800600C030084050921408089010A0004000818503000681D028604681A043021801A0604300340D021810C18D03021831A06810C0842F8C6318C409080A12C6A10D4312840501600681810C00D0340860420681818A0302C0B00C001831A0604306340D021810C4B00C4050C631826703C4402890041421086050140581E0008181104012DE318C8018840174804000818C6518C6318C6318C6318C632AC6319440E94600704540CA318C6318C6302C6318C6318C0000001080";
// synopsys translate_on

// Location: FF_X77_Y15_N56
dffeas \desi1|nios2_gen2_0|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [16]) # (\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hC000C000F300F300;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\desi1|nios2_gen2_0|cpu|D_iw [12] & (\desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & !\desi1|nios2_gen2_0|cpu|D_iw [13])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000005000500;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N46
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [4]) # 
// (!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h000000000A080A08;
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N25
dffeas \desi1|nios2_gen2_0|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [11] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [12] & 
// \desi1|nios2_gen2_0|cpu|Equal0~0_combout )))) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [11] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [12] & 
// \desi1|nios2_gen2_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000000800008;
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( 
// \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( ((\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ) # 
// (\desi1|nios2_gen2_0|cpu|R_valid~q )) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h5F5F7F7FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N56
dffeas \desi1|nios2_gen2_0|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  = ( !\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo~0 .lut_mask = 64'hFF00FF0000000000;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// ((\desi1|nios2_gen2_0|cpu|D_iw [3]) # (\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0000000004440000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N55
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y19_N8
dffeas \desi1|nios2_gen2_0|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & !\desi1|nios2_gen2_0|cpu|D_iw [2])) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'hA000000000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N38
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1~1_combout  = ( \desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N52
dffeas \desi1|nios2_gen2_0|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N14
dffeas \desi1|nios2_gen2_0|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N7
dffeas \desi1|nios2_gen2_0|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060004000000000C0000C0300C000000018C6318C0000C6018C631800300C0318000000000000000000000000000000003000630000318C6200000000000080018C6000C000000300003180030000000C0000C6000C0000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "60180000000000000000000000000C0300000000000000000000000000000000C000000000000000000000000000000000006000000000000000000000000000000000000000600000300C031800010800000000000000000000000000000003000000000000C00000001800000000000600000000C0000000000030006318C63000630084000C60180030000000000000600000000000180000000000000000000000000000180000000000060000001800318C6018C03000000000000000000001806018000000001800018C630000000800000020006318C6318C6318C6318C6318C0318C6300063180000000318C6318C6318C0318C6318C630000000000";
// synopsys translate_on

// Location: FF_X77_Y15_N28
dffeas \desi1|nios2_gen2_0|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y18_N34
dffeas \desi1|nios2_gen2_0|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [31]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|D_iw [12] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [12])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h000A000A00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\desi1|nios2_gen2_0|cpu|D_iw [14] & (\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  & !\desi1|nios2_gen2_0|cpu|D_iw [13])) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000003000300;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N49
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y19_N49
dffeas \desi1|nios2_gen2_0|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N46
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N55
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~1 .lut_mask = 64'h0000002000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \desi1|nios2_gen2_0|cpu|Equal62~1_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N17
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [2] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18 .lut_mask = 64'h03030303CFCFCFCF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2 .lut_mask = 64'h000FF0FF000FF0FF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~9_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~14  ))
// \desi1|nios2_gen2_0|cpu|Add0~10  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~9_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( !\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h00FF00FF00000000;
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N23
dffeas \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( !\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFFFF000000000000;
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N22
dffeas \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h0000CCCCCCCC0000;
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N50
dffeas \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( 
// (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0003000300330033;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  $ (\desi1|nios2_gen2_0|cpu|D_iw 
// [4]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0505050550055005;
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [4])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0000000000220022;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & \desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h0FCC0FCC00CC00CC;
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N8
dffeas \desi1|nios2_gen2_0|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( (\desi1|nios2_gen2_0|cpu|D_iw [0] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (\desi1|nios2_gen2_0|cpu|D_iw [2] & \desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( (\desi1|nios2_gen2_0|cpu|D_iw [0] & (\desi1|nios2_gen2_0|cpu|D_iw [2] & \desi1|nios2_gen2_0|cpu|D_iw [1])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0005000500040004;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N55
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [14] ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [3] ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [14] & 
// (!\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw [13] & ((\desi1|nios2_gen2_0|cpu|D_iw [16]) # (\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h2A00200000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// ((!\desi1|nios2_gen2_0|cpu|D_iw [4]) # (\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (!\desi1|nios2_gen2_0|cpu|D_iw 
// [1] & !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h00C0808020302020;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// ((!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # (!\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw 
// [4] & \desi1|nios2_gen2_0|cpu|D_iw [1])) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] $ 
// (((\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [4]))))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & !\desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h2000A80200A000A8;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( 
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  & ( \desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N58
dffeas \desi1|nios2_gen2_0|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [15] ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  & ( 
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N47
dffeas \desi1|nios2_gen2_0|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [6] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [6] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q )) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [6] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0000C0000C00CC00;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N22
dffeas \desi1|nios2_gen2_0|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 [0]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2 [0] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [0])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 [0]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27 .lut_mask = 64'h8833883333663366;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~94 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~94_cout  = CARRY(( \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~94_cout ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~94 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~94 .lut_mask = 64'h0000000000003333;
defparam \desi1|nios2_gen2_0|cpu|Add2~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~85 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~85_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [0] ) + ( \desi1|nios2_gen2_0|cpu|Add2~94_cout  ))
// \desi1|nios2_gen2_0|cpu|Add2~86  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [0] ) + ( \desi1|nios2_gen2_0|cpu|Add2~94_cout  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~85 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~85 .lut_mask = 64'h0000F0F0000033CC;
defparam \desi1|nios2_gen2_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~85_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [0] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \desi1|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~85_sumout  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [0] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~85_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20 .lut_mask = 64'h00550F0FFF550F0F;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result~1_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N52
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|LessThan0~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|LessThan0~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( \desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [0] & !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [0] & 
// !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [0]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|LessThan0~0 .lut_mask = 64'h5050FFFF00005050;
defparam \desi1|nios2_gen2_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N17
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~5_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~10  ))
// \desi1|nios2_gen2_0|cpu|Add0~6  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~5_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~33 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~33_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~6  ))
// \desi1|nios2_gen2_0|cpu|Add0~34  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~33_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~33 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~29_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~34  ))
// \desi1|nios2_gen2_0|cpu|Add0~30  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~29_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~7_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~7 .lut_mask = 64'h0000000000010000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( (\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [13] & !\desi1|nios2_gen2_0|cpu|D_iw [15])) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [13] & !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( (\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [13] & !\desi1|nios2_gen2_0|cpu|D_iw [15])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1 .lut_mask = 64'h0300010003000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (((!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_exception~1_combout )) # (\desi1|nios2_gen2_0|cpu|Equal62~7_combout ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2 .lut_mask = 64'hF0F0F0F0F7FFF7FF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N47
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~11_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~11 .lut_mask = 64'h0000000010000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal62~11_combout  ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt .lut_mask = 64'h0000000033333333;
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N22
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  = ( !\desi1|nios2_gen2_0|cpu|R_ctrl_break~q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~12_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~12 .lut_mask = 64'h0000800000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~13_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [13] & ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [12] & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~13 .lut_mask = 64'h0000000020000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~10_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~10 .lut_mask = 64'h0000000000000400;
defparam \desi1|nios2_gen2_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~8_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|D_iw [13] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [12] & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~8 .lut_mask = 64'h0000000020000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~9_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [15] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~9 .lut_mask = 64'h0000000000400000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal62~9_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal62~10_combout  & !\desi1|nios2_gen2_0|cpu|Equal62~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hF000F00000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( ((\desi1|nios2_gen2_0|cpu|Equal62~13_combout ) # 
// (\desi1|nios2_gen2_0|cpu|Equal62~12_combout )) # (\desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( 
// \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h55555555FFFF77FF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N20
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~4_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~4 .lut_mask = 64'h0000000020000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N7
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N55
dffeas \desi1|nios2_gen2_0|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N10
dffeas \desi1|nios2_gen2_0|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N26
dffeas \desi1|nios2_gen2_0|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~13_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [2] & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~13 .lut_mask = 64'h0000002000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~2_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [2] & (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// !\desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~2 .lut_mask = 64'h0000000080000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~2_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [13] & ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// !\desi1|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~2 .lut_mask = 64'h2000000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~4_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|D_iw [11] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [12] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~4 .lut_mask = 64'h0000800000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~3_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [2] & (\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~3 .lut_mask = 64'h0000020000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal0~3_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal0~2_combout  & ((!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\desi1|nios2_gen2_0|cpu|Equal62~2_combout  & 
// !\desi1|nios2_gen2_0|cpu|Equal62~4_combout )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~2_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~4_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hA8A0A8A000000000;
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~8_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [2] & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & 
// !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~8_combout  & ( \desi1|nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~8_combout  & ( (\desi1|nios2_gen2_0|cpu|R_valid~q  & 
// ((!\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ) # (\desi1|nios2_gen2_0|cpu|Equal0~13_combout ))) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal0~13_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h0F030F030F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y18_N49
dffeas \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( (\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw [2] & !\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~1 .lut_mask = 64'h0000400000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \desi1|nios2_gen2_0|cpu|D_iw [2])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h0008000000880000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~7_combout  & ( \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~7_combout  & ( 
// \desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|Equal0~7_combout  & ( !\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~7_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  & ( (\desi1|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ) # (\desi1|nios2_gen2_0|cpu|Equal0~1_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N7
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout  = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [21]

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \desi1|nios2_gen2_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N55
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[16]~13_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N1
dffeas \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 [3]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [3])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 
// [3]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18 .lut_mask = 64'h8383838336363636;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~73_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [3] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \desi1|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~73_sumout  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [3] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~73_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19 .lut_mask = 64'h03035555F3F35555;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|E_alu_result[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_alu_result[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N7
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_alu_result[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [6] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (!\desi1|nios2_gen2_0|cpu|E_src2 [6]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [6] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & \desi1|nios2_gen2_0|cpu|E_src2 [6]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_src1 [6] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( 
// \desi1|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_src1 [6] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (\desi1|nios2_gen2_0|cpu|E_src2 [6]) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [6]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_src1 [6]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2 .lut_mask = 64'hC3C3333303033C3C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~9_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) 
// ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~9_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~9_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~9_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  
// & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3 .lut_mask = 64'h030347478B8BCFCF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N8
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|E_alu_result[6]~3_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [0] & ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( !\desi1|nios2_gen2_0|cpu|D_iw [3] ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [0] & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( 
// (\desi1|nios2_gen2_0|cpu|D_iw [1] & !\desi1|nios2_gen2_0|cpu|D_iw [3]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h000050500000F0F0;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[23]~0 .lut_mask = 64'hF3F3F3F333333333;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N14
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [9] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [9]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src2 [9] & \desi1|nios2_gen2_0|cpu|E_src1 [9]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & 
// ( (\desi1|nios2_gen2_0|cpu|E_src1 [9]) # (\desi1|nios2_gen2_0|cpu|E_src2 [9]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src2 [9] & !\desi1|nios2_gen2_0|cpu|E_src1 [9]) ) ) 
// )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [9]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10 .lut_mask = 64'hC0C03F3F03033C3C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \desi1|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \desi1|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~41_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N2
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|E_alu_result[9]~11_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~25_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~30  ))
// \desi1|nios2_gen2_0|cpu|Add0~26  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~25_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000FF00FF00;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFFFFFF33333333;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\desi1|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\desi1|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|R_dst_regnum [4],\desi1|nios2_gen2_0|cpu|R_dst_regnum [3],\desi1|nios2_gen2_0|cpu|R_dst_regnum [2],\desi1|nios2_gen2_0|cpu|R_dst_regnum [1],\desi1|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\desi1|nios2_gen2_0|cpu|D_iw [31],\desi1|nios2_gen2_0|cpu|D_iw [30],\desi1|nios2_gen2_0|cpu|D_iw [29],\desi1|nios2_gen2_0|cpu|D_iw [28],\desi1|nios2_gen2_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src1[22]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout  = ( \desi1|nios2_gen2_0|cpu|R_src1~1_combout  ) # ( !\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & ( \desi1|nios2_gen2_0|cpu|R_src1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[22]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src1[22]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src1[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N38
dffeas \desi1|nios2_gen2_0|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (\desi1|nios2_gen2_0|cpu|E_src2 [31] & \desi1|nios2_gen2_0|cpu|E_src1 [31])) # 
// (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|E_src2 [31] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [31]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((\desi1|nios2_gen2_0|cpu|E_src1 
// [31]) # (\desi1|nios2_gen2_0|cpu|E_src2 [31]))) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [31]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [31]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28 .lut_mask = 64'hC333033CC333033C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N35
dffeas \desi1|nios2_gen2_0|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) 
// # ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [19])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [19])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [19]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N31
dffeas \desi1|nios2_gen2_0|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N32
dffeas \desi1|nios2_gen2_0|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\desi1|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\desi1|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,
\desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|R_dst_regnum [4],\desi1|nios2_gen2_0|cpu|R_dst_regnum [3],\desi1|nios2_gen2_0|cpu|R_dst_regnum [2],\desi1|nios2_gen2_0|cpu|R_dst_regnum [1],\desi1|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\desi1|nios2_gen2_0|cpu|D_iw [26],\desi1|nios2_gen2_0|cpu|D_iw [25],\desi1|nios2_gen2_0|cpu|D_iw [24],\desi1|nios2_gen2_0|cpu|D_iw [23],\desi1|nios2_gen2_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \desi1|nios2_gen2_0|cpu|D_iw [18] ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [18]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N34
dffeas \desi1|nios2_gen2_0|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N26
dffeas \desi1|nios2_gen2_0|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [17])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [17])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N43
dffeas \desi1|nios2_gen2_0|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N23
dffeas \desi1|nios2_gen2_0|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # (\desi1|nios2_gen2_0|cpu|D_iw [21])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\desi1|nios2_gen2_0|cpu|D_iw [21]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( ((\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & \desi1|nios2_gen2_0|cpu|D_iw [21])) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21] & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N14
dffeas \desi1|nios2_gen2_0|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N17
dffeas \desi1|nios2_gen2_0|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N55
dffeas \desi1|nios2_gen2_0|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \desi1|nios2_gen2_0|cpu|D_iw [13] ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6 .lut_mask = 64'h05AF05AF33333333;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N22
dffeas \desi1|nios2_gen2_0|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N59
dffeas \desi1|nios2_gen2_0|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & 
// ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N37
dffeas \desi1|nios2_gen2_0|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & 
// ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8 .lut_mask = 64'h05330533AF33AF33;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N10
dffeas \desi1|nios2_gen2_0|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N58
dffeas \desi1|nios2_gen2_0|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \desi1|nios2_gen2_0|cpu|D_iw [10] ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N47
dffeas \desi1|nios2_gen2_0|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N56
dffeas \desi1|nios2_gen2_0|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y19_N25
dffeas \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & 
// ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N49
dffeas \desi1|nios2_gen2_0|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [8])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [8])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N58
dffeas \desi1|nios2_gen2_0|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N46
dffeas \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N4
dffeas \desi1|nios2_gen2_0|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [6])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [6])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N1
dffeas \desi1|nios2_gen2_0|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N31
dffeas \desi1|nios2_gen2_0|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N7
dffeas \desi1|nios2_gen2_0|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [19]

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \desi1|nios2_gen2_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[9]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N52
dffeas \desi1|nios2_gen2_0|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~21_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~26  ))
// \desi1|nios2_gen2_0|cpu|Add0~22  = CARRY(( \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~21_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add0~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add0~17_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|F_pc [10] ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|F_pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add0~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[12]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[12]~6_combout  = ( \desi1|nios2_gen2_0|cpu|Add0~17_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [16])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add0~17_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [16]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Add0~17_sumout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( ((\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & \desi1|nios2_gen2_0|cpu|D_iw [16])) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Add0~17_sumout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & (\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// !\desi1|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Add0~17_sumout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[12]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[12]~6 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|R_src1[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N43
dffeas \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[8]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[8]~10_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \desi1|nios2_gen2_0|cpu|Add0~33_sumout  & ( ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [12])) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \desi1|nios2_gen2_0|cpu|Add0~33_sumout  & ( 
// ((\desi1|nios2_gen2_0|cpu|D_iw [12] & \desi1|nios2_gen2_0|cpu|R_src1~1_combout )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( 
// !\desi1|nios2_gen2_0|cpu|Add0~33_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( !\desi1|nios2_gen2_0|cpu|Add0~33_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|D_iw [12] & 
// \desi1|nios2_gen2_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[8]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[8]~10 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \desi1|nios2_gen2_0|cpu|R_src1[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N46
dffeas \desi1|nios2_gen2_0|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N1
dffeas \desi1|nios2_gen2_0|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( \desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// !\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & \desi1|nios2_gen2_0|cpu|D_iw [8])) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( !\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q 
//  & \desi1|nios2_gen2_0|cpu|D_iw [8])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datae(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2 .lut_mask = 64'h0088008800008888;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N49
dffeas \desi1|nios2_gen2_0|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~77 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~77_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [1] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [1]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~86  ))
// \desi1|nios2_gen2_0|cpu|Add2~78  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [1] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [1]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~77 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~77 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~69 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~69_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [2] ) + ( \desi1|nios2_gen2_0|cpu|Add2~78  ))
// \desi1|nios2_gen2_0|cpu|Add2~70  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [2] ) + ( \desi1|nios2_gen2_0|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~69_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~69 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~69 .lut_mask = 64'h0000F0F0000033CC;
defparam \desi1|nios2_gen2_0|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~73 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~73_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [3]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~70  ))
// \desi1|nios2_gen2_0|cpu|Add2~74  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [3]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [3]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~73_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~73 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~73 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~1_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [4] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~74  ))
// \desi1|nios2_gen2_0|cpu|Add2~2  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [4] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~1_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~1 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~13_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [5] ) + ( \desi1|nios2_gen2_0|cpu|Add2~2  ))
// \desi1|nios2_gen2_0|cpu|Add2~14  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [5] ) + ( \desi1|nios2_gen2_0|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [5]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~13_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~13 .lut_mask = 64'h0000F0F0000033CC;
defparam \desi1|nios2_gen2_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~9_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [6] ) + ( !\desi1|nios2_gen2_0|cpu|E_src2 [6] $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \desi1|nios2_gen2_0|cpu|Add2~14  ))
// \desi1|nios2_gen2_0|cpu|Add2~10  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [6] ) + ( !\desi1|nios2_gen2_0|cpu|E_src2 [6] $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \desi1|nios2_gen2_0|cpu|Add2~14  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src2 [6]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~9_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~9 .lut_mask = 64'h00009999000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~5_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~10  ))
// \desi1|nios2_gen2_0|cpu|Add2~6  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~5_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~5 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~45 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~45_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [8] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [8]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~6  ))
// \desi1|nios2_gen2_0|cpu|Add2~46  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [8] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [8]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [8]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~45_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~45 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~45 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~41 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~41_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [9] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~46  ))
// \desi1|nios2_gen2_0|cpu|Add2~42  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [9] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~46  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [9]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~41_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~41 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~41 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~37 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~37_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [10] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~42  ))
// \desi1|nios2_gen2_0|cpu|Add2~38  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [10] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~42  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~37_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~37 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~37 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~33 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~33_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [11] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [11]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~38  ))
// \desi1|nios2_gen2_0|cpu|Add2~34  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [11] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [11]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [11]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~33_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~33 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~33 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~29_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~34  ))
// \desi1|nios2_gen2_0|cpu|Add2~30  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [12]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~29_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~29 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~25_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [13] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~30  ))
// \desi1|nios2_gen2_0|cpu|Add2~26  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [13] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~25_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~25 .lut_mask = 64'h0000CC3300000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~21_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [14]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [14] ) + ( \desi1|nios2_gen2_0|cpu|Add2~26  ))
// \desi1|nios2_gen2_0|cpu|Add2~22  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [14]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [14] ) + ( \desi1|nios2_gen2_0|cpu|Add2~26  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [14]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~21_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~21 .lut_mask = 64'h0000AAAA00003C3C;
defparam \desi1|nios2_gen2_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~17_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [15] ) + ( \desi1|nios2_gen2_0|cpu|Add2~22  ))
// \desi1|nios2_gen2_0|cpu|Add2~18  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [15] ) + ( \desi1|nios2_gen2_0|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~17_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~17 .lut_mask = 64'h0000F0F0000033CC;
defparam \desi1|nios2_gen2_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~49 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~49_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [16] ) + ( \desi1|nios2_gen2_0|cpu|Add2~18  ))
// \desi1|nios2_gen2_0|cpu|Add2~50  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [16] ) + ( \desi1|nios2_gen2_0|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~49_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~49 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~49 .lut_mask = 64'h0000F0F0000033CC;
defparam \desi1|nios2_gen2_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~57 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~57_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE_q  ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [17]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~50  ))
// \desi1|nios2_gen2_0|cpu|Add2~58  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE_q  ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [17]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~50  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~57_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~57 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~57 .lut_mask = 64'h0000CC3300000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~53 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~53_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [18] ) + ( \desi1|nios2_gen2_0|cpu|Add2~58  ))
// \desi1|nios2_gen2_0|cpu|Add2~54  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [18] ) + ( \desi1|nios2_gen2_0|cpu|Add2~58  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [18]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~53_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~53 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~53 .lut_mask = 64'h0000AAAA00000FF0;
defparam \desi1|nios2_gen2_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~65 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~65_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [19] ) + ( \desi1|nios2_gen2_0|cpu|Add2~54  ))
// \desi1|nios2_gen2_0|cpu|Add2~66  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [19] ) + ( \desi1|nios2_gen2_0|cpu|Add2~54  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [19]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~65_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~65 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~65 .lut_mask = 64'h0000F0F0000055AA;
defparam \desi1|nios2_gen2_0|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~61 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~61_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [20] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~66  ))
// \desi1|nios2_gen2_0|cpu|Add2~62  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [20] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~66  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [20]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~61_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~61 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~61 .lut_mask = 64'h0000A5A5000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~113 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~113_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [21] ) + ( \desi1|nios2_gen2_0|cpu|Add2~62  ))
// \desi1|nios2_gen2_0|cpu|Add2~114  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [21] ) + ( \desi1|nios2_gen2_0|cpu|Add2~62  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~113_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~113 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~113 .lut_mask = 64'h0000F0F0000055AA;
defparam \desi1|nios2_gen2_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~109 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~109_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [22] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~114  ))
// \desi1|nios2_gen2_0|cpu|Add2~110  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [22] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~114  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~109_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~109 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~109 .lut_mask = 64'h0000AA5500000F0F;
defparam \desi1|nios2_gen2_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~105 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~105_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [23] ) + ( \desi1|nios2_gen2_0|cpu|Add2~110  ))
// \desi1|nios2_gen2_0|cpu|Add2~106  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [23] ) + ( \desi1|nios2_gen2_0|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src1 [23]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~105_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~105 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~105 .lut_mask = 64'h0000CCCC00000FF0;
defparam \desi1|nios2_gen2_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~129 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~129_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [24] ) + ( \desi1|nios2_gen2_0|cpu|Add2~106  ))
// \desi1|nios2_gen2_0|cpu|Add2~130  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [24] ) + ( \desi1|nios2_gen2_0|cpu|Add2~106  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [24]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~129_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~129 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~129 .lut_mask = 64'h0000F0F0000055AA;
defparam \desi1|nios2_gen2_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~125 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~125_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [25] ) + ( !\desi1|nios2_gen2_0|cpu|E_src2 [25] $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \desi1|nios2_gen2_0|cpu|Add2~130  ))
// \desi1|nios2_gen2_0|cpu|Add2~126  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [25] ) + ( !\desi1|nios2_gen2_0|cpu|E_src2 [25] $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \desi1|nios2_gen2_0|cpu|Add2~130  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [25]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~125_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~125 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~125 .lut_mask = 64'h0000C3C3000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~121 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~121_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_src1 [26] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~126  ))
// \desi1|nios2_gen2_0|cpu|Add2~122  = CARRY(( \desi1|nios2_gen2_0|cpu|E_src1 [26] ) + ( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~126  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~121_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~121 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~121 .lut_mask = 64'h0000A5A5000000FF;
defparam \desi1|nios2_gen2_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~117 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~117_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [27] ) + ( \desi1|nios2_gen2_0|cpu|Add2~122  ))
// \desi1|nios2_gen2_0|cpu|Add2~118  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [27] ) + ( \desi1|nios2_gen2_0|cpu|Add2~122  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src1 [27]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~117_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~117 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~117 .lut_mask = 64'h0000CCCC00005A5A;
defparam \desi1|nios2_gen2_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~133 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~133_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [28] ) + ( \desi1|nios2_gen2_0|cpu|Add2~118  ))
// \desi1|nios2_gen2_0|cpu|Add2~134  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [28] ) + ( \desi1|nios2_gen2_0|cpu|Add2~118  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~133_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~133 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~133 .lut_mask = 64'h0000FF0000005A5A;
defparam \desi1|nios2_gen2_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~101 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~101_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [29] ) + ( \desi1|nios2_gen2_0|cpu|Add2~134  ))
// \desi1|nios2_gen2_0|cpu|Add2~102  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [29] ) + ( \desi1|nios2_gen2_0|cpu|Add2~134  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~101_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~101 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~101 .lut_mask = 64'h0000FF0000006666;
defparam \desi1|nios2_gen2_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~97 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~97_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [30] ) + ( \desi1|nios2_gen2_0|cpu|Add2~102  ))
// \desi1|nios2_gen2_0|cpu|Add2~98  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\desi1|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \desi1|nios2_gen2_0|cpu|E_src1 [30] ) + ( \desi1|nios2_gen2_0|cpu|Add2~102  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~97_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~97 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~97 .lut_mask = 64'h0000FF0000005A5A;
defparam \desi1|nios2_gen2_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~89 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~89_sumout  = SUM(( !\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (\desi1|nios2_gen2_0|cpu|E_src2 [31])) ) + ( !\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\desi1|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~98  ))
// \desi1|nios2_gen2_0|cpu|Add2~90  = CARRY(( !\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\desi1|nios2_gen2_0|cpu|E_alu_sub~q  $ (\desi1|nios2_gen2_0|cpu|E_src2 [31])) ) + ( !\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\desi1|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \desi1|nios2_gen2_0|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [31]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~89_sumout ),
	.cout(\desi1|nios2_gen2_0|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~89 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~89 .lut_mask = 64'h0000CC3300003CC3;
defparam \desi1|nios2_gen2_0|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \desi1|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout )) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \desi1|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout )) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~89_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31] & 
// \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29 .lut_mask = 64'h03035353F3F35353;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N44
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[31]~29_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[31]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[31]~6_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # 
// ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[31]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[31]~6 .lut_mask = 64'h01450145ABEFABEF;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N44
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[31]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [31],\desi1|nios2_gen2_0|cpu|d_writedata [27]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~13_combout  = (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \desi1|ram_0|the_altsyncram|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h0303030303030303;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( (!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (((\desi1|nios2_gen2_0|cpu|W_alu_result [0] & !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0])) # 
// (\desi1|nios2_gen2_0|cpu|W_alu_result [1]))) # (\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (\desi1|nios2_gen2_0|cpu|W_alu_result [0] & (!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0] & \desi1|nios2_gen2_0|cpu|W_alu_result [1]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h0000000020BA20BA;
defparam \desi1|nios2_gen2_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N4
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result [31]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [31]),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27 .lut_mask = 64'h083B083B00330033;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[31]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [20] & ( ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))) # 
// (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [20] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N5
dffeas \desi1|nios2_gen2_0|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (\desi1|nios2_gen2_0|cpu|E_src2 [30] & \desi1|nios2_gen2_0|cpu|E_src1 [30])) # 
// (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|E_src2 [30] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [30]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((\desi1|nios2_gen2_0|cpu|E_src1 
// [30]) # (\desi1|nios2_gen2_0|cpu|E_src2 [30]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [30]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29 .lut_mask = 64'hA555A555055A055A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~97_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [30] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \desi1|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~97_sumout  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [30] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~97_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) 
// )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30 .lut_mask = 64'h03035555F3F35555;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N40
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [30] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [30] & ( (\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6] & \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .lut_mask = 64'h000F000F880F880F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N47
dffeas \desi1|nios2_gen2_0|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( ((\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # (\desi1|nios2_gen2_0|cpu|Add2~85_sumout ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h3C3C3C3C7F7F7F7F;
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N53
dffeas \desi1|nios2_gen2_0|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[30]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[30]~7_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[30]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[30]~7 .lut_mask = 64'h550C550C553F553F;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N8
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [30],\desi1|nios2_gen2_0|cpu|d_writedata [29]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [29] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N25
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  = (!\desi1|nios2_gen2_0|cpu|E_src1 [29] & ((!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [29])) # 
// (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [29]))))) # (\desi1|nios2_gen2_0|cpu|E_src1 [29] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 
// [29])))))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [29]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30 .lut_mask = 64'h8556855685568556;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result 
// [29]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~101_sumout  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~101_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] & \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31 .lut_mask = 64'h00335533AA33FF33;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N28
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [29] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [29] & ( (\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5] & \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .lut_mask = 64'h000F000F880F880F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N29
dffeas \desi1|nios2_gen2_0|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [28] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 [28]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2 [28] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [28])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 [28]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31 .lut_mask = 64'h8585858556565656;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~133_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// !\desi1|nios2_gen2_0|cpu|Add2~133_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~133_sumout  & ( 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[28]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32 .lut_mask = 64'h05053333F5F53333;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N31
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[28]~32_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[25]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[25]~3_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # 
// ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[25]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[25]~3 .lut_mask = 64'h04150415AEBFAEBF;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[25]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[28]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[28]~4_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( 
// (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[28]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[28]~4 .lut_mask = 64'h35303530353F353F;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N56
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [28],\desi1|nios2_gen2_0|cpu|d_writedata [25]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [28] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N7
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [28] & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [28]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30 .lut_mask = 64'h44440F0F00000F0F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[27]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[27]~5_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( 
// (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[27]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[27]~5 .lut_mask = 64'h2722272227772777;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N26
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [27] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N11
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N4
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout  = (!\desi1|nios2_gen2_0|cpu|E_src2 [27] & ((!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [27])) # 
// (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 [27]))))) # (\desi1|nios2_gen2_0|cpu|E_src2 [27] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 
// [27])))))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23 .lut_mask = 64'h8556855685568556;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout 
// )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N16
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[27]~25_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3]) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|W_alu_result [27] & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [27]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23 .lut_mask = 64'h1B111B1111111111;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) 
// # ((\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [16])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\desi1|nios2_gen2_0|cpu|D_iw [21]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|D_iw [16])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10 .lut_mask = 64'h043704378CBF8CBF;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N41
dffeas \desi1|nios2_gen2_0|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [26] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [26]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [26] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [26])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [26]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24 .lut_mask = 64'h8585858556565656;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N1
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~121_sumout  & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~121_sumout  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( 
// !\desi1|nios2_gen2_0|cpu|Add2~121_sumout  & ( ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26 .lut_mask = 64'h000C333FC0CCF3FF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[26]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[26]~2_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # 
// ((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & \desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[26]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[26]~2 .lut_mask = 64'h0030003FFF30FF3F;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N35
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[26]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [26],\desi1|nios2_gen2_0|cpu|d_writedata [24]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [26] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [26] & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [26]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24 .lut_mask = 64'h444400000F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N5
dffeas \desi1|nios2_gen2_0|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N22
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [25] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 [25]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2 [25] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [25])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 [25]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25 .lut_mask = 64'h8855885555665566;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~125_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [25] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ( \desi1|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~125_sumout  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [25] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~125_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ) ) ) 
// )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27 .lut_mask = 64'h03035555CFCF5555;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N56
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [25] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N16
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result [25]))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result [25] & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [25]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .lut_mask = 64'h0800080008FF08FF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[24]~1_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[24]~1 .lut_mask = 64'h505C505C535F535F;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N14
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [24] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N2
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [24] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [24]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [24] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [24])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [24]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26 .lut_mask = 64'h8585858556565656;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout 
// )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N22
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0] & \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|W_alu_result [24] & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [24]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .lut_mask = 64'h1D111D1111111111;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N11
dffeas \desi1|nios2_gen2_0|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [23] $ (!\desi1|nios2_gen2_0|cpu|E_src2 [23]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src1 [23] & \desi1|nios2_gen2_0|cpu|E_src2 [23]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] 
// & ( (\desi1|nios2_gen2_0|cpu|E_src2 [23]) # (\desi1|nios2_gen2_0|cpu|E_src1 [23]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src1 [23] & !\desi1|nios2_gen2_0|cpu|E_src2 
// [23]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [23]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [23]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19 .lut_mask = 64'hA0A05F5F05055A5A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~105_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result 
// [23]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~105_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23])) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~105_sumout  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23])) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~105_sumout  & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23] & \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22 .lut_mask = 64'h05053535C5C5F5F5;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N49
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[23]~22_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N5
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N41
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ) # ((\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h33CC33CCBBFFBBFF;
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N50
dffeas \desi1|nios2_gen2_0|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N26
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [23],\desi1|nios2_gen2_0|cpu|d_writedata [19]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5 .lut_mask = 64'h110011551B0A1B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N22
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7]) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result [23]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [23]),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20 .lut_mask = 64'h083B083B00330033;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_data[29]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_data[29]~8_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_data[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_data[29]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_data[29]~8 .lut_mask = 64'h505C505C535F535F;
defparam \desi1|nios2_gen2_0|cpu|E_st_data[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N41
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_data[29]~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [30] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N11
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N41
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [22],\desi1|nios2_gen2_0|cpu|d_writedata [21]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .lut_mask = 64'h1010151510BA15BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N16
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [22] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [22]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2 [22] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & \desi1|nios2_gen2_0|cpu|E_src1 [22]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_src2 [22] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & 
// ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_src2 [22] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (\desi1|nios2_gen2_0|cpu|E_src1 [22]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_src2 [22]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20 .lut_mask = 64'hA5A5555505055A5A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout 
// )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N20
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[22]~23_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6]) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\desi1|nios2_gen2_0|cpu|W_alu_result [22])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [22]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .lut_mask = 64'h038B038B03030303;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N53
dffeas \desi1|nios2_gen2_0|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N13
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( \desi1|nios2_gen2_0|cpu|E_src1 [21] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [21] $ (!\desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( \desi1|nios2_gen2_0|cpu|E_src1 [21] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [21] & ( (\desi1|nios2_gen2_0|cpu|E_src2 [21] & 
// \desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [21] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [21] $ (\desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21 .lut_mask = 64'hF00F000F00FF0FF0;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~113_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  & ( \desi1|nios2_gen2_0|cpu|Add2~113_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Add2~113_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ))) ) ) 
// ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  & ( !\desi1|nios2_gen2_0|cpu|Add2~113_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24 .lut_mask = 64'h050527278D8DAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N28
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[21]~24_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [21] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [21] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [21] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [21] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [21]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .lut_mask = 64'h11001B0A11551B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N16
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result [21]))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & 
// \desi1|nios2_gen2_0|cpu|W_alu_result [21]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22 .lut_mask = 64'h0080008033B333B3;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N52
dffeas \desi1|nios2_gen2_0|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N46
dffeas \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout  = (!\desi1|nios2_gen2_0|cpu|E_src1 [13] & ((!\desi1|nios2_gen2_0|cpu|E_src2 [13] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # 
// (\desi1|nios2_gen2_0|cpu|E_src2 [13] & ((\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))))) # (\desi1|nios2_gen2_0|cpu|E_src1 [13] & (!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\desi1|nios2_gen2_0|cpu|E_src2 [13])))))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6 .lut_mask = 64'h815E815E815E815E;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N50
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [16] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [16] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N41
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5 .lut_mask = 64'h11111111BBBBBBBB;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N44
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N25
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N46
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~6_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( \desi1|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( \desi1|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) 
// # (\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( !\desi1|nios2_gen2_0|cpu|Add2~25_sumout  & ( ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( !\desi1|nios2_gen2_0|cpu|Add2~25_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N34
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[13]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N56
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [20],\desi1|nios2_gen2_0|cpu|d_writedata [17]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [20] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [20] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [20] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [20] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [20]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3 .lut_mask = 64'h11001B0A11551B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N58
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [20] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [20]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [20] & ( (!\desi1|nios2_gen2_0|cpu|E_src2 [20] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|R_logic_op [1])) # (\desi1|nios2_gen2_0|cpu|E_src2 [20] & ((\desi1|nios2_gen2_0|cpu|R_logic_op [1]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [20]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15 .lut_mask = 64'h8833883311EE11EE;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( \desi1|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( \desi1|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q 
// ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( !\desi1|nios2_gen2_0|cpu|Add2~61_sumout  & ( ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( !\desi1|nios2_gen2_0|cpu|Add2~61_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N59
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[20]~16_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [20] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [20] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 .lut_mask = 64'h0033003380B380B3;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N50
dffeas \desi1|nios2_gen2_0|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N7
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [19] $ (!\desi1|nios2_gen2_0|cpu|E_src2 [19]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src1 [19] & \desi1|nios2_gen2_0|cpu|E_src2 [19]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] 
// & ( (\desi1|nios2_gen2_0|cpu|E_src2 [19]) # (\desi1|nios2_gen2_0|cpu|E_src1 [19]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src1 [19] & !\desi1|nios2_gen2_0|cpu|E_src2 
// [19]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [19]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16 .lut_mask = 64'h8888777711116666;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~65_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout )))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [19])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~65_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [19])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N17
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [19] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [19] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [19]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4 .lut_mask = 64'h101010BA151515BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N14
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3]) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 .lut_mask = 64'h083B083B00330033;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N53
dffeas \desi1|nios2_gen2_0|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N52
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [18] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [18]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [18] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [18])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [18]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13 .lut_mask = 64'h8383838336363636;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|Add2~53_sumout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\desi1|nios2_gen2_0|cpu|Add2~53_sumout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14 .lut_mask = 64'h058D058D27AF27AF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N49
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N28
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( ((\desi1|nios2_gen2_0|cpu|W_alu_result [18] & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [18] & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .lut_mask = 64'h40404F4F00000F0F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[10]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[10]~8_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\desi1|nios2_gen2_0|cpu|Add0~25_sumout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|Add0~25_sumout )) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [14] & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((\desi1|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\desi1|nios2_gen2_0|cpu|Add0~25_sumout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \desi1|nios2_gen2_0|cpu|Add0~25_sumout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Add0~25_sumout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[10]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[10]~8 .lut_mask = 64'h050505AFAF05AFAF;
defparam \desi1|nios2_gen2_0|cpu|R_src1[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N34
dffeas \desi1|nios2_gen2_0|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [10] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [10]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [10] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [10])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [10]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9 .lut_mask = 64'h8383838336363636;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout )))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N32
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [17] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [17] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [17] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [17] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [17]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .lut_mask = 64'h101010BA151515BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N56
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N13
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [17] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [17] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17 .lut_mask = 64'h000F000F808F808F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[7]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[7]~3_combout  = ( \desi1|nios2_gen2_0|cpu|R_src1~1_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((\desi1|nios2_gen2_0|cpu|Add0~5_sumout ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) # (\desi1|nios2_gen2_0|cpu|Add0~5_sumout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_src1~1_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\desi1|nios2_gen2_0|cpu|Add0~5_sumout ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \desi1|nios2_gen2_0|cpu|Add0~5_sumout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|Add0~5_sumout ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[7]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[7]~3 .lut_mask = 64'h00550A5FAAFF0A5F;
defparam \desi1|nios2_gen2_0|cpu|R_src1[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N13
dffeas \desi1|nios2_gen2_0|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N19
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|E_src1 [7] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [7]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|E_src1 [7] & ( (\desi1|nios2_gen2_0|cpu|R_logic_op [0] & \desi1|nios2_gen2_0|cpu|E_src2 [7]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [7] & ( 
// \desi1|nios2_gen2_0|cpu|E_src2 [7] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [7] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [7]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1 .lut_mask = 64'hF00000FF000FFFF0;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N53
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N35
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [18],\desi1|nios2_gen2_0|cpu|d_writedata [16]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [16] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [16] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [16]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h101010BA151515BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N26
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q  & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result 
// [16]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result [16] 
// & !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .lut_mask = 64'h0800080008FF08FF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N58
dffeas \desi1|nios2_gen2_0|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [15] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src2 [15]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [15] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src2 [15])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src2 [15]))) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4 .lut_mask = 64'hC033C033333C333C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N40
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) 
// # (\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|Add2~17_sumout  & ( 
// ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( 
// !\desi1|nios2_gen2_0|cpu|Add2~17_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N53
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( \desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((\desi1|nios2_gen2_0|cpu|W_alu_result [0] & 
// !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( \desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( !\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  ) ) ) # ( \desi1|nios2_gen2_0|cpu|W_alu_result [1] & 
// ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [1] & ( !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((\desi1|nios2_gen2_0|cpu|W_alu_result [0] & 
// !\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [0]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .lut_mask = 64'hFF50FFFFFF00FF50;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  ) ) 
// # ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hF0F0FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N43
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q  & ( ((\desi1|nios2_gen2_0|cpu|W_alu_result [15] & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q 
// ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [15] & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [15]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7 .lut_mask = 64'h400040004F0F4F0F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N49
dffeas \desi1|nios2_gen2_0|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [14] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [14]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src2 [14] & \desi1|nios2_gen2_0|cpu|E_src1 [14]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] 
// & ( (\desi1|nios2_gen2_0|cpu|E_src1 [14]) # (\desi1|nios2_gen2_0|cpu|E_src2 [14]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src2 [14] & !\desi1|nios2_gen2_0|cpu|E_src1 
// [14]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src2 [14]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [14]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5 .lut_mask = 64'hA0A05F5F05055A5A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N43
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) 
// # (\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|Add2~21_sumout  & ( 
// ((\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( 
// !\desi1|nios2_gen2_0|cpu|Add2~21_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N23
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[14]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( 
// ((\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # (\desi1|nios2_gen2_0|cpu|Add2~85_sumout ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h77FF77FF33CC33CC;
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N20
dffeas \desi1|nios2_gen2_0|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N26
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [14],\desi1|nios2_gen2_0|cpu|d_writedata [13]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [14] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [14]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .lut_mask = 64'h101010BA151515BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N49
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .lut_mask = 64'h4747030303030303;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N38
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [13] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .lut_mask = 64'h11001B0A11551B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N46
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [13] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [5])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [13] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [5]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .lut_mask = 64'h000F000F808F808F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout  & (((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q 
//  & !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) # (\desi1|nios2_gen2_0|cpu|D_iw [21]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|D_iw [21] & ((\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # (\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13 .lut_mask = 64'h0070007080F080F0;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N52
dffeas \desi1|nios2_gen2_0|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add2~81 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add2~81_sumout  = SUM(( \desi1|nios2_gen2_0|cpu|E_alu_sub~q  ) + ( GND ) + ( \desi1|nios2_gen2_0|cpu|Add2~90  ))

	.dataa(!\desi1|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|nios2_gen2_0|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|nios2_gen2_0|cpu|Add2~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add2~81 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \desi1|nios2_gen2_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~0_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout  & 
// !\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[26]~24_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[27]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~0 .lut_mask = 64'hA0A0000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~1_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout  & ( \desi1|nios2_gen2_0|cpu|Equal127~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout  & 
// (!\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout  & !\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[22]~20_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[21]~21_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[23]~19_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal127~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~1 .lut_mask = 64'h00000000C0000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~2_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[14]~5_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~2 .lut_mask = 64'hFF00FF0000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src1 [16] & (\desi1|nios2_gen2_0|cpu|E_src2 [16] & \desi1|nios2_gen2_0|cpu|R_logic_op [1])) # (\desi1|nios2_gen2_0|cpu|E_src1 
// [16] & (!\desi1|nios2_gen2_0|cpu|E_src2 [16] $ (!\desi1|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((\desi1|nios2_gen2_0|cpu|E_src2 [16]) # 
// (\desi1|nios2_gen2_0|cpu|E_src1 [16]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12 .lut_mask = 64'h8787161687871616;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (\desi1|nios2_gen2_0|cpu|E_src2 [4] & \desi1|nios2_gen2_0|cpu|E_src1 [4])) # (\desi1|nios2_gen2_0|cpu|R_logic_op 
// [1] & (!\desi1|nios2_gen2_0|cpu|E_src2 [4] $ (!\desi1|nios2_gen2_0|cpu|E_src1 [4]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((\desi1|nios2_gen2_0|cpu|E_src1 [4]) # (\desi1|nios2_gen2_0|cpu|E_src2 
// [4]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [4]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0 .lut_mask = 64'h9955995511661166;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~3_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout  & 
// (!\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout  & (!\desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout  & !\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[19]~16_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[20]~15_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[7]~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[6]~2_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~3 .lut_mask = 64'h8000000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~4_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal127~3_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout  & 
// (\desi1|nios2_gen2_0|cpu|Equal127~2_combout  & (!\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout  & !\desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal127~2_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[18]~13_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[15]~4_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal127~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~4 .lut_mask = 64'h0000000020000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~5_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[28]~31_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~5 .lut_mask = 64'hFF00FF0000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N44
dffeas \desi1|nios2_gen2_0|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [12] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\desi1|nios2_gen2_0|cpu|R_logic_op [0]) # (!\desi1|nios2_gen2_0|cpu|E_src1 [12]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src2 [12] & ( (!\desi1|nios2_gen2_0|cpu|R_logic_op [1] & (!\desi1|nios2_gen2_0|cpu|R_logic_op [0] & !\desi1|nios2_gen2_0|cpu|E_src1 [12])) # (\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ((\desi1|nios2_gen2_0|cpu|E_src1 [12]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7 .lut_mask = 64'h8383838336363636;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src1 [11] & (\desi1|nios2_gen2_0|cpu|E_src2 [11] & \desi1|nios2_gen2_0|cpu|R_logic_op [1])) # (\desi1|nios2_gen2_0|cpu|E_src1 
// [11] & (!\desi1|nios2_gen2_0|cpu|E_src2 [11] $ (!\desi1|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] $ (((\desi1|nios2_gen2_0|cpu|E_src2 [11]) # 
// (\desi1|nios2_gen2_0|cpu|E_src1 [11]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [11]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2 [11]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8 .lut_mask = 64'hA05FA05F055A055A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [8] $ (!\desi1|nios2_gen2_0|cpu|E_src2 [8]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src1 [8] & \desi1|nios2_gen2_0|cpu|E_src2 [8]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & 
// ( (\desi1|nios2_gen2_0|cpu|E_src2 [8]) # (\desi1|nios2_gen2_0|cpu|E_src1 [8]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src1 [8] & !\desi1|nios2_gen2_0|cpu|E_src2 [8]) ) ) 
// )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src1 [8]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_src2 [8]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11 .lut_mask = 64'hCC0033FF003333CC;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~6_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout  & 
// (!\desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout  & (!\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout  & !\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[9]~10_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[10]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~6 .lut_mask = 64'h8000000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal127~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal127~7_combout  = ( !\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout  & ( \desi1|nios2_gen2_0|cpu|Equal127~6_combout  & ( (!\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout  & 
// (\desi1|nios2_gen2_0|cpu|Equal127~5_combout  & (!\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout  & !\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_logic_result[31]~28_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal127~5_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[3]~18_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[30]~29_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_logic_result[0]~27_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal127~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal127~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal127~7 .lut_mask = 64'h0000000020000000;
defparam \desi1|nios2_gen2_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_cmp_result~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_cmp_result~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal127~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal127~7_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_compare_op [0] & ((!\desi1|nios2_gen2_0|cpu|R_compare_op [1] & 
// ((\desi1|nios2_gen2_0|cpu|Equal127~1_combout ))) # (\desi1|nios2_gen2_0|cpu|R_compare_op [1] & (\desi1|nios2_gen2_0|cpu|Add2~81_sumout )))) # (\desi1|nios2_gen2_0|cpu|R_compare_op [0] & ((!\desi1|nios2_gen2_0|cpu|R_compare_op [1] & 
// (!\desi1|nios2_gen2_0|cpu|Add2~81_sumout )) # (\desi1|nios2_gen2_0|cpu|R_compare_op [1] & ((!\desi1|nios2_gen2_0|cpu|Equal127~1_combout ))))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal127~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal127~7_combout  & ( 
// (!\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & (\desi1|nios2_gen2_0|cpu|R_compare_op [0])) # (\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & ((\desi1|nios2_gen2_0|cpu|R_compare_op [1]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Equal127~4_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Equal127~7_combout  & ( (!\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & (\desi1|nios2_gen2_0|cpu|R_compare_op [0])) # (\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & ((\desi1|nios2_gen2_0|cpu|R_compare_op [1]))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Equal127~4_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal127~7_combout  & ( (!\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & (\desi1|nios2_gen2_0|cpu|R_compare_op [0])) # (\desi1|nios2_gen2_0|cpu|Add2~81_sumout  & 
// ((\desi1|nios2_gen2_0|cpu|R_compare_op [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_compare_op [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_compare_op [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal127~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal127~4_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_cmp_result~0 .lut_mask = 64'h53535353535353CA;
defparam \desi1|nios2_gen2_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N37
dffeas \desi1|nios2_gen2_0|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  = ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br~q  & ( \desi1|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|R_ctrl_br~q  & ( !\desi1|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br~q  & ( 
// !\desi1|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hC0C0C0C0C0C00000;
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  = ( \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) # ( !\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( !\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N38
dffeas \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~21_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[11]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[11]~7_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\desi1|nios2_gen2_0|cpu|Add0~21_sumout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (!\desi1|nios2_gen2_0|cpu|R_src1~1_combout )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((\desi1|nios2_gen2_0|cpu|Add0~21_sumout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|R_src1~1_combout )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\desi1|nios2_gen2_0|cpu|Add0~21_sumout ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \desi1|nios2_gen2_0|cpu|Add0~21_sumout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Add0~21_sumout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[11]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[11]~7 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \desi1|nios2_gen2_0|cpu|R_src1[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N5
dffeas \desi1|nios2_gen2_0|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N56
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [11]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [11]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N26
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  
// & ((\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[12]~7_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Add2~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8 .lut_mask = 64'h0353A3F30353A3F3;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N17
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N59
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N29
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout  = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N59
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [12],\desi1|nios2_gen2_0|cpu|d_writedata [11]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .lut_mask = 64'h1010151510BA15BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N37
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q 
// )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .lut_mask = 64'h000088003333BB33;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[9]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[9]~9_combout  = ( \desi1|nios2_gen2_0|cpu|Add0~29_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [13])) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add0~29_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Add0~29_sumout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((\desi1|nios2_gen2_0|cpu|D_iw [13] & \desi1|nios2_gen2_0|cpu|R_src1~1_combout )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Add0~29_sumout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// \desi1|nios2_gen2_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Add0~29_sumout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[9]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[9]~9 .lut_mask = 64'h000A555FAA0AFF5F;
defparam \desi1|nios2_gen2_0|cpu|R_src1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N53
dffeas \desi1|nios2_gen2_0|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N7
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~10_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N4
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [10]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [10] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [10] ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 .lut_mask = 64'h333300003333FFFF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N55
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [11]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~33_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~33_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  
// & ((\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[11]~8_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N35
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [11] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [11] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [11] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [11] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5 .lut_mask = 64'h110011551B0A1B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N40
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q 
// )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 .lut_mask = 64'h0000C00000FFC0FF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [18] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [18] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [18]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 .lut_mask = 64'h11001B0A11551B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N29
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N5
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N11
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [10],\desi1|nios2_gen2_0|cpu|d_writedata [9]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [10] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [10] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [10] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [10] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) 
// ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .lut_mask = 64'h1010151510BA15BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N32
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [2])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [2] & \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .lut_mask = 64'h000F000F880F880F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|D_iw [7])) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q  & \desi1|nios2_gen2_0|cpu|D_iw [21])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\desi1|nios2_gen2_0|cpu|D_iw [7])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N25
dffeas \desi1|nios2_gen2_0|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_hi[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N47
dffeas \desi1|nios2_gen2_0|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [17] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\desi1|nios2_gen2_0|cpu|E_src2 [17]) # (!\desi1|nios2_gen2_0|cpu|R_logic_op [0]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [17] & ( (!\desi1|nios2_gen2_0|cpu|E_src2 [17] & (!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|R_logic_op [0])) # (\desi1|nios2_gen2_0|cpu|E_src2 [17] & 
// (\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src2 [17]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14 .lut_mask = 64'hC303C3030F3C0F3C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~57_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout )))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~57_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_logic_result[17]~14_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15 .lut_mask = 64'h034703478BCF8BCF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N14
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~0_combout  = (!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|W_alu_result [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~0 .lut_mask = 64'hF000F000F000F000;
defparam \desi1|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N58
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[20]~16_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal7~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal7~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal7~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \desi1|mm_interconnect_0|router|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N31
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N16
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[12]~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal2~1_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result [12] & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|W_alu_result [8] & (!\desi1|nios2_gen2_0|cpu|W_alu_result [10] & 
// !\desi1|nios2_gen2_0|cpu|W_alu_result [9]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [8]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [10]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [9]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h8000800000000000;
defparam \desi1|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N22
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[14]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N52
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal2~0_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result [13] & ( !\desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [14] & (!\desi1|nios2_gen2_0|cpu|W_alu_result [5] & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result [7] & !\desi1|nios2_gen2_0|cpu|W_alu_result [6]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [14]),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [5]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [6]),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \desi1|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|src_channel[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|src_channel[1]~0_combout  = ( \desi1|mm_interconnect_0|router|Equal2~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [4] & (\desi1|mm_interconnect_0|router|always1~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal7~0_combout  & \desi1|mm_interconnect_0|router|Equal2~1_combout ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|src_channel[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|src_channel[1]~0 .lut_mask = 64'h0000000000020002;
defparam \desi1|mm_interconnect_0|router|src_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N16
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N33
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal1~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|W_alu_result [19] & !\desi1|nios2_gen2_0|cpu|W_alu_result 
// [18])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [19]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h00000000A000A000;
defparam \desi1|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal1~1_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & (\desi1|mm_interconnect_0|router|Equal1~0_combout  & 
// \desi1|mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal1~1 .lut_mask = 64'h00000000000A000A;
defparam \desi1|mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h0000000000FF00FF;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N11
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N13
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N56
dffeas \desi1|nios2_gen2_0|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_write .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal7~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal7~1_combout  = ( \desi1|mm_interconnect_0|router|Equal2~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [4] & (\desi1|mm_interconnect_0|router|always1~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal7~0_combout  & \desi1|mm_interconnect_0|router|Equal2~1_combout ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal7~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal7~1 .lut_mask = 64'h0000000000020002;
defparam \desi1|mm_interconnect_0|router|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N46
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0] & ((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h000000000D000D00;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N23
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N13
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000333300003333;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N37
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// ((\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout )) # 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) ) ) # ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h000FFFFF000F555F;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N2
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [1] & ( (!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0] & 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & (!\desi1|nios2_gen2_0|cpu|W_alu_result [16] & \desi1|mm_interconnect_0|router|Equal7~1_combout ))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datad(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000000000400040;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & ( 
// ((!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0] $ (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )))) # 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & ( 
// ((\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0] & !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q )) # 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h00FF50FF00FF60FF;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N14
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [1] & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [16] & \desi1|mm_interconnect_0|router|Equal7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datad(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0 .lut_mask = 64'h00F000F000000000;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1] & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout  & 
// \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000000050F00;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N47
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \desi1|pio_seconds_1|always0~0 (
// Equation(s):
// \desi1|pio_seconds_1|always0~0_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|always0~0 .extended_lut = "off";
defparam \desi1|pio_seconds_1|always0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \desi1|pio_seconds_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|router|Equal7~1_combout  & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|pio_seconds_1|always0~0_combout  
// & (!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]))) ) ) ) # ( 
// \desi1|mm_interconnect_0|router|Equal7~1_combout  & ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|pio_seconds_1|always0~0_combout  & (!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\desi1|pio_seconds_1|always0~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000004000004000;
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N56
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal3~0_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|W_alu_result [18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h00F000F000000000;
defparam \desi1|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal6~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|router|Equal3~0_combout  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & 
// (\desi1|mm_interconnect_0|router|Equal2~0_combout  & (\desi1|mm_interconnect_0|router|Equal2~1_combout  & !\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal6~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal6~0 .lut_mask = 64'h0000000000000100;
defparam \desi1|mm_interconnect_0|router|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N32
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N32
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( ((\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) # (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) # 
// (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( 
// (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) # (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q 
// ))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00BB00BB0FBF0FBF;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N49
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter 
// [0] & !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0] $ (((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # 
// (!\desi1|mm_interconnect_0|router|Equal6~0_combout ))))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3600360033003300;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout  & ( (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout  & ( (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & 
// (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (\desi1|mm_interconnect_0|router|Equal6~0_combout  & \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]))) ) ) ) # ( 
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFAA0002FFAA;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N31
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|Equal6~0_combout  ) )

	.dataa(!\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0 .lut_mask = 64'h5555555500000000;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300030000000000;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N14
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0] & ((\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]))) # (\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter 
// [0] & (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000010C010C;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N47
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N51
cyclonev_lcell_comb \desi1|pio_miliseconds_1|always0~0 (
// Equation(s):
// \desi1|pio_miliseconds_1|always0~0_combout  = (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1] & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [1]),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|always0~0 .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|always0~0 .lut_mask = 64'h00F000F000F000F0;
defparam \desi1|pio_miliseconds_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|router|Equal6~0_combout  & ( (\desi1|pio_miliseconds_1|always0~0_combout  & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0] $ (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\desi1|pio_miliseconds_1|always0~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000004400440;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000055555555;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N47
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( ((\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) # 
// (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( (\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F500F533F733F7;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N20
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal3~1_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( \desi1|mm_interconnect_0|router|Equal2~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result [16] & (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & \desi1|mm_interconnect_0|router|Equal3~0_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h0000000000000080;
defparam \desi1|mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N49
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N33
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0] & ((\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0] & 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000010A010A;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N35
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout  = ( \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter 
// [0] & !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0] $ (((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # 
// (!\desi1|mm_interconnect_0|router|Equal3~1_combout ))))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]),
	.datad(!\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h5060506050505050;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0]) # (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout  & ( (\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0] & (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \desi1|mm_interconnect_0|router|Equal3~1_combout ))) ) ) ) # ( \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout  & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FAFA0010FAFA;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N50
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout  = ( \desi1|mm_interconnect_0|router|Equal3~1_combout  & ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & \desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout )) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h000A000A00000000;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N7
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \desi1|pio_seconds_0|always0~0 (
// Equation(s):
// \desi1|pio_seconds_0|always0~0_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_0|always0~0 .extended_lut = "off";
defparam \desi1|pio_seconds_0|always0~0 .lut_mask = 64'h00FF00FF00000000;
defparam \desi1|pio_seconds_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|router|Equal3~1_combout  & ( (\desi1|pio_seconds_0|always0~0_combout  & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used 
// [1] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0] $ (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.datab(!\desi1|pio_seconds_0|always0~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000012001200;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout  & ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout  & (((!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) # 
// (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hCCC4000000000000;
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  = (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & 
// (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ((!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))))

	.dataa(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'hB000B000B000B000;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout  = ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  & ( 
// (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ) # ((\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & (!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & 
// \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ))) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .lut_mask = 64'hAABAAABA00000000;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N50
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N29
dffeas \desi1|nios2_gen2_0|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_read .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  = ( !\desi1|nios2_gen2_0|cpu|d_read~q  & ( \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// (((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))) ) ) ) 
// # ( \desi1|nios2_gen2_0|cpu|d_read~q  & ( !\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|d_read~q  & ( !\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// (((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|d_read~q ),
	.dataf(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'h001FFFFF001F0000;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  = ( \desi1|nios2_gen2_0|cpu|d_read~q  & ( \desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|d_read~q  & ( \desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & (((!\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q )) # 
// (\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|d_read~q  & ( !\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|d_read~q  & ( !\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  ) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|d_read~q ),
	.dataf(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .lut_mask = 64'h5555555551555555;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_st_stall (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_st_stall~combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_st~q  & \desi1|nios2_gen2_0|cpu|E_new_inst~q ) ) ) # ( 
// !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( ((\desi1|nios2_gen2_0|cpu|R_ctrl_st~q  & \desi1|nios2_gen2_0|cpu|E_new_inst~q )) # (\desi1|nios2_gen2_0|cpu|d_write~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_st_stall .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_st_stall .lut_mask = 64'h03FF03FF03030303;
defparam \desi1|nios2_gen2_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N55
dffeas \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) ) ) # ( 
// !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (((\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q )) # (\desi1|nios2_gen2_0|cpu|d_read~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .lut_mask = 64'h040F040F04040404;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|router|Equal2~3_combout  & 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] & ( (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal2~3_combout  & !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) ) # ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|router|Equal2~3_combout  & 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] & ( (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal2~3_combout  & !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h0200030001000300;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout  & ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N46
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout  & ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000000FFFF00;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N29
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \desi1|pio_miliseconds_0|always0~0 (
// Equation(s):
// \desi1|pio_miliseconds_0|always0~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|always0~0 .extended_lut = "off";
defparam \desi1|pio_miliseconds_0|always0~0 .lut_mask = 64'h00000000FF00FF00;
defparam \desi1|pio_miliseconds_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N47
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|router|Equal2~3_combout  & ( 
// (\desi1|pio_miliseconds_0|always0~0_combout  & ((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|router|Equal2~3_combout  & ( (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & \desi1|pio_miliseconds_0|always0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|pio_miliseconds_0|always0~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000000C00F3;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout  & ( ((\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used 
// [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1])))) # 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used 
// [1]))) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CF55DF55DF;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N16
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0_combout )) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0] 
// & ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF04CC04CC;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N14
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|pio_miliseconds_0|always0~0_combout  & ( (\desi1|mm_interconnect_0|router|Equal2~3_combout  & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1] & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  $ (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|pio_miliseconds_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000010201020;
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N25
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~1_combout  = ( \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000000000F000F0;
defparam \desi1|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~2_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|router|always1~1_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (\desi1|mm_interconnect_0|router|Equal3~0_combout  & (\desi1|mm_interconnect_0|router|Equal2~0_combout  & \desi1|mm_interconnect_0|router|Equal2~1_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~2 .lut_mask = 64'h0000000000020000;
defparam \desi1|mm_interconnect_0|router|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N22
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  ) # ( !\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]) # (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N49
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1_combout  = ( !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0] & ( \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter 
// [1] & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout ) ) ) ) # ( !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0] & ( 
// !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & 
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0030000000330000;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N2
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0] & ( \desi1|mm_interconnect_0|router|always1~2_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1])))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0] & ( \desi1|mm_interconnect_0|router|always1~2_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1] & 
// \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1]),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\desi1|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000000000202202;
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N51
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]))) # (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1] & ((!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N53
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout  = ( !\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|always1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|router|always1~2_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0 .lut_mask = 64'h00FF00FF00000000;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0])) ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout  & 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0])) ) ) ) # ( \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & 
// ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000030000030300;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N46
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \desi1|mm_interconnect_0|router|always1~2_combout  & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// !\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]))) ) ) ) # ( \desi1|mm_interconnect_0|router|always1~2_combout  & ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [1]),
	.datab(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|router|always1~2_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000800000800;
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal4~0_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|W_alu_result [16] & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (\desi1|mm_interconnect_0|router|Equal3~0_combout  & (\desi1|mm_interconnect_0|router|Equal2~1_combout  & \desi1|mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h0000000000020000;
defparam \desi1|mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N59
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000000FFFF;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N32
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout  & ( ((\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) # (\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1])))) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) # 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CF55DF55DF;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N2
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|Equal4~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \desi1|mm_interconnect_0|router|Equal4~0_combout  & ( (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout  & (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0] & \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ))) ) ) ) # ( \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\desi1|mm_interconnect_0|router|Equal4~0_combout  & ( (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0004FCFC;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N44
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] & 
// !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1]) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1] & 
// (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] $ (((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # (!\desi1|mm_interconnect_0|router|Equal4~0_combout ))))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3600360033003300;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout  = ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout  & ( (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] & 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout )) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h000000000C000C00;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N41
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] & ((\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1]))) # (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] & 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000010C010C;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N58
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N51
cyclonev_lcell_comb \desi1|pio_minutes_0|always0~0 (
// Equation(s):
// \desi1|pio_minutes_0|always0~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_0|always0~0 .extended_lut = "off";
defparam \desi1|pio_minutes_0|always0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \desi1|pio_minutes_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|router|Equal4~0_combout  & ( (\desi1|pio_minutes_0|always0~0_combout  & (!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used 
// [1] & (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] $ (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\desi1|pio_minutes_0|always0~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000010401040;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N37
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N27
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N29
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]) # ((\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout )) ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) ) ) # 
// ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout  & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]) # 
// (\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0000CCFF0F0FCFFF;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N26
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( (\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0] & 
// (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & (\desi1|mm_interconnect_0|router|Equal7~1_combout  & \desi1|nios2_gen2_0|cpu|W_alu_result [16]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000000000040004;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1] & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( 
// ((\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  $ (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0])))) # 
// (\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( 
// ((\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  & \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0])) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h05FF00FF14FF00FF;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N44
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  = ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|router|Equal7~1_combout  & \desi1|nios2_gen2_0|cpu|W_alu_result [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0 .lut_mask = 64'h000F000F00000000;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0] & ((\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]))) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0] & 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001300130;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N37
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0] & ((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000031003100;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N38
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \desi1|pio_minutes_1|always0~0 (
// Equation(s):
// \desi1|pio_minutes_1|always0~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1] ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_1|always0~0 .extended_lut = "off";
defparam \desi1|pio_minutes_1|always0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \desi1|pio_minutes_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N43
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout  = ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|router|Equal7~1_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|W_alu_result [16] & (\desi1|pio_minutes_1|always0~0_combout  & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  $ (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) 
// ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\desi1|pio_minutes_1|always0~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000120000;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N52
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~4 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~4_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( \desi1|mm_interconnect_0|router|always1~3_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result [16] & (\desi1|mm_interconnect_0|router|always1~0_combout  & \desi1|mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~4 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~4 .lut_mask = 64'h0000000000000008;
defparam \desi1|mm_interconnect_0|router|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout  = (\desi1|mm_interconnect_0|router|always1~4_combout  & !\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|router|always1~4_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0 .lut_mask = 64'h0F000F000F000F00;
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N13
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]))) # 
// (\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000001500150;
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N14
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1_combout  = ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout  & 
// (\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0]))) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0500050001000100;
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N14
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \desi1|mm_interconnect_0|router|always1~4_combout  & ( \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0] & !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1])) ) ) ) # ( 
// \desi1|mm_interconnect_0|router|always1~4_combout  & ( !\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0] $ (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]),
	.datae(!\desi1|mm_interconnect_0|router|always1~4_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000140000001100;
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) ) # ( !\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0])) # (\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FAF0FAF0FFF0FFF;
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N22
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0] & 
// ((\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]) # (\desi1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ))) ) ) # ( !\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0] & ( 
// \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF0AAA0AAA;
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N19
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \desi1|mm_interconnect_0|router|always1~4_combout  & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] 
// & (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0] & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) ) ) # ( 
// \desi1|mm_interconnect_0|router|always1~4_combout  & ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1] & 
// (!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1] & (\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0] & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_stop_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [1]),
	.datac(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|wait_latency_counter [0]),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(!\desi1|mm_interconnect_0|router|always1~4_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000800000080;
defparam \desi1|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~5 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~5_combout  = ( \desi1|mm_interconnect_0|router|always1~3_combout  & ( \desi1|mm_interconnect_0|router|always1~0_combout  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & 
// (\desi1|mm_interconnect_0|router|Equal2~0_combout  & (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & \desi1|mm_interconnect_0|router|Equal2~1_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(!\desi1|mm_interconnect_0|router|always1~3_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~5 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~5 .lut_mask = 64'h0000000000000010;
defparam \desi1|mm_interconnect_0|router|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N26
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]) # 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F500F5FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N8
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0]) # (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout  & ( (\desi1|mm_interconnect_0|router|always1~5_combout  & (\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0] & 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0] & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) ) ) # ( \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout  & ( (!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0]) # (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|router|always1~5_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0010FCFC;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N37
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout  = ( !\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1] & ( !\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0] $ 
// ((((!\desi1|mm_interconnect_0|router|always1~5_combout ) # (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout )) # (\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\desi1|mm_interconnect_0|router|always1~5_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h02FD02FD00000000;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout  = ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|always1~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|router|always1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1_combout  = ( !\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0] & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000C0C0000;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N59
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0_combout  = ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0] & ((\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1]))) # (\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0] & 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & !\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010C010C;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N16
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( \desi1|mm_interconnect_0|router|always1~5_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1] & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1] & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  $ 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [1]),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|wait_latency_counter [0]),
	.datae(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000004080;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( !\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( !\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout  & (!\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout  & 
// !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\desi1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h8000000000000000;
defparam \desi1|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout  = ( \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout  = ( \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// ((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout )) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout 
// ) ) ) ) # ( !\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( ((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout )) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ) ) ) ) # ( \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( 
// !\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( ((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ))) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ) ) ) ) # ( !\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( 
// !\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( ((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout )) # 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.datae(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3 .lut_mask = 64'h0F5F0F4F0F5F0F5F;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N26
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~3_combout  = ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & 
// \desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~3 .lut_mask = 64'h000C000C00000000;
defparam \desi1|mm_interconnect_0|router|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|src_channel[1]~2 (
// Equation(s):
// \desi1|mm_interconnect_0|router|src_channel[1]~2_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & (\desi1|mm_interconnect_0|router|always1~0_combout  & 
// (\desi1|mm_interconnect_0|router|always1~3_combout  & \desi1|mm_interconnect_0|router|Equal2~0_combout ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|always1~3_combout ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|src_channel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|src_channel[1]~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|src_channel[1]~2 .lut_mask = 64'h0000000000020002;
defparam \desi1|mm_interconnect_0|router|src_channel[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|src_channel[1]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|router|src_channel[1]~1_combout  = ( \desi1|mm_interconnect_0|router|Equal2~0_combout  & ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( (\desi1|mm_interconnect_0|router|Equal3~0_combout  & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result [4] & ((!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ) # (\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|src_channel[1]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|src_channel[1]~1 .lut_mask = 64'h0000000000002300;
defparam \desi1|mm_interconnect_0|router|src_channel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\desi1|mm_interconnect_0|router|always1~2_combout  & ( !\desi1|mm_interconnect_0|router|src_channel[1]~1_combout  & ( (!\desi1|mm_interconnect_0|router|Equal1~1_combout  & 
// (!\desi1|mm_interconnect_0|router|src_channel[1]~2_combout  & (!\desi1|mm_interconnect_0|router|Equal2~3_combout  & !\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\desi1|mm_interconnect_0|router|src_channel[1]~2_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datad(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datae(!\desi1|mm_interconnect_0|router|always1~2_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h8000000000000000;
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]))) # (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h03AB03AB00FF00FF;
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N40
dffeas \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) # ( 
// !\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & ( \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF10F010F0;
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N1
dffeas \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal3~2 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal3~2_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [4] & (\desi1|mm_interconnect_0|router|Equal2~0_combout  & \desi1|mm_interconnect_0|router|Equal3~0_combout 
// )) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal3~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal3~2 .lut_mask = 64'h0000000000220022;
defparam \desi1|mm_interconnect_0|router|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|always1~6 (
// Equation(s):
// \desi1|mm_interconnect_0|router|always1~6_combout  = ( \desi1|mm_interconnect_0|router|always1~0_combout  & ( (\desi1|mm_interconnect_0|router|Equal2~0_combout  & (!\desi1|nios2_gen2_0|cpu|W_alu_result [4] & 
// \desi1|mm_interconnect_0|router|Equal2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|always1~6 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|always1~6 .lut_mask = 64'h0000000000300030;
defparam \desi1|mm_interconnect_0|router|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|src_channel[1]~3 (
// Equation(s):
// \desi1|mm_interconnect_0|router|src_channel[1]~3_combout  = ( \desi1|mm_interconnect_0|router|Equal3~2_combout  & ( \desi1|mm_interconnect_0|router|always1~6_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & 
// (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (!\desi1|mm_interconnect_0|router|always1~3_combout  & \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ))) ) ) ) # ( 
// !\desi1|mm_interconnect_0|router|Equal3~2_combout  & ( \desi1|mm_interconnect_0|router|always1~6_combout  & ( !\desi1|mm_interconnect_0|router|always1~3_combout  ) ) ) # ( \desi1|mm_interconnect_0|router|Equal3~2_combout  & ( 
// !\desi1|mm_interconnect_0|router|always1~6_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & \desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q )) 
// ) ) ) # ( !\desi1|mm_interconnect_0|router|Equal3~2_combout  & ( !\desi1|mm_interconnect_0|router|always1~6_combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|always1~3_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|router|Equal3~2_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|src_channel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|src_channel[1]~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|src_channel[1]~3 .lut_mask = 64'hFFFF0088F0F00080;
defparam \desi1|mm_interconnect_0|router|src_channel[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \desi1|ram_0|wren~0 (
// Equation(s):
// \desi1|ram_0|wren~0_combout  = ( \desi1|mm_interconnect_0|router|Equal1~1_combout  & ( \desi1|mm_interconnect_0|router|src_channel[1]~3_combout  ) ) # ( !\desi1|mm_interconnect_0|router|Equal1~1_combout  & ( 
// \desi1|mm_interconnect_0|router|src_channel[1]~3_combout  & ( (((!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ) # (\desi1|mm_interconnect_0|router|Equal2~3_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1])) 
// # (\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ) ) ) ) # ( \desi1|mm_interconnect_0|router|Equal1~1_combout  & ( !\desi1|mm_interconnect_0|router|src_channel[1]~3_combout  ) ) # ( !\desi1|mm_interconnect_0|router|Equal1~1_combout  & ( 
// !\desi1|mm_interconnect_0|router|src_channel[1]~3_combout  ) )

	.dataa(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datae(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|src_channel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|ram_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|ram_0|wren~0 .extended_lut = "off";
defparam \desi1|ram_0|wren~0 .lut_mask = 64'hFFFFFFFFFF7FFFFF;
defparam \desi1|ram_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout  = \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N17
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N47
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [15],\desi1|nios2_gen2_0|cpu|d_writedata [8]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout 
// ))) ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [15] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1 .lut_mask = 64'h101010BA151515BF;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N44
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_fill_bit~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  = (\desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & ((!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7]))) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// (\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [7]))))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_fill_bit~0 .lut_mask = 64'h0511051105110511;
defparam \desi1|nios2_gen2_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [9] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [9] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [9] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [9] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) 
// ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7 .lut_mask = 64'h110011551B0A1B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N35
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1] & ( \desi1|nios2_gen2_0|cpu|W_alu_result [9] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1] & ( \desi1|nios2_gen2_0|cpu|W_alu_result [9] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1] & ( !\desi1|nios2_gen2_0|cpu|W_alu_result [9] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 .lut_mask = 64'h00000F0F80808F8F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[6]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[6]~4_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Add0~9_sumout  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Add0~9_sumout  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ) ) ) ) 
// # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( (\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|R_src1~1_combout ) ) ) 
// )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Add0~9_sumout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[6]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[6]~4 .lut_mask = 64'h000FFF0F33333333;
defparam \desi1|nios2_gen2_0|cpu|R_src1[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N11
dffeas \desi1|nios2_gen2_0|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N40
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~2_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N20
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~1_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 .lut_mask = 64'h00F00FFF00F00FFF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N29
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~11_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~45_sumout  & ( \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) 
// ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~45_sumout  & ( \desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Add2~45_sumout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q 
// )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~45_sumout  & ( !\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Add2~45_sumout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[8]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12 .lut_mask = 64'h03038B8B4747CFCF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N59
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|E_alu_result[8]~12_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N25
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\desi1|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) 
// ) ) ) # ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [8] & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [8] & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\desi1|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [8]),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h11001B0A11551B5F;
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N52
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( ((\desi1|nios2_gen2_0|cpu|W_alu_result [8] & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [8] & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [8]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 .lut_mask = 64'h4400773300003333;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[3]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[3]~12_combout  = ( \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \desi1|nios2_gen2_0|cpu|Add0~41_sumout  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [7]) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \desi1|nios2_gen2_0|cpu|Add0~41_sumout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (\desi1|nios2_gen2_0|cpu|D_iw [7] & \desi1|nios2_gen2_0|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Add0~41_sumout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[3]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[3]~12 .lut_mask = 64'h00550F0FFF550F0F;
defparam \desi1|nios2_gen2_0|cpu|R_src1[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N34
dffeas \desi1|nios2_gen2_0|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N53
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~18_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17 .lut_mask = 64'h03030303CFCFCFCF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N56
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~17_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N49
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~20_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N58
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~21_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [13] & ( \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (!\desi1|nios2_gen2_0|cpu|D_iw 
// [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~0 .lut_mask = 64'h0000000000200000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [12] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [13])) 
// ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [12] & (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h0000000040005000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal62~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h000033330000FFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right~q ) # 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result 
// [0]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h0505AFAF00000000;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [30] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N29
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~23_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [31]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [31] ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N19
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~25_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout  = (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30]))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N34
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N32
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~31_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N5
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N2
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N23
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N19
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N29
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22_combout  = (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [21])) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23])))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N17
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~22_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19_combout  = (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N14
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~19_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15_combout  = (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [21]))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N10
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~15_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16_combout  = (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [18])) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20])))

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N8
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~16_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N53
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~13_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [16] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [18]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [16] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [18]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N38
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~14_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N49
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout )))) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q )) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (((\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q )) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[16]~12_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13 .lut_mask = 64'h03550355F355F355;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N56
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[16]~13_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N9
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal2~2_combout  = ( !\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result [19] & !\desi1|nios2_gen2_0|cpu|W_alu_result [18]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [19]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [18]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal2~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal2~2 .lut_mask = 64'h1000100000000000;
defparam \desi1|mm_interconnect_0|router|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|router|Equal2~3 (
// Equation(s):
// \desi1|mm_interconnect_0|router|Equal2~3_combout  = ( \desi1|mm_interconnect_0|router|Equal2~1_combout  & ( (\desi1|mm_interconnect_0|router|Equal2~2_combout  & (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// \desi1|mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|router|Equal2~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|router|Equal2~3 .lut_mask = 64'h0000000000300030;
defparam \desi1|mm_interconnect_0|router|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( \desi1|mm_interconnect_0|router|src_channel[1]~3_combout  & ( (!\desi1|mm_interconnect_0|router|Equal2~3_combout  & (!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\desi1|mm_interconnect_0|router|Equal1~1_combout  & !\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ))) ) )

	.dataa(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|router|src_channel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000008000800;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( !\desi1|mm_interconnect_0|router|src_channel[1]~2_combout  & ( !\desi1|mm_interconnect_0|router|always1~2_combout  & ( (\desi1|mm_interconnect_0|router|Equal1~1_combout  & 
// (!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout  & (!\desi1|mm_interconnect_0|router|Equal2~3_combout  & !\desi1|mm_interconnect_0|router|src_channel[1]~1_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datad(!\desi1|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datae(!\desi1|mm_interconnect_0|router|src_channel[1]~2_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h4000000000000000;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N56
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( 
// (\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & 
// !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300000001000000;
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N55
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N49
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout  = (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h4455445544554455;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// ((\desi1|timer_0|period_l_wr_strobe~0_combout  & (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  $ (!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) # 
// (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ) ) ) ) # ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) ) # ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( !\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) ) # ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( !\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout  ) ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.datab(!\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6 .lut_mask = 64'h5555555555555775;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N56
dffeas \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & 
// !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h3333333333003300;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h5555555500000000;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( !\desi1|mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\desi1|mm_interconnect_0|router|Equal2~3_combout  & ( 
// (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (\desi1|mm_interconnect_0|router|Equal1~1_combout  & 
// \desi1|mm_interconnect_0|router|src_channel[1]~3_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\desi1|mm_interconnect_0|router|src_channel[1]~3_combout ),
	.datae(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h0001000000000000;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4_combout  = ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout  ) ) # ( 
// !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout  & ( (!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// (!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (((!\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ) # (!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ))))) ) ) ) # ( 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout  ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datac(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4 .lut_mask = 64'h0000FFFF04C8FFFF;
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N49
dffeas \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \desi1|timer_0|period_l_wr_strobe~0_combout ))) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( (!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \desi1|timer_0|period_l_wr_strobe~0_combout ))) ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0002000200200020;
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N57
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  = ( \desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// ((!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) # ( !\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( 
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .lut_mask = 64'h00FF00FF00F500F5;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout  = ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( 
// ((\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & \desi1|nios2_gen2_0|cpu|d_write~q )) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .lut_mask = 64'h03FF03FF00000000;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N32
dffeas \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0 (
// Equation(s):
// \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & 
// \desi1|nios2_gen2_0|cpu|d_write~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000000F000F0;
defparam \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( 
// (\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & 
// !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000030001000000;
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N1
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \desi1|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \desi1|timer_0|period_l_wr_strobe~0_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \desi1|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h00000000FF00FF00;
defparam \desi1|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = ( !\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( \desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\desi1|timer_0|period_l_wr_strobe~0_combout  & (!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ))) ) ) ) # ( \desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout  & ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\desi1|timer_0|period_l_wr_strobe~0_combout  & (!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & 
// \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ))) ) ) )

	.dataa(!\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_start_0_s1_agent|m0_write~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000400040000;
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N50
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N36
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hA000A00000000000;
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N33
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 64'hA000A00000000000;
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \desi1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( (\desi1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & !\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0000000040004000;
defparam \desi1|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  = ( \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .lut_mask = 64'h000000000000FFFF;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_read_nxt (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_read_nxt~combout  = ( \desi1|nios2_gen2_0|cpu|E_new_inst~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) # (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_new_inst~q  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_read_nxt .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_read_nxt .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \desi1|nios2_gen2_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N28
dffeas \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 (
// Equation(s):
// \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  = ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .lut_mask = 64'h00FF00FF00000000;
defparam \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N15
cyclonev_lcell_comb \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  = ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout  = ( !\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h0505050500000000;
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N5
dffeas \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N34
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( 
// (!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ) # ((\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hBFBFBFBF3C3C3C3C;
defparam \desi1|nios2_gen2_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N23
dffeas \desi1|nios2_gen2_0|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N20
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [7],\desi1|nios2_gen2_0|cpu|d_writedata [6]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [11],\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],\desi1|nios2_gen2_0|cpu|W_alu_result [8],
\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [7] & ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h0000000033333333;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N19
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [7] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [7] & ( (\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7] & \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h000F000F880F880F;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \desi1|pio_seconds_1|data_out[6]~feeder (
// Equation(s):
// \desi1|pio_seconds_1|data_out[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[6]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_1|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_1|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \desi1|pio_miliseconds_0|always0~3 (
// Equation(s):
// \desi1|pio_miliseconds_0|always0~3_combout  = ( \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [3] & (!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & 
// !\desi1|nios2_gen2_0|cpu|W_alu_result [2])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_0|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|always0~3 .extended_lut = "off";
defparam \desi1|pio_miliseconds_0|always0~3 .lut_mask = 64'h0000000088008800;
defparam \desi1|pio_miliseconds_0|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \desi1|pio_seconds_1|always0~1 (
// Equation(s):
// \desi1|pio_seconds_1|always0~1_combout  = ( \desi1|mm_interconnect_0|router|Equal7~1_combout  & ( \desi1|pio_miliseconds_0|always0~3_combout  & ( (\desi1|pio_seconds_1|always0~0_combout  & 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0] & (!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & !\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|pio_seconds_1|always0~0_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.dataf(!\desi1|pio_miliseconds_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|always0~1 .extended_lut = "off";
defparam \desi1|pio_seconds_1|always0~1 .lut_mask = 64'h0000000000004000;
defparam \desi1|pio_seconds_1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N49
dffeas \desi1|pio_seconds_1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N57
cyclonev_lcell_comb \desi1|pio_start_0|Equal0~0 (
// Equation(s):
// \desi1|pio_start_0|Equal0~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [3] ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [3] & ( \desi1|nios2_gen2_0|cpu|W_alu_result [2] ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_start_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_start_0|Equal0~0 .extended_lut = "off";
defparam \desi1|pio_start_0|Equal0~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \desi1|pio_start_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N58
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N10
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \desi1|pio_miliseconds_1|data_out[6]~feeder (
// Equation(s):
// \desi1|pio_miliseconds_1|data_out[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[6]~feeder .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_miliseconds_1|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N0
cyclonev_lcell_comb \desi1|pio_miliseconds_1|always0~1 (
// Equation(s):
// \desi1|pio_miliseconds_1|always0~1_combout  = ( \desi1|pio_miliseconds_0|always0~3_combout  & ( \desi1|mm_interconnect_0|router|Equal6~0_combout  & ( (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0] & 
// (\desi1|pio_miliseconds_1|always0~0_combout  & !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|wait_latency_counter [0]),
	.datac(!\desi1|pio_miliseconds_1|always0~0_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\desi1|pio_miliseconds_0|always0~3_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|always0~1 .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|always0~1 .lut_mask = 64'h0000000000000C00;
defparam \desi1|pio_miliseconds_1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N8
dffeas \desi1|pio_miliseconds_1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_miliseconds_1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N49
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N48
cyclonev_lcell_comb \desi1|pio_seconds_0|data_out[6]~feeder (
// Equation(s):
// \desi1|pio_seconds_0|data_out[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_0|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[6]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_0|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_0|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \desi1|pio_seconds_0|always0~1 (
// Equation(s):
// \desi1|pio_seconds_0|always0~1_combout  = ( \desi1|pio_miliseconds_0|always0~3_combout  & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\desi1|pio_seconds_0|always0~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal3~1_combout  & !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\desi1|pio_seconds_0|always0~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|pio_miliseconds_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_0|always0~1 .extended_lut = "off";
defparam \desi1|pio_seconds_0|always0~1 .lut_mask = 64'h0000000002000200;
defparam \desi1|pio_seconds_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N49
dffeas \desi1|pio_seconds_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_0|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N13
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_0|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \desi1|pio_miliseconds_0|always0~1 (
// Equation(s):
// \desi1|pio_miliseconds_0|always0~1_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|W_alu_result [2] & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|W_alu_result [3] & !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|always0~1 .extended_lut = "off";
defparam \desi1|pio_miliseconds_0|always0~1 .lut_mask = 64'h0000000080000000;
defparam \desi1|pio_miliseconds_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \desi1|pio_miliseconds_0|always0~2 (
// Equation(s):
// \desi1|pio_miliseconds_0|always0~2_combout  = ( \desi1|mm_interconnect_0|router|Equal2~0_combout  & ( \desi1|mm_interconnect_0|router|Equal2~2_combout  & ( (\desi1|pio_miliseconds_0|always0~1_combout  & (\desi1|pio_miliseconds_0|always0~0_combout  & 
// (\desi1|mm_interconnect_0|router|Equal2~1_combout  & !\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|pio_miliseconds_0|always0~1_combout ),
	.datab(!\desi1|pio_miliseconds_0|always0~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|always0~2 .extended_lut = "off";
defparam \desi1|pio_miliseconds_0|always0~2 .lut_mask = 64'h0000000000000100;
defparam \desi1|pio_miliseconds_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N29
dffeas \desi1|pio_miliseconds_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N29
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N46
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6] & ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [6] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6] & ( 
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [6] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]) # (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) ) 
// ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [6]),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [6]),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [6]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~26 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N45
cyclonev_lcell_comb \desi1|pio_minutes_0|data_out[6]~feeder (
// Equation(s):
// \desi1|pio_minutes_0|data_out[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_0|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[6]~feeder .extended_lut = "off";
defparam \desi1|pio_minutes_0|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_minutes_0|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \desi1|pio_minutes_0|always0~1 (
// Equation(s):
// \desi1|pio_minutes_0|always0~1_combout  = ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|router|Equal4~0_combout  & ( (!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0] & 
// (\desi1|pio_miliseconds_0|always0~3_combout  & \desi1|pio_minutes_0|always0~0_combout )) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\desi1|pio_miliseconds_0|always0~3_combout ),
	.datad(!\desi1|pio_minutes_0|always0~0_combout ),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_0|always0~1 .extended_lut = "off";
defparam \desi1|pio_minutes_0|always0~1 .lut_mask = 64'h00000000000A0000;
defparam \desi1|pio_minutes_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N46
dffeas \desi1|pio_minutes_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_minutes_0|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N34
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N57
cyclonev_lcell_comb \desi1|pio_minutes_1|always0~1 (
// Equation(s):
// \desi1|pio_minutes_1|always0~1_combout  = ( \desi1|pio_miliseconds_0|always0~3_combout  & ( \desi1|pio_minutes_1|always0~0_combout  & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|W_alu_result [16] & \desi1|mm_interconnect_0|router|Equal7~1_combout ))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [16]),
	.datad(!\desi1|mm_interconnect_0|router|Equal7~1_combout ),
	.datae(!\desi1|pio_miliseconds_0|always0~3_combout ),
	.dataf(!\desi1|pio_minutes_1|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_1|always0~1 .extended_lut = "off";
defparam \desi1|pio_minutes_1|always0~1 .lut_mask = 64'h0000000000000008;
defparam \desi1|pio_minutes_1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N28
dffeas \desi1|pio_minutes_1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[6] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N56
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [6] & ( ((\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [6] & 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0])) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [6] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [6] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [6]),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~27 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 64'h0505373705053737;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [6] ) ) # ( 
// !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [6] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # 
// (((\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [6] & \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0])) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout )) ) ) ) # ( 
// \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [6] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # 
// (((\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [6] & \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0])) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout )) ) ) ) # ( 
// !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [6] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # 
// (((\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [6] & \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0])) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout )) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [6]),
	.datab(!\desi1|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datae(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'hCDFFCDFFCDFFFFFF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N49
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result [6] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [6])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result [6] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [6]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h005580D5005580D5;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|E_src1 [5] & \desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # 
// (\desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|E_src1 [5] $ (!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ 
// (((\desi1|nios2_gen2_0|cpu|E_src1 [5]) # (\desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src1 [5]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3 .lut_mask = 64'hA05FA05F055A055A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|Add2~13_sumout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\desi1|nios2_gen2_0|cpu|Add2~13_sumout )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4 .lut_mask = 64'h058D058D27AF27AF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N14
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N2
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N28
dffeas \desi1|pio_seconds_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N59
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_0|data_out [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N26
dffeas \desi1|pio_miliseconds_0|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N16
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out[5]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N48
cyclonev_lcell_comb \desi1|pio_miliseconds_1|data_out[5]~feeder (
// Equation(s):
// \desi1|pio_miliseconds_1|data_out[5]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[5]~feeder .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_miliseconds_1|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N49
dffeas \desi1|pio_miliseconds_1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_miliseconds_1|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N56
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N54
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [5] & ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & (((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [5] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [5] & ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & (((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) 
// # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [5] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [5] & ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & (((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) 
// # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [5] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [5]),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [5]),
	.datad(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [5]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~24 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N11
dffeas \desi1|pio_seconds_1|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N55
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out[5]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N16
dffeas \desi1|pio_minutes_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N35
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N22
dffeas \desi1|pio_minutes_1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N23
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N21
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [5] & 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [5] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5] & ( 
// !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [5] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [5]),
	.datab(gnd),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [5]),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~25 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 64'h050505050505FFFF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N23
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [5],\desi1|nios2_gen2_0|cpu|d_writedata [4]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # (((\desi1|ram_0|the_altsyncram|auto_generated|q_a [5]) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout )) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre 
// [5])) ) ) ) # ( !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # 
// ((\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [5])) ) ) ) # ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # ((\desi1|ram_0|the_altsyncram|auto_generated|q_a [5]) # 
// (\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout )) ) ) ) # ( !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [5]),
	.datac(!\desi1|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datad(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [5]),
	.datae(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'hAFAFAFFFBFBFBFFF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N1
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [5] ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result [5])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result [5])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h080800000808FFFF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[4]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[4]~2_combout  = ( \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( \desi1|nios2_gen2_0|cpu|Add0~1_sumout  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [8]) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( \desi1|nios2_gen2_0|cpu|Add0~1_sumout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & \desi1|nios2_gen2_0|cpu|D_iw [8]) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Add0~1_sumout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[4]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[4]~2 .lut_mask = 64'h000F3333F0FF3333;
defparam \desi1|nios2_gen2_0|cpu|R_src1[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N56
dffeas \desi1|nios2_gen2_0|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|R_src1[4]~2_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N17
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N47
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~3_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_result [5]) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \desi1|nios2_gen2_0|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N16
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|Add2~1_sumout )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\desi1|nios2_gen2_0|cpu|Add2~1_sumout ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N16
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N15
cyclonev_lcell_comb \desi1|pio_seconds_1|data_out[4]~feeder (
// Equation(s):
// \desi1|pio_seconds_1|data_out[4]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[4]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_1|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_1|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N16
dffeas \desi1|pio_seconds_1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_1|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y17_N34
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N46
dffeas \desi1|pio_seconds_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N37
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_0|data_out [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N34
dffeas \desi1|pio_miliseconds_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N40
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N2
dffeas \desi1|pio_miliseconds_1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N26
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [4] & ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [4] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// )))) ) ) ) # ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [4] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [4] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// )))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [4] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # 
// ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0] & 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [4] & ((!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]) # (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [4]),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [4]),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [4]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N32
dffeas \desi1|pio_minutes_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder_combout  = ( \desi1|pio_minutes_0|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_minutes_0|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N40
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N59
dffeas \desi1|pio_minutes_1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[4] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N14
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( ((\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [4])) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [4]) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [4]) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [4]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [4]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'h0303030303FF03FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # ((\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ) # (\desi1|ram_0|the_altsyncram|auto_generated|q_a [4]))) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre 
// [4]) ) ) ) # ( !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # 
// (\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout )) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [4]) ) ) ) # ( \desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # ((\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ) # 
// (\desi1|ram_0|the_altsyncram|auto_generated|q_a [4])) ) ) ) # ( !\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [4]),
	.datab(!\desi1|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datac(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\desi1|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datae(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N44
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout  = ( \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) 
// # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h000080803333B3B3;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \desi1|pio_seconds_1|data_out[3]~feeder (
// Equation(s):
// \desi1|pio_seconds_1|data_out[3]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[3]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_1|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_1|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N37
dffeas \desi1|pio_seconds_1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N37
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N5
dffeas \desi1|pio_seconds_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N53
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_0|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N32
dffeas \desi1|pio_miliseconds_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N23
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N37
dffeas \desi1|pio_miliseconds_1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N20
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [3] & ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre 
// [3])))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3])))) ) ) ) # ( 
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [3] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3])))) # 
// (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3])))) ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [3] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3])))) # 
// (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3])))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [3]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [3]),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [3]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N13
dffeas \desi1|pio_minutes_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N47
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N43
dffeas \desi1|pio_minutes_1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[3] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N29
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N27
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( ((\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [3])) # (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [3]) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [3]) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [3]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [3]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'h0303030303FF03FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N59
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [3],\desi1|nios2_gen2_0|cpu|d_writedata [2]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [3] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (((!\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [3]) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [3] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout )) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [3]) ) ) ) # ( 
// \desi1|ram_0|the_altsyncram|auto_generated|q_a [3] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// (\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [3] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [3]),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datad(!\desi1|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [3]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'hF0FFF3FFF5FFF7FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N13
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [3]) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\desi1|nios2_gen2_0|cpu|W_alu_result [3])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [3])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h038B038B03030303;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[2]~11 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[2]~11_combout  = ( \desi1|nios2_gen2_0|cpu|Add0~37_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\desi1|nios2_gen2_0|cpu|R_src1~0_combout )) # (\desi1|nios2_gen2_0|cpu|D_iw [6]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add0~37_sumout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [6]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|Add0~37_sumout  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( ((\desi1|nios2_gen2_0|cpu|D_iw [6] & \desi1|nios2_gen2_0|cpu|R_src1~1_combout )) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|Add0~37_sumout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [6] & (\desi1|nios2_gen2_0|cpu|R_src1~1_combout  & 
// !\desi1|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Add0~37_sumout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[2]~11 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[2]~11 .lut_mask = 64'h030003FFF300F3FF;
defparam \desi1|nios2_gen2_0|cpu|R_src1[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N20
dffeas \desi1|nios2_gen2_0|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N50
dffeas \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout  = ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src1 [2] $ (!\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src1 [2] & \desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( 
// !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ) # (\desi1|nios2_gen2_0|cpu|E_src1 [2]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_logic_op [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( 
// (!\desi1|nios2_gen2_0|cpu|E_src1 [2] & !\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_src1 [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17 .lut_mask = 64'hC0C03F3F03033C3C;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \desi1|nios2_gen2_0|cpu|Add2~69_sumout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_result [2] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \desi1|nios2_gen2_0|cpu|Add2~69_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~69_sumout  & ( 
// \desi1|nios2_gen2_0|cpu|E_shift_rot_result [2] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\desi1|nios2_gen2_0|cpu|Add2~69_sumout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & \desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_logic_result[2]~17_combout ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18 .lut_mask = 64'h111100FFBBBB00FF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|E_alu_result[2]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_alu_result[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N16
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_alu_result[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \desi1|pio_seconds_1|data_out[2]~feeder (
// Equation(s):
// \desi1|pio_seconds_1|data_out[2]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[2]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_1|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_1|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N1
dffeas \desi1|pio_seconds_1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N52
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N31
dffeas \desi1|pio_seconds_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder_combout  = ( \desi1|pio_seconds_0|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_seconds_0|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N43
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N10
dffeas \desi1|pio_miliseconds_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N29
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N6
cyclonev_lcell_comb \desi1|pio_miliseconds_1|data_out[2]~feeder (
// Equation(s):
// \desi1|pio_miliseconds_1|data_out[2]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[2]~feeder .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_miliseconds_1|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N7
dffeas \desi1|pio_miliseconds_1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_miliseconds_1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N26
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [2] & ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre 
// [2])))) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2])))) ) ) ) # ( 
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [2] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2])))) # 
// (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2])))) ) ) ) # ( 
// !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [2] & ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2])))) # 
// (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2] & (!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2])))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [2]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [2]),
	.datad(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [2]),
	.dataf(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N55
dffeas \desi1|pio_minutes_1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N19
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N54
cyclonev_lcell_comb \desi1|pio_minutes_0|data_out[2]~feeder (
// Equation(s):
// \desi1|pio_minutes_0|data_out[2]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_0|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[2]~feeder .extended_lut = "off";
defparam \desi1|pio_minutes_0|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_minutes_0|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N56
dffeas \desi1|pio_minutes_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_minutes_0|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[2] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N58
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [2]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [2] & ( ((\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [2])) # (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [2] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [2]) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'h0303030357575757;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [2] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (((!\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [2]) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [2] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout )) # (\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [2]) ) ) ) # ( 
// \desi1|ram_0|the_altsyncram|auto_generated|q_a [2] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( ((!\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # 
// (\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout )) # (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [2] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [2]),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datad(!\desi1|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.datae(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [2]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'hF0FFF3FFF5FFF7FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N31
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N7
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data[2]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout  = ( \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [2] & ( \desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [2] & ( ((\desi1|nios2_gen2_0|cpu|W_alu_result [2] & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [2] & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [2] & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h4400000077333333;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw [7])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( 
// (\desi1|nios2_gen2_0|cpu|D_iw [7] & (!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4 .lut_mask = 64'h4000400070007000;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N55
dffeas \desi1|nios2_gen2_0|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout  = ( \desi1|nios2_gen2_0|cpu|E_src1 [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [1] $ (!\desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|E_src1 [1] & ( \desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( (\desi1|nios2_gen2_0|cpu|E_src2 [1] & \desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_src1 [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( 
// \desi1|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_src1 [1] & ( !\desi1|nios2_gen2_0|cpu|R_logic_op [0] & ( !\desi1|nios2_gen2_0|cpu|E_src2 [1] $ (\desi1|nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src2 [1]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_src1 [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22 .lut_mask = 64'hA5A50F0F05055A5A;
defparam \desi1|nios2_gen2_0|cpu|E_logic_result[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1])))) ) ) # ( !\desi1|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1])))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_logic_result[1]~22_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_result[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21 .lut_mask = 64'h025702578ADF8ADF;
defparam \desi1|nios2_gen2_0|cpu|E_alu_result[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N14
dffeas \desi1|nios2_gen2_0|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_result[1]~21_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N59
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N34
dffeas \desi1|pio_miliseconds_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N11
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \desi1|pio_miliseconds_1|data_out[1]~feeder (
// Equation(s):
// \desi1|pio_miliseconds_1|data_out[1]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_miliseconds_1|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[1]~feeder .extended_lut = "off";
defparam \desi1|pio_miliseconds_1|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_miliseconds_1|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N25
dffeas \desi1|pio_miliseconds_1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_miliseconds_1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N8
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_1|data_out [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \desi1|pio_minutes_1|data_out[1]~feeder (
// Equation(s):
// \desi1|pio_minutes_1|data_out[1]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_1|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[1]~feeder .extended_lut = "off";
defparam \desi1|pio_minutes_1|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_minutes_1|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N13
dffeas \desi1|pio_minutes_1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_minutes_1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder_combout  = ( \desi1|pio_minutes_1|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_minutes_1|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N19
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg 
// [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1] & ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1] 
// & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre 
// [1]))) ) ) ) # ( \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre 
// [1]))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1] & ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1] & ( 
// (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [1]),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N40
dffeas \desi1|pio_seconds_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y17_N28
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_0|data_out [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N34
dffeas \desi1|pio_minutes_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N50
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [1] & ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [1]) ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [1] & ( 
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [1] ) ) ) # ( \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [1] & ( 
// !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0] & ( \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h000000FF555555FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\desi1|ram_0|wren~0_combout ),
	.portare(\desi1|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\desi1|nios2_gen2_0|cpu|d_writedata [1],\desi1|nios2_gen2_0|cpu|d_writedata [0]}),
	.portaaddr({\desi1|nios2_gen2_0|cpu|W_alu_result [13],\desi1|nios2_gen2_0|cpu|W_alu_result[12]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [9],
\desi1|nios2_gen2_0|cpu|W_alu_result [8],\desi1|nios2_gen2_0|cpu|W_alu_result [7],\desi1|nios2_gen2_0|cpu|W_alu_result [6],\desi1|nios2_gen2_0|cpu|W_alu_result [5],\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ,\desi1|nios2_gen2_0|cpu|W_alu_result [3],
\desi1|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\desi1|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "Design1_RAM_0.hex";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \desi1|timer_0|counter_is_running~feeder (
// Equation(s):
// \desi1|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \desi1|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \desi1|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N53
dffeas \desi1|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \desi1|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \desi1|timer_0|read_mux_out[1]~0 (
// Equation(s):
// \desi1|timer_0|read_mux_out[1]~0_combout  = (!\desi1|nios2_gen2_0|cpu|W_alu_result [3] & !\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|read_mux_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|read_mux_out[1]~0 .extended_lut = "off";
defparam \desi1|timer_0|read_mux_out[1]~0 .lut_mask = 64'hF000F000F000F000;
defparam \desi1|timer_0|read_mux_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N42
cyclonev_lcell_comb \desi1|timer_0|read_mux_out[1]~2 (
// Equation(s):
// \desi1|timer_0|read_mux_out[1]~2_combout  = (\desi1|timer_0|counter_is_running~q  & (!\desi1|nios2_gen2_0|cpu|W_alu_result [2] & \desi1|timer_0|read_mux_out[1]~0_combout ))

	.dataa(!\desi1|timer_0|counter_is_running~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\desi1|timer_0|read_mux_out[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|read_mux_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|read_mux_out[1]~2 .extended_lut = "off";
defparam \desi1|timer_0|read_mux_out[1]~2 .lut_mask = 64'h0044004400440044;
defparam \desi1|timer_0|read_mux_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N43
dffeas \desi1|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|read_mux_out[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \desi1|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N29
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|timer_0|readdata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switchSelect[1]~input (
	.i(switchSelect[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switchSelect[1]~input_o ));
// synopsys translate_off
defparam \switchSelect[1]~input .bus_hold = "false";
defparam \switchSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N21
cyclonev_lcell_comb \desi1|pio_selectmode_0|readdata[1]~feeder (
// Equation(s):
// \desi1|pio_selectmode_0|readdata[1]~feeder_combout  = ( \switchSelect[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switchSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_selectmode_0|readdata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_selectmode_0|readdata[1]~feeder .extended_lut = "off";
defparam \desi1|pio_selectmode_0|readdata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_selectmode_0|readdata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N22
dffeas \desi1|pio_selectmode_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_selectmode_0|readdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_selectmode_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_selectmode_0|readdata[1] .is_wysiwyg = "true";
defparam \desi1|pio_selectmode_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N52
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_selectmode_0|readdata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N34
dffeas \desi1|pio_seconds_1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[1] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N26
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [1] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [1] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [1] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [1] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [1] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [1] & ((!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datad(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [1]),
	.datae(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [1]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout  & ( (!\desi1|mm_interconnect_0|rsp_mux|src_payload~17_combout ) # (((\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg 
// [0] & \desi1|ram_0|the_altsyncram|auto_generated|q_a [1])) # (\desi1|mm_interconnect_0|rsp_mux|src_payload~0_combout )) ) ) # ( !\desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout  )

	.dataa(!\desi1|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datab(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'hFFFFFFFFAFBFAFBF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N49
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout  = ( \desi1|nios2_gen2_0|cpu|av_ld_byte0_data [1] & ( ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \desi1|nios2_gen2_0|cpu|W_alu_result [1]))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [1] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & 
// \desi1|nios2_gen2_0|cpu|W_alu_result [1]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h0080008033B333B3;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N55
dffeas \desi1|nios2_gen2_0|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N29
dffeas \desi1|nios2_gen2_0|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~17_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~12_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [17] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [17] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N13
dffeas \desi1|nios2_gen2_0|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder_combout  = \desi1|nios2_gen2_0|cpu|D_iw [17]

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \desi1|nios2_gen2_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N10
dffeas \desi1|nios2_gen2_0|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N37
dffeas \desi1|nios2_gen2_0|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~21_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~4_combout  = ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [16] ) ) # ( !\desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [16] ) ) # 
// ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N46
dffeas \desi1|nios2_gen2_0|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N25
dffeas \desi1|nios2_gen2_0|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N56
dffeas \desi1|nios2_gen2_0|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~25_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\desi1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\desi1|nios2_gen2_0|cpu|F_pc [10],\desi1|nios2_gen2_0|cpu|F_pc [9],\desi1|nios2_gen2_0|cpu|F_pc [8],\desi1|nios2_gen2_0|cpu|F_pc [7],\desi1|nios2_gen2_0|cpu|F_pc [6],\desi1|nios2_gen2_0|cpu|F_pc [5],\desi1|nios2_gen2_0|cpu|F_pc [4],\desi1|nios2_gen2_0|cpu|F_pc [3],
\desi1|nios2_gen2_0|cpu|F_pc [2],\desi1|nios2_gen2_0|cpu|F_pc [1],\desi1|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "Design1_rom_0.hex";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 5;
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0109FF0022089411895C58941BC801F294A5001C0803E900020042008FE00042190000400010CB000084008640001400003E5FFDA50000E600008841273BE6003E20970E980C58B9C003860FB9DF3162E700169800E77CCDF00";
defparam \desi1|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "B12FF590681F8FE200800110A3E01625FEB56C8221FC7F10040008851FC780C9720FEB20D07F1FC44000420C823117E3C064B907F5AB64110FE3F8880008411064111FC00030118BA2007EA0002A0A828000000000010002000C00148714F8000007154409980001C538000038AA204FC0000E29F80001C55102460300A000000000000280A000000000000000000714E00000E2A8813F00000008C01800000000008001C53F000038AA2048C03000000000000000F94050440007DEEF800048000000002C68DFC4110F81228000F1BA0046417022101800F8442084210842100000001C01085F00BFF10020000C2F884108421084C1000000001D0000003580";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~3_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [15] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [15] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N22
dffeas \desi1|nios2_gen2_0|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N31
dffeas \desi1|nios2_gen2_0|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N57
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N59
dffeas \desi1|nios2_gen2_0|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~29_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y18_N16
dffeas \desi1|nios2_gen2_0|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [23] ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \desi1|nios2_gen2_0|cpu|D_iw [18] ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [18]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( ((\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & (!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & 
// \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ))) # (\desi1|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// ((\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout )) # (\desi1|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( ((\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & \desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout )) # (\desi1|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h3377337733733333;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N38
dffeas \desi1|nios2_gen2_0|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N16
dffeas \desi1|nios2_gen2_0|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N37
dffeas \desi1|nios2_gen2_0|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~33_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~2_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [14] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [14] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N49
dffeas \desi1|nios2_gen2_0|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw [14] & \desi1|nios2_gen2_0|cpu|D_iw [16]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// ((!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ) # (!\desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0054001000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout  = (!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\desi1|nios2_gen2_0|cpu|D_iw [17])) # (\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_iw [22])))

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [17]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout  = ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  
// & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~6_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N56
dffeas \desi1|nios2_gen2_0|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N37
dffeas \desi1|nios2_gen2_0|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N31
dffeas \desi1|nios2_gen2_0|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~5_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_iw[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N34
dffeas \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N22
dffeas \desi1|nios2_gen2_0|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src2[9]~0_combout ),
	.sload(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder_combout  = \desi1|nios2_gen2_0|cpu|Add2~9_sumout 

	.dataa(!\desi1|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \desi1|nios2_gen2_0|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N35
dffeas \desi1|nios2_gen2_0|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~9_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~0_combout  = ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [11] ) ) # ( !\desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [11] ) ) # 
// ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y18_N26
dffeas \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw [14] & ( (\desi1|nios2_gen2_0|cpu|D_iw [16] & (\desi1|nios2_gen2_0|cpu|D_iw [13] & !\desi1|nios2_gen2_0|cpu|D_iw [15])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'h0300010000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw 
// [15] $ (!\desi1|nios2_gen2_0|cpu|D_iw [16])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000001100000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal62~11_combout  & !\desi1|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|Equal0~9_combout  ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal0~11_combout  & 
// (!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & (!\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  & !\desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'h0000800000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~10_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~10_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// (((!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # (\desi1|nios2_gen2_0|cpu|Equal62~7_combout )) # (\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|Equal0~10_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~10_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  ) ) 
// )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal0~10_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFF00FFFFFF7FFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N26
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1~0_combout  = ( \desi1|nios2_gen2_0|cpu|R_valid~q  & ( ((\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & \desi1|nios2_gen2_0|cpu|R_ctrl_br~q )) # (\desi1|nios2_gen2_0|cpu|R_ctrl_retaddr~q ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|R_valid~q  & ( (\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & \desi1|nios2_gen2_0|cpu|R_ctrl_br~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1~0 .lut_mask = 64'h0303030303FF03FF;
defparam \desi1|nios2_gen2_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src1[5]~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src1[5]~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\desi1|nios2_gen2_0|cpu|Add0~13_sumout ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & (\desi1|nios2_gen2_0|cpu|Add0~13_sumout )) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & ((\desi1|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\desi1|nios2_gen2_0|cpu|Add0~13_sumout )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (\desi1|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \desi1|nios2_gen2_0|cpu|Add0~13_sumout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Add0~13_sumout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src1[5]~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src1[5]~5 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \desi1|nios2_gen2_0|cpu|R_src1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N37
dffeas \desi1|nios2_gen2_0|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src1[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[3]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[3]~0_combout  = ( \desi1|nios2_gen2_0|cpu|F_pc [3] & ( \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_valid~q ) # ((!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & 
// ((\desi1|nios2_gen2_0|cpu|Add2~13_sumout ))) # (\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & (\desi1|nios2_gen2_0|cpu|Add0~13_sumout ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|F_pc [3] & ( \desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|W_valid~q  & ((!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ((\desi1|nios2_gen2_0|cpu|Add2~13_sumout ))) # (\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & (\desi1|nios2_gen2_0|cpu|Add0~13_sumout )))) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|F_pc [3] & ( !\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|F_pc [3] & ( !\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( \desi1|nios2_gen2_0|cpu|W_valid~q  ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Add0~13_sumout ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datad(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|F_pc [3]),
	.dataf(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[3]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[3]~0 .lut_mask = 64'h3333FFFF0311CFDD;
defparam \desi1|nios2_gen2_0|cpu|F_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N1
dffeas \desi1|nios2_gen2_0|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N59
dffeas \desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout  = ( !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ((\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ) # (\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & !\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1 .lut_mask = 64'h3000000030F00000;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N14
dffeas \desi1|nios2_gen2_0|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder_combout  = \desi1|nios2_gen2_0|cpu|Add2~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N13
dffeas \desi1|nios2_gen2_0|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~1_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~1_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [13] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [13] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y17_N10
dffeas \desi1|nios2_gen2_0|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [16] & ((!\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [13] & \desi1|nios2_gen2_0|cpu|D_iw [14])) # (\desi1|nios2_gen2_0|cpu|D_iw [15] & ((!\desi1|nios2_gen2_0|cpu|D_iw [14]))))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( 
// (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( 
// (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( 
// (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0002020001000304;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [13] & !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// \desi1|nios2_gen2_0|cpu|D_iw [15])) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw [13] $ 
// (\desi1|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h8008400000880400;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & ((!\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [16] & !\desi1|nios2_gen2_0|cpu|D_iw [14])) # (\desi1|nios2_gen2_0|cpu|D_iw [15] & (!\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( 
// !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [13] & (!\desi1|nios2_gen2_0|cpu|D_iw [15] & \desi1|nios2_gen2_0|cpu|D_iw [16])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h0000080808200800;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~6_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [13] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [12] & (\desi1|nios2_gen2_0|cpu|D_iw [14] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~6 .lut_mask = 64'h0000000001000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw [13] & (\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0001000100000001;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & 
// (!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & !\desi1|nios2_gen2_0|cpu|Equal62~6_combout ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~6_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~12 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~12_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( \desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [3] 
// & !\desi1|nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~12 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~12 .lut_mask = 64'h0000000080000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal0~12_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\desi1|nios2_gen2_0|cpu|Equal62~13_combout  & !\desi1|nios2_gen2_0|cpu|Equal62~12_combout )) ) 
// )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFAAAFAAA00000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal62~7_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal62~9_combout  & !\desi1|nios2_gen2_0|cpu|Equal62~8_combout ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'hAA00AA0000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout )))) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 64'hFFFFFFFFF5F4F5F4;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N32
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout  = ( \desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & !\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( 
// \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q )) 
// ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( !\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & \desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q )) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3 .lut_mask = 64'h0808000008088888;
defparam \desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N2
dffeas \desi1|nios2_gen2_0|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N37
dffeas \desi1|nios2_gen2_0|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~41_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N51
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~7_combout  = ( \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\desi1|nios2_gen2_0|cpu|intr_req~combout  & ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( 
// \desi1|nios2_gen2_0|cpu|intr_req~combout  & ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~7 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y18_N52
dffeas \desi1|nios2_gen2_0|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [4] & (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [0] & 
// \desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~0 .lut_mask = 64'h0000001000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (\desi1|nios2_gen2_0|cpu|D_iw [3] & !\desi1|nios2_gen2_0|cpu|D_iw [0]))) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & (\desi1|nios2_gen2_0|cpu|D_iw [3] & !\desi1|nios2_gen2_0|cpu|D_iw [0]))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0800080004000400;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [13] & ( !\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [15] $ 
// (((!\desi1|nios2_gen2_0|cpu|D_iw [14]))))) # (\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\desi1|nios2_gen2_0|cpu|D_iw [15] & (\desi1|nios2_gen2_0|cpu|D_iw [16] & \desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h2289000000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [1] & ( !\desi1|nios2_gen2_0|cpu|D_iw [0] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [3] & (\desi1|nios2_gen2_0|cpu|D_iw [2] & \desi1|nios2_gen2_0|cpu|D_iw [4])) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_iw [1] & ( !\desi1|nios2_gen2_0|cpu|D_iw [0] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [3] & (!\desi1|nios2_gen2_0|cpu|D_iw [2] & \desi1|nios2_gen2_0|cpu|D_iw [4])) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0808020200000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_alu_sub~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_alu_sub~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( \desi1|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( \desi1|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( (\desi1|nios2_gen2_0|cpu|R_valid~q  & ((\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ) # (\desi1|nios2_gen2_0|cpu|Equal0~0_combout ))) ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( (\desi1|nios2_gen2_0|cpu|R_valid~q  & \desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub~0 .lut_mask = 64'h000F030F0F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N25
dffeas \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N15
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Add2~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N17
dffeas \desi1|nios2_gen2_0|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|Add0~37_sumout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~5_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [1] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [1] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N55
dffeas \desi1|nios2_gen2_0|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_st~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [3] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & \desi1|nios2_gen2_0|cpu|D_iw [0])) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_iw [3] & ( 
// (!\desi1|nios2_gen2_0|cpu|D_iw [1] & \desi1|nios2_gen2_0|cpu|D_iw [0]) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_st~0 .lut_mask = 64'h00AA00AA00880088;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N28
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_stall~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_stall~0_combout  = ( \desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & 
// !\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout )) ) ) # ( !\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (!\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ((!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q )) # (\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ))))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_stall~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_stall~0 .lut_mask = 64'h7400740030003000;
defparam \desi1|nios2_gen2_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|E_src2 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N40
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add3~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add3~3_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( 
// !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add3~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add3~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \desi1|nios2_gen2_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N29
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N41
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add3~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add3~2_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2] ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] $ 
// (\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add3~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add3~2 .lut_mask = 64'hF00FF00F00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N41
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|Add3~2_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add3~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add3~1_combout  = ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3] ) ) # ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3] $ 
// (((\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add3~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add3~1 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \desi1|nios2_gen2_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N47
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|Add3~1_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_stall~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_stall~1_combout  = ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( (!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3])) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_stall~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_stall~1 .lut_mask = 64'hA000A00000000000;
defparam \desi1|nios2_gen2_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N27
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Add3~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Add3~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_stall~1_combout  & ( !\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\desi1|nios2_gen2_0|cpu|E_stall~1_combout  & ( \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Add3~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \desi1|nios2_gen2_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N29
dffeas \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|Add3~0_combout ),
	.asdata(\desi1|nios2_gen2_0|cpu|E_src2 [4]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_stall~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_stall~2_combout  = ( \desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\desi1|nios2_gen2_0|cpu|E_stall~1_combout ) # (\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4])) # 
// (\desi1|nios2_gen2_0|cpu|E_new_inst~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_stall~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_stall~2 .lut_mask = 64'h0000000051555155;
defparam \desi1|nios2_gen2_0|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N44
dffeas \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_new_inst~q  & ( (!\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q )) # (\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  
// & ((!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ))) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_new_inst~q  & ( (!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h00F000F033F033F0;
defparam \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_stall~3 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_stall~3_combout  = ( !\desi1|nios2_gen2_0|cpu|E_stall~2_combout  & ( \desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) # ((!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & 
// !\desi1|nios2_gen2_0|cpu|E_new_inst~q )) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_stall~2_combout  & ( !\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ) # ((!\desi1|nios2_gen2_0|cpu|E_new_inst~q  & 
// ((!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ) # (!\desi1|nios2_gen2_0|cpu|E_stall~0_combout )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|E_stall~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_stall~2_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_stall~3 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_stall~3 .lut_mask = 64'hFFC80000FF880000;
defparam \desi1|nios2_gen2_0|cpu|E_stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_valid_from_R~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( ((\desi1|nios2_gen2_0|cpu|E_new_inst~q  & 
// \desi1|nios2_gen2_0|cpu|R_ctrl_st~q )) # (\desi1|nios2_gen2_0|cpu|R_valid~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) ) # ( 
// \desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( (((\desi1|nios2_gen2_0|cpu|E_new_inst~q  & \desi1|nios2_gen2_0|cpu|R_ctrl_st~q )) # 
// (\desi1|nios2_gen2_0|cpu|R_valid~q )) # (\desi1|nios2_gen2_0|cpu|d_write~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_valid~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_stall~3_combout ),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_valid_from_R~0 .lut_mask = 64'hFFFF1FFFFFFF11FF;
defparam \desi1|nios2_gen2_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N2
dffeas \desi1|nios2_gen2_0|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_valid~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_valid~0_combout  = ( \desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( \desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( (\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & 
// ((!\desi1|nios2_gen2_0|cpu|E_new_inst~q ) # (!\desi1|nios2_gen2_0|cpu|R_ctrl_st~q ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|E_stall~3_combout  & ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & (!\desi1|nios2_gen2_0|cpu|d_write~q  & ((!\desi1|nios2_gen2_0|cpu|E_new_inst~q ) # (!\desi1|nios2_gen2_0|cpu|R_ctrl_st~q )))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|E_new_inst~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|E_stall~3_combout ),
	.dataf(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_valid~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_valid~0 .lut_mask = 64'h0000504000005544;
defparam \desi1|nios2_gen2_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N38
dffeas \desi1|nios2_gen2_0|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_valid .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N22
dffeas \desi1|nios2_gen2_0|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|i_read .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N31
dffeas \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( (\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0])) # (\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N50
dffeas \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  = ( !\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( ((!\desi1|nios2_gen2_0|cpu|i_read~q  & 
// (!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) # (\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|i_read~q ),
	.datab(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h08FF08FF00000000;
defparam \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N8
dffeas \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N30
cyclonev_lcell_comb \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( (\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & 
// (\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (!\desi1|nios2_gen2_0|cpu|i_read~q  & !\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ))) ) ) )

	.dataa(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|i_read~q ),
	.datad(!\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datae(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h1000FFFF0000AAAA;
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N32
dffeas \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N9
cyclonev_lcell_comb \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\desi1|nios2_gen2_0|cpu|i_read~q  & ( (!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (!\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & \desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datad(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00C000C000000000;
defparam \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N11
dffeas \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N21
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|i_read_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|i_read_nxt~0_combout  = ( \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|nios2_gen2_0|cpu|W_valid~q  ) ) # ( !\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\desi1|nios2_gen2_0|cpu|W_valid~q  & \desi1|nios2_gen2_0|cpu|i_read~q ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|i_read_nxt~0 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \desi1|nios2_gen2_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N23
dffeas \desi1|nios2_gen2_0|cpu|i_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|i_read~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|i_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_valid~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_valid~0_combout  = ( \desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\desi1|nios2_gen2_0|cpu|i_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_valid~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_valid~0 .lut_mask = 64'h00000000FF00FF00;
defparam \desi1|nios2_gen2_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N5
dffeas \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~7 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~7_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~7 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~7 .lut_mask = 64'h0000000000800000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~5_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [4] & ( !\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~5 .lut_mask = 64'h0000400000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal0~2_combout  & ( (!\desi1|nios2_gen2_0|cpu|Equal0~8_combout  & !\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hF000F00000000000;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal0~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal0~6_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [2] & ( (\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [1] & (!\desi1|nios2_gen2_0|cpu|D_iw [4] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal0~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal0~6 .lut_mask = 64'h4000000000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~5 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~5_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [12] & ( \desi1|nios2_gen2_0|cpu|D_iw [15] & ( (\desi1|nios2_gen2_0|cpu|D_iw [16] & (!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\desi1|nios2_gen2_0|cpu|D_iw [13] & 
// !\desi1|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~5 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~5 .lut_mask = 64'h0000000040000000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N33
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  = ( \desi1|nios2_gen2_0|cpu|Equal62~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal62~4_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|Equal62~5_combout ) # (\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal62~5_combout ),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal62~4_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h000000005F5FFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout  = ( \desi1|nios2_gen2_0|cpu|Equal0~6_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~6_combout  & ( \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) 
// # ( \desi1|nios2_gen2_0|cpu|Equal0~6_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) # ( !\desi1|nios2_gen2_0|cpu|Equal0~6_combout  & ( !\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( 
// (((!\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ) # (\desi1|nios2_gen2_0|cpu|Equal0~1_combout )) # (\desi1|nios2_gen2_0|cpu|Equal0~5_combout )) # (\desi1|nios2_gen2_0|cpu|Equal0~7_combout ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal0~5_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal0~6_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N50
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y19_N26
dffeas \desi1|nios2_gen2_0|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal133~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal133~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [6] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [9] & (!\desi1|nios2_gen2_0|cpu|D_iw [8] & (!\desi1|nios2_gen2_0|cpu|D_iw [7] & !\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [9]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal133~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal133~0 .lut_mask = 64'h0000000080008000;
defparam \desi1|nios2_gen2_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal132~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal132~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw [8] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [7] & (!\desi1|nios2_gen2_0|cpu|D_iw [6] & (!\desi1|nios2_gen2_0|cpu|D_iw [9] & !\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal132~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \desi1|nios2_gen2_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N18
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal62~14 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal62~14_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|D_iw [13] & ( (\desi1|nios2_gen2_0|cpu|D_iw [12] & (\desi1|nios2_gen2_0|cpu|D_iw [14] & (!\desi1|nios2_gen2_0|cpu|D_iw [15] & 
// \desi1|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal62~14 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal62~14 .lut_mask = 64'h0000000000100000;
defparam \desi1|nios2_gen2_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y17_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_op_wrctl (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_op_wrctl~combout  = ( \desi1|nios2_gen2_0|cpu|Equal62~14_combout  & ( \desi1|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal62~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \desi1|nios2_gen2_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y17_N38
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N13
dffeas \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q  & ( ((!\desi1|nios2_gen2_0|cpu|Equal132~0_combout ) # (!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # (\desi1|nios2_gen2_0|cpu|E_src1 
// [0]) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|E_src1 [0] & (\desi1|nios2_gen2_0|cpu|Equal132~0_combout  & \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(gnd),
	.datac(!\desi1|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h00050005FFF5FFF5;
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N32
dffeas \desi1|nios2_gen2_0|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N54
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|Equal134~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|Equal134~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [7] & ( (!\desi1|nios2_gen2_0|cpu|D_iw [8] & (!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & !\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|Equal134~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|Equal134~0 .lut_mask = 64'h0000C0000000C000;
defparam \desi1|nios2_gen2_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( !\desi1|nios2_gen2_0|cpu|R_ctrl_break~q  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [6] & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (((\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ((!\desi1|nios2_gen2_0|cpu|Equal134~0_combout  & ((\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ))) # (\desi1|nios2_gen2_0|cpu|Equal134~0_combout  & (\desi1|nios2_gen2_0|cpu|E_src1 [0])))))) # 
// (\desi1|nios2_gen2_0|cpu|D_iw [6] & ((((\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ))))) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_break~q  & ( (((\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "on";
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h00FF0F0F04F70F0F;
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N31
dffeas \desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N12
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & 
// (((\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # (\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & ((!\desi1|nios2_gen2_0|cpu|Equal62~13_combout  & ((\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # 
// (\desi1|nios2_gen2_0|cpu|Equal62~13_combout  & (\desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q )))))) ) ) # ( \desi1|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((!\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & (((\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # (\desi1|nios2_gen2_0|cpu|Equal0~0_combout  & (\desi1|nios2_gen2_0|cpu|W_estatus_reg~q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|Equal62~12_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datag(!\desi1|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0001010155454545;
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N14
dffeas \desi1|nios2_gen2_0|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # 
// (\desi1|nios2_gen2_0|cpu|E_src1 [0]))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  & (\desi1|nios2_gen2_0|cpu|E_src1 [0] & (\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \desi1|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q ) # (\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_estatus_reg~q  & ( 
// !\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ( (\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q  & \desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0033CCFF0437C4F7;
defparam \desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N50
dffeas \desi1|nios2_gen2_0|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N37
dffeas \desi1|nios2_gen2_0|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N24
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  = ( !\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & ( !\desi1|nios2_gen2_0|cpu|D_iw [6] & ( (\desi1|nios2_gen2_0|cpu|W_ipending_reg [0] & (!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q  & 
// (!\desi1|nios2_gen2_0|cpu|D_iw [7] & \desi1|nios2_gen2_0|cpu|D_iw [8]))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [8]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0040000000000000;
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout  = ( \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q  & !\desi1|nios2_gen2_0|cpu|D_iw [6]) ) ) ) # 
// ( !\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ( \desi1|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\desi1|nios2_gen2_0|cpu|D_iw [6] & ((!\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ))) # (\desi1|nios2_gen2_0|cpu|D_iw [6] & 
// (!\desi1|nios2_gen2_0|cpu|W_ienable_reg [0])) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ( !\desi1|nios2_gen2_0|cpu|Equal134~0_combout  ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datac(!\desi1|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datae(!\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hFFFF0000F0CCF000;
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N0
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout  = ( \desi1|nios2_gen2_0|cpu|W_status_reg_pie~q  & ( ((!\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ((!\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ))) # 
// (\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & (\desi1|nios2_gen2_0|cpu|W_estatus_reg~q ))) # (\desi1|nios2_gen2_0|cpu|Equal132~0_combout ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q  & ( (!\desi1|nios2_gen2_0|cpu|Equal132~0_combout  & 
// ((!\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & ((!\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ))) # (\desi1|nios2_gen2_0|cpu|Equal133~0_combout  & (\desi1|nios2_gen2_0|cpu|W_estatus_reg~q )))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .lut_mask = 64'h8C048C04BF37BF37;
defparam \desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N2
dffeas \desi1|nios2_gen2_0|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \desi1|pio_minutes_0|data_out[0]~feeder (
// Equation(s):
// \desi1|pio_minutes_0|data_out[0]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_minutes_0|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[0]~feeder .extended_lut = "off";
defparam \desi1|pio_minutes_0|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_minutes_0|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N25
dffeas \desi1|pio_minutes_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_minutes_0|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_minutes_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_0|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N5
dffeas \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_0|data_out [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N59
dffeas \desi1|pio_seconds_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_0|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N51
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder_combout  = ( \desi1|pio_seconds_0|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_seconds_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N52
dffeas \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N3
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [0] & ( ((\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & 
// \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [0])) # (\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [0] & ( 
// (\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0] & \desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_0_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N58
dffeas \desi1|pio_miliseconds_1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder_combout  = ( \desi1|pio_miliseconds_1|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_miliseconds_1|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N40
dffeas \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N40
dffeas \desi1|pio_minutes_1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_minutes_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_minutes_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_minutes_1|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_minutes_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N2
dffeas \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_minutes_1|data_out [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \desi1|pio_seconds_1|data_out[0]~feeder (
// Equation(s):
// \desi1|pio_seconds_1|data_out[0]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|pio_seconds_1|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[0]~feeder .extended_lut = "off";
defparam \desi1|pio_seconds_1|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|pio_seconds_1|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N34
dffeas \desi1|pio_seconds_1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_seconds_1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N8
dffeas \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_seconds_1|data_out [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0] & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]) # 
// (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0] & ( \desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0] & ( 
// (!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]))) 
// ) ) ) # ( \desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0] & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0] & ( (!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0] & 
// ((!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0] 
// & ( !\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0] & ( (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]) ) ) 
// )

	.dataa(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|av_readdata_pre [0]),
	.datab(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|read_latency_shift_reg [0]),
	.datae(!\desi1|mm_interconnect_0|pio_minutes_1_s1_translator|av_readdata_pre [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_seconds_1_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switchSelect[0]~input (
	.i(switchSelect[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switchSelect[0]~input_o ));
// synopsys translate_off
defparam \switchSelect[0]~input .bus_hold = "false";
defparam \switchSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y15_N40
dffeas \desi1|pio_selectmode_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switchSelect[0]~input_o ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_selectmode_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_selectmode_0|readdata[0] .is_wysiwyg = "true";
defparam \desi1|pio_selectmode_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder_combout  = ( \desi1|pio_selectmode_0|readdata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|pio_selectmode_0|readdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N8
dffeas \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \desi1|timer_0|period_l_wr_strobe~2 (
// Equation(s):
// \desi1|timer_0|period_l_wr_strobe~2_combout  = ( !\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( !\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|period_l_wr_strobe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|period_l_wr_strobe~2 .extended_lut = "off";
defparam \desi1|timer_0|period_l_wr_strobe~2 .lut_mask = 64'h3333000000000000;
defparam \desi1|timer_0|period_l_wr_strobe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \desi1|timer_0|force_reload~0 (
// Equation(s):
// \desi1|timer_0|force_reload~0_combout  = ( !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( \desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\desi1|nios2_gen2_0|cpu|W_alu_result [3] & 
// (!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & (\desi1|timer_0|period_l_wr_strobe~0_combout  & \desi1|timer_0|period_l_wr_strobe~2_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.datad(!\desi1|timer_0|period_l_wr_strobe~2_combout ),
	.datae(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|force_reload~0 .extended_lut = "off";
defparam \desi1|timer_0|force_reload~0 .lut_mask = 64'h0000000000040000;
defparam \desi1|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N7
dffeas \desi1|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|force_reload .is_wysiwyg = "true";
defparam \desi1|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N57
cyclonev_lcell_comb \desi1|timer_0|always0~0 (
// Equation(s):
// \desi1|timer_0|always0~0_combout  = ( \desi1|timer_0|counter_is_running~q  & ( \desi1|timer_0|force_reload~q  ) ) # ( !\desi1|timer_0|counter_is_running~q  & ( \desi1|timer_0|force_reload~q  ) ) # ( \desi1|timer_0|counter_is_running~q  & ( 
// !\desi1|timer_0|force_reload~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|timer_0|counter_is_running~q ),
	.dataf(!\desi1|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|always0~0 .extended_lut = "off";
defparam \desi1|timer_0|always0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \desi1|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N28
dffeas \desi1|timer_0|internal_counter[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N0
cyclonev_lcell_comb \desi1|timer_0|Add0~21 (
// Equation(s):
// \desi1|timer_0|Add0~21_sumout  = SUM(( !\desi1|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \desi1|timer_0|Add0~22  = CARRY(( !\desi1|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~21_sumout ),
	.cout(\desi1|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~21 .extended_lut = "off";
defparam \desi1|timer_0|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \desi1|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N48
cyclonev_lcell_comb \desi1|timer_0|internal_counter~5 (
// Equation(s):
// \desi1|timer_0|internal_counter~5_combout  = ( !\desi1|timer_0|Equal0~3_combout  & ( (!\desi1|timer_0|force_reload~q  & !\desi1|timer_0|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~5 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~5 .lut_mask = 64'hC0C0C0C000000000;
defparam \desi1|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N50
dffeas \desi1|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N3
cyclonev_lcell_comb \desi1|timer_0|Add0~17 (
// Equation(s):
// \desi1|timer_0|Add0~17_sumout  = SUM(( !\desi1|timer_0|internal_counter [1] ) + ( VCC ) + ( \desi1|timer_0|Add0~22  ))
// \desi1|timer_0|Add0~18  = CARRY(( !\desi1|timer_0|internal_counter [1] ) + ( VCC ) + ( \desi1|timer_0|Add0~22  ))

	.dataa(!\desi1|timer_0|internal_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~17_sumout ),
	.cout(\desi1|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~17 .extended_lut = "off";
defparam \desi1|timer_0|Add0~17 .lut_mask = 64'h000000000000AAAA;
defparam \desi1|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \desi1|timer_0|internal_counter~4 (
// Equation(s):
// \desi1|timer_0|internal_counter~4_combout  = (!\desi1|timer_0|force_reload~q  & (!\desi1|timer_0|Add0~17_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~17_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~4 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~4 .lut_mask = 64'hC000C000C000C000;
defparam \desi1|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N55
dffeas \desi1|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N6
cyclonev_lcell_comb \desi1|timer_0|Add0~13 (
// Equation(s):
// \desi1|timer_0|Add0~13_sumout  = SUM(( !\desi1|timer_0|internal_counter[2]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~18  ))
// \desi1|timer_0|Add0~14  = CARRY(( !\desi1|timer_0|internal_counter[2]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~13_sumout ),
	.cout(\desi1|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~13 .extended_lut = "off";
defparam \desi1|timer_0|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \desi1|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N51
cyclonev_lcell_comb \desi1|timer_0|internal_counter~3 (
// Equation(s):
// \desi1|timer_0|internal_counter~3_combout  = ( !\desi1|timer_0|Add0~13_sumout  & ( (!\desi1|timer_0|force_reload~q  & !\desi1|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\desi1|timer_0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~3 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~3 .lut_mask = 64'hCC00CC0000000000;
defparam \desi1|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N52
dffeas \desi1|timer_0|internal_counter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N9
cyclonev_lcell_comb \desi1|timer_0|Add0~9 (
// Equation(s):
// \desi1|timer_0|Add0~9_sumout  = SUM(( !\desi1|timer_0|internal_counter [3] ) + ( VCC ) + ( \desi1|timer_0|Add0~14  ))
// \desi1|timer_0|Add0~10  = CARRY(( !\desi1|timer_0|internal_counter [3] ) + ( VCC ) + ( \desi1|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~9_sumout ),
	.cout(\desi1|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~9 .extended_lut = "off";
defparam \desi1|timer_0|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \desi1|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \desi1|timer_0|internal_counter~2 (
// Equation(s):
// \desi1|timer_0|internal_counter~2_combout  = (!\desi1|timer_0|force_reload~q  & (!\desi1|timer_0|Add0~9_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~9_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~2 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~2 .lut_mask = 64'hC000C000C000C000;
defparam \desi1|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N49
dffeas \desi1|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N12
cyclonev_lcell_comb \desi1|timer_0|Add0~5 (
// Equation(s):
// \desi1|timer_0|Add0~5_sumout  = SUM(( \desi1|timer_0|internal_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~10  ))
// \desi1|timer_0|Add0~6  = CARRY(( \desi1|timer_0|internal_counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|internal_counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~5_sumout ),
	.cout(\desi1|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~5 .extended_lut = "off";
defparam \desi1|timer_0|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \desi1|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N9
cyclonev_lcell_comb \desi1|timer_0|internal_counter~1 (
// Equation(s):
// \desi1|timer_0|internal_counter~1_combout  = ( !\desi1|timer_0|force_reload~q  & ( (\desi1|timer_0|Add0~5_sumout  & !\desi1|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|Add0~5_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\desi1|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~1 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~1 .lut_mask = 64'h0F000F0000000000;
defparam \desi1|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N10
dffeas \desi1|timer_0|internal_counter[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N15
cyclonev_lcell_comb \desi1|timer_0|Add0~61 (
// Equation(s):
// \desi1|timer_0|Add0~61_sumout  = SUM(( \desi1|timer_0|internal_counter [5] ) + ( VCC ) + ( \desi1|timer_0|Add0~6  ))
// \desi1|timer_0|Add0~62  = CARRY(( \desi1|timer_0|internal_counter [5] ) + ( VCC ) + ( \desi1|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|timer_0|internal_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~61_sumout ),
	.cout(\desi1|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~61 .extended_lut = "off";
defparam \desi1|timer_0|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \desi1|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \desi1|timer_0|internal_counter~15 (
// Equation(s):
// \desi1|timer_0|internal_counter~15_combout  = ( !\desi1|timer_0|Equal0~3_combout  & ( \desi1|timer_0|Add0~61_sumout  & ( !\desi1|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\desi1|timer_0|Equal0~3_combout ),
	.dataf(!\desi1|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~15 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~15 .lut_mask = 64'h00000000F0F00000;
defparam \desi1|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N56
dffeas \desi1|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|timer_0|internal_counter~15_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N18
cyclonev_lcell_comb \desi1|timer_0|Add0~57 (
// Equation(s):
// \desi1|timer_0|Add0~57_sumout  = SUM(( !\desi1|timer_0|internal_counter [6] ) + ( VCC ) + ( \desi1|timer_0|Add0~62  ))
// \desi1|timer_0|Add0~58  = CARRY(( !\desi1|timer_0|internal_counter [6] ) + ( VCC ) + ( \desi1|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~57_sumout ),
	.cout(\desi1|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~57 .extended_lut = "off";
defparam \desi1|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \desi1|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N45
cyclonev_lcell_comb \desi1|timer_0|internal_counter~14 (
// Equation(s):
// \desi1|timer_0|internal_counter~14_combout  = (!\desi1|timer_0|force_reload~q  & (!\desi1|timer_0|Add0~57_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~57_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~14 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~14 .lut_mask = 64'hC000C000C000C000;
defparam \desi1|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N46
dffeas \desi1|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N21
cyclonev_lcell_comb \desi1|timer_0|Add0~53 (
// Equation(s):
// \desi1|timer_0|Add0~53_sumout  = SUM(( \desi1|timer_0|internal_counter [7] ) + ( VCC ) + ( \desi1|timer_0|Add0~58  ))
// \desi1|timer_0|Add0~54  = CARRY(( \desi1|timer_0|internal_counter [7] ) + ( VCC ) + ( \desi1|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~53_sumout ),
	.cout(\desi1|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~53 .extended_lut = "off";
defparam \desi1|timer_0|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \desi1|timer_0|internal_counter~13 (
// Equation(s):
// \desi1|timer_0|internal_counter~13_combout  = (!\desi1|timer_0|force_reload~q  & (\desi1|timer_0|Add0~53_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~53_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~13 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~13 .lut_mask = 64'h0C000C000C000C00;
defparam \desi1|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N43
dffeas \desi1|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N24
cyclonev_lcell_comb \desi1|timer_0|Add0~49 (
// Equation(s):
// \desi1|timer_0|Add0~49_sumout  = SUM(( !\desi1|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~54  ))
// \desi1|timer_0|Add0~50  = CARRY(( !\desi1|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|internal_counter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~49_sumout ),
	.cout(\desi1|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~49 .extended_lut = "off";
defparam \desi1|timer_0|Add0~49 .lut_mask = 64'h000000000000CCCC;
defparam \desi1|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N15
cyclonev_lcell_comb \desi1|timer_0|internal_counter~12 (
// Equation(s):
// \desi1|timer_0|internal_counter~12_combout  = (!\desi1|timer_0|force_reload~q  & (!\desi1|timer_0|Add0~49_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~49_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~12 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~12 .lut_mask = 64'hC000C000C000C000;
defparam \desi1|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N16
dffeas \desi1|timer_0|internal_counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N27
cyclonev_lcell_comb \desi1|timer_0|Add0~45 (
// Equation(s):
// \desi1|timer_0|Add0~45_sumout  = SUM(( !\desi1|timer_0|internal_counter [9] ) + ( VCC ) + ( \desi1|timer_0|Add0~50  ))
// \desi1|timer_0|Add0~46  = CARRY(( !\desi1|timer_0|internal_counter [9] ) + ( VCC ) + ( \desi1|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|timer_0|internal_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~45_sumout ),
	.cout(\desi1|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~45 .extended_lut = "off";
defparam \desi1|timer_0|Add0~45 .lut_mask = 64'h000000000000FF00;
defparam \desi1|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N12
cyclonev_lcell_comb \desi1|timer_0|internal_counter~11 (
// Equation(s):
// \desi1|timer_0|internal_counter~11_combout  = (!\desi1|timer_0|Equal0~3_combout  & (!\desi1|timer_0|force_reload~q  & !\desi1|timer_0|Add0~45_sumout ))

	.dataa(!\desi1|timer_0|Equal0~3_combout ),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(!\desi1|timer_0|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~11 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~11 .lut_mask = 64'h8800880088008800;
defparam \desi1|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N5
dffeas \desi1|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|timer_0|internal_counter~11_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N30
cyclonev_lcell_comb \desi1|timer_0|Add0~1 (
// Equation(s):
// \desi1|timer_0|Add0~1_sumout  = SUM(( \desi1|timer_0|internal_counter[10]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~46  ))
// \desi1|timer_0|Add0~2  = CARRY(( \desi1|timer_0|internal_counter[10]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~1_sumout ),
	.cout(\desi1|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~1 .extended_lut = "off";
defparam \desi1|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N27
cyclonev_lcell_comb \desi1|timer_0|internal_counter~0 (
// Equation(s):
// \desi1|timer_0|internal_counter~0_combout  = ( \desi1|timer_0|Add0~1_sumout  & ( (!\desi1|timer_0|force_reload~q  & !\desi1|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|force_reload~q ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\desi1|timer_0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~0 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~0 .lut_mask = 64'h00000000F000F000;
defparam \desi1|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N29
dffeas \desi1|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N17
dffeas \desi1|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N6
cyclonev_lcell_comb \desi1|timer_0|Equal0~2 (
// Equation(s):
// \desi1|timer_0|Equal0~2_combout  = ( \desi1|timer_0|internal_counter [8] & ( (\desi1|timer_0|internal_counter [9] & (\desi1|timer_0|internal_counter [6] & (!\desi1|timer_0|internal_counter [7] & !\desi1|timer_0|internal_counter [5]))) ) )

	.dataa(!\desi1|timer_0|internal_counter [9]),
	.datab(!\desi1|timer_0|internal_counter [6]),
	.datac(!\desi1|timer_0|internal_counter [7]),
	.datad(!\desi1|timer_0|internal_counter [5]),
	.datae(gnd),
	.dataf(!\desi1|timer_0|internal_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Equal0~2 .extended_lut = "off";
defparam \desi1|timer_0|Equal0~2 .lut_mask = 64'h0000000010001000;
defparam \desi1|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N11
dffeas \desi1|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N53
dffeas \desi1|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N57
cyclonev_lcell_comb \desi1|timer_0|Equal0~0 (
// Equation(s):
// \desi1|timer_0|Equal0~0_combout  = ( \desi1|timer_0|internal_counter [3] & ( (\desi1|timer_0|internal_counter [2] & (\desi1|timer_0|internal_counter [1] & \desi1|timer_0|internal_counter [0])) ) )

	.dataa(!\desi1|timer_0|internal_counter [2]),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [1]),
	.datad(!\desi1|timer_0|internal_counter [0]),
	.datae(gnd),
	.dataf(!\desi1|timer_0|internal_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Equal0~0 .extended_lut = "off";
defparam \desi1|timer_0|Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \desi1|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N1
dffeas \desi1|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N33
cyclonev_lcell_comb \desi1|timer_0|Add0~41 (
// Equation(s):
// \desi1|timer_0|Add0~41_sumout  = SUM(( \desi1|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~2  ))
// \desi1|timer_0|Add0~42  = CARRY(( \desi1|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \desi1|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~41_sumout ),
	.cout(\desi1|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~41 .extended_lut = "off";
defparam \desi1|timer_0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N33
cyclonev_lcell_comb \desi1|timer_0|internal_counter~10 (
// Equation(s):
// \desi1|timer_0|internal_counter~10_combout  = (\desi1|timer_0|Add0~41_sumout  & (!\desi1|timer_0|force_reload~q  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(!\desi1|timer_0|Add0~41_sumout ),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~10 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~10 .lut_mask = 64'h4400440044004400;
defparam \desi1|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N34
dffeas \desi1|timer_0|internal_counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N36
cyclonev_lcell_comb \desi1|timer_0|Add0~37 (
// Equation(s):
// \desi1|timer_0|Add0~37_sumout  = SUM(( \desi1|timer_0|internal_counter [12] ) + ( VCC ) + ( \desi1|timer_0|Add0~42  ))
// \desi1|timer_0|Add0~38  = CARRY(( \desi1|timer_0|internal_counter [12] ) + ( VCC ) + ( \desi1|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~37_sumout ),
	.cout(\desi1|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~37 .extended_lut = "off";
defparam \desi1|timer_0|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \desi1|timer_0|internal_counter~9 (
// Equation(s):
// \desi1|timer_0|internal_counter~9_combout  = (!\desi1|timer_0|force_reload~q  & (\desi1|timer_0|Add0~37_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~37_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~9 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~9 .lut_mask = 64'h0C000C000C000C00;
defparam \desi1|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N31
dffeas \desi1|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N39
cyclonev_lcell_comb \desi1|timer_0|Add0~33 (
// Equation(s):
// \desi1|timer_0|Add0~33_sumout  = SUM(( \desi1|timer_0|internal_counter [13] ) + ( VCC ) + ( \desi1|timer_0|Add0~38  ))
// \desi1|timer_0|Add0~34  = CARRY(( \desi1|timer_0|internal_counter [13] ) + ( VCC ) + ( \desi1|timer_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~33_sumout ),
	.cout(\desi1|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~33 .extended_lut = "off";
defparam \desi1|timer_0|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \desi1|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N3
cyclonev_lcell_comb \desi1|timer_0|internal_counter~8 (
// Equation(s):
// \desi1|timer_0|internal_counter~8_combout  = (!\desi1|timer_0|force_reload~q  & (\desi1|timer_0|Add0~33_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~33_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~8 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~8 .lut_mask = 64'h0C000C000C000C00;
defparam \desi1|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N4
dffeas \desi1|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N42
cyclonev_lcell_comb \desi1|timer_0|Add0~29 (
// Equation(s):
// \desi1|timer_0|Add0~29_sumout  = SUM(( !\desi1|timer_0|internal_counter [14] ) + ( VCC ) + ( \desi1|timer_0|Add0~34  ))
// \desi1|timer_0|Add0~30  = CARRY(( !\desi1|timer_0|internal_counter [14] ) + ( VCC ) + ( \desi1|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|timer_0|internal_counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~29_sumout ),
	.cout(\desi1|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~29 .extended_lut = "off";
defparam \desi1|timer_0|Add0~29 .lut_mask = 64'h000000000000FF00;
defparam \desi1|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \desi1|timer_0|internal_counter~7 (
// Equation(s):
// \desi1|timer_0|internal_counter~7_combout  = ( !\desi1|timer_0|force_reload~q  & ( !\desi1|timer_0|Add0~29_sumout  & ( !\desi1|timer_0|Equal0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\desi1|timer_0|force_reload~q ),
	.dataf(!\desi1|timer_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~7 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~7 .lut_mask = 64'hF0F0000000000000;
defparam \desi1|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N35
dffeas \desi1|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N45
cyclonev_lcell_comb \desi1|timer_0|Add0~25 (
// Equation(s):
// \desi1|timer_0|Add0~25_sumout  = SUM(( !\desi1|timer_0|internal_counter [15] ) + ( VCC ) + ( \desi1|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\desi1|timer_0|internal_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\desi1|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\desi1|timer_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Add0~25 .extended_lut = "off";
defparam \desi1|timer_0|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \desi1|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \desi1|timer_0|internal_counter~6 (
// Equation(s):
// \desi1|timer_0|internal_counter~6_combout  = (!\desi1|timer_0|force_reload~q  & (!\desi1|timer_0|Add0~25_sumout  & !\desi1|timer_0|Equal0~3_combout ))

	.dataa(gnd),
	.datab(!\desi1|timer_0|force_reload~q ),
	.datac(!\desi1|timer_0|Add0~25_sumout ),
	.datad(!\desi1|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|internal_counter~6 .extended_lut = "off";
defparam \desi1|timer_0|internal_counter~6 .lut_mask = 64'hC000C000C000C000;
defparam \desi1|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N2
dffeas \desi1|timer_0|internal_counter[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N35
dffeas \desi1|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \desi1|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N24
cyclonev_lcell_comb \desi1|timer_0|Equal0~1 (
// Equation(s):
// \desi1|timer_0|Equal0~1_combout  = ( !\desi1|timer_0|internal_counter [12] & ( (\desi1|timer_0|internal_counter[15]~DUPLICATE_q  & (!\desi1|timer_0|internal_counter [13] & (!\desi1|timer_0|internal_counter [11] & \desi1|timer_0|internal_counter [14]))) ) 
// )

	.dataa(!\desi1|timer_0|internal_counter[15]~DUPLICATE_q ),
	.datab(!\desi1|timer_0|internal_counter [13]),
	.datac(!\desi1|timer_0|internal_counter [11]),
	.datad(!\desi1|timer_0|internal_counter [14]),
	.datae(gnd),
	.dataf(!\desi1|timer_0|internal_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Equal0~1 .extended_lut = "off";
defparam \desi1|timer_0|Equal0~1 .lut_mask = 64'h0040004000000000;
defparam \desi1|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \desi1|timer_0|Equal0~3 (
// Equation(s):
// \desi1|timer_0|Equal0~3_combout  = ( \desi1|timer_0|Equal0~0_combout  & ( \desi1|timer_0|Equal0~1_combout  & ( (!\desi1|timer_0|internal_counter [10] & (\desi1|timer_0|Equal0~2_combout  & !\desi1|timer_0|internal_counter [4])) ) ) )

	.dataa(!\desi1|timer_0|internal_counter [10]),
	.datab(!\desi1|timer_0|Equal0~2_combout ),
	.datac(gnd),
	.datad(!\desi1|timer_0|internal_counter [4]),
	.datae(!\desi1|timer_0|Equal0~0_combout ),
	.dataf(!\desi1|timer_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|Equal0~3 .extended_lut = "off";
defparam \desi1|timer_0|Equal0~3 .lut_mask = 64'h0000000000002200;
defparam \desi1|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \desi1|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|timer_0|Equal0~3_combout ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \desi1|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N7
dffeas \desi1|timer_0|timeout_occurred~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|timeout_occurred~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|timeout_occurred~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|timer_0|timeout_occurred~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N21
cyclonev_lcell_comb \desi1|timer_0|timeout_occurred~0 (
// Equation(s):
// \desi1|timer_0|timeout_occurred~0_combout  = ( \desi1|timer_0|Equal0~3_combout  & ( (\desi1|timer_0|delayed_unxcounter_is_zeroxx0~q  & !\desi1|timer_0|timeout_occurred~DUPLICATE_q ) ) ) # ( !\desi1|timer_0|Equal0~3_combout  & ( 
// !\desi1|timer_0|timeout_occurred~DUPLICATE_q  ) )

	.dataa(!\desi1|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|timer_0|timeout_occurred~DUPLICATE_q ),
	.datae(!\desi1|timer_0|Equal0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \desi1|timer_0|timeout_occurred~0 .lut_mask = 64'hFF005500FF005500;
defparam \desi1|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \desi1|timer_0|period_l_wr_strobe~1 (
// Equation(s):
// \desi1|timer_0|period_l_wr_strobe~1_combout  = ( !\desi1|mm_interconnect_0|router|src_channel[1]~0_combout  & ( \desi1|mm_interconnect_0|router|src_channel[1]~3_combout  & ( (!\desi1|mm_interconnect_0|router|Equal2~3_combout  & 
// (\desi1|timer_0|period_l_wr_strobe~0_combout  & (\desi1|mm_interconnect_0|router|Equal1~1_combout  & !\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\desi1|mm_interconnect_0|router|Equal2~3_combout ),
	.datab(!\desi1|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\desi1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\desi1|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\desi1|mm_interconnect_0|router|src_channel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|period_l_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|period_l_wr_strobe~1 .extended_lut = "off";
defparam \desi1|timer_0|period_l_wr_strobe~1 .lut_mask = 64'h0000000002000000;
defparam \desi1|timer_0|period_l_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N6
cyclonev_lcell_comb \desi1|timer_0|timeout_occurred~1 (
// Equation(s):
// \desi1|timer_0|timeout_occurred~1_combout  = ( \desi1|timer_0|period_l_wr_strobe~1_combout  & ( (!\desi1|timer_0|timeout_occurred~0_combout  & (((!\desi1|timer_0|read_mux_out[1]~0_combout ) # (!\desi1|timer_0|period_l_wr_strobe~2_combout )) # 
// (\desi1|nios2_gen2_0|cpu|W_alu_result [2]))) ) ) # ( !\desi1|timer_0|period_l_wr_strobe~1_combout  & ( !\desi1|timer_0|timeout_occurred~0_combout  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datab(!\desi1|timer_0|read_mux_out[1]~0_combout ),
	.datac(!\desi1|timer_0|period_l_wr_strobe~2_combout ),
	.datad(!\desi1|timer_0|timeout_occurred~0_combout ),
	.datae(gnd),
	.dataf(!\desi1|timer_0|period_l_wr_strobe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \desi1|timer_0|timeout_occurred~1 .lut_mask = 64'hFF00FF00FD00FD00;
defparam \desi1|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N8
dffeas \desi1|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \desi1|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \desi1|timer_0|control_register~0 (
// Equation(s):
// \desi1|timer_0|control_register~0_combout  = ( \desi1|timer_0|control_register~q  & ( \desi1|timer_0|period_l_wr_strobe~1_combout  & ( (!\desi1|timer_0|period_l_wr_strobe~2_combout ) # ((!\desi1|nios2_gen2_0|cpu|W_alu_result [2]) # 
// ((!\desi1|timer_0|read_mux_out[1]~0_combout ) # (\desi1|nios2_gen2_0|cpu|d_writedata [0]))) ) ) ) # ( !\desi1|timer_0|control_register~q  & ( \desi1|timer_0|period_l_wr_strobe~1_combout  & ( (\desi1|timer_0|period_l_wr_strobe~2_combout  & 
// (\desi1|nios2_gen2_0|cpu|W_alu_result [2] & (\desi1|nios2_gen2_0|cpu|d_writedata [0] & \desi1|timer_0|read_mux_out[1]~0_combout ))) ) ) ) # ( \desi1|timer_0|control_register~q  & ( !\desi1|timer_0|period_l_wr_strobe~1_combout  ) )

	.dataa(!\desi1|timer_0|period_l_wr_strobe~2_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datac(!\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.datad(!\desi1|timer_0|read_mux_out[1]~0_combout ),
	.datae(!\desi1|timer_0|control_register~q ),
	.dataf(!\desi1|timer_0|period_l_wr_strobe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|control_register~0 .extended_lut = "off";
defparam \desi1|timer_0|control_register~0 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \desi1|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N25
dffeas \desi1|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|control_register .is_wysiwyg = "true";
defparam \desi1|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \desi1|timer_0|read_mux_out[0]~1 (
// Equation(s):
// \desi1|timer_0|read_mux_out[0]~1_combout  = ( \desi1|timer_0|control_register~q  & ( (\desi1|timer_0|read_mux_out[1]~0_combout  & ((\desi1|nios2_gen2_0|cpu|W_alu_result [2]) # (\desi1|timer_0|timeout_occurred~q ))) ) ) # ( 
// !\desi1|timer_0|control_register~q  & ( (\desi1|timer_0|read_mux_out[1]~0_combout  & (\desi1|timer_0|timeout_occurred~q  & !\desi1|nios2_gen2_0|cpu|W_alu_result [2])) ) )

	.dataa(gnd),
	.datab(!\desi1|timer_0|read_mux_out[1]~0_combout ),
	.datac(!\desi1|timer_0|timeout_occurred~q ),
	.datad(!\desi1|nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\desi1|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|timer_0|read_mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|timer_0|read_mux_out[0]~1 .extended_lut = "off";
defparam \desi1|timer_0|read_mux_out[0]~1 .lut_mask = 64'h0300030003330333;
defparam \desi1|timer_0|read_mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N10
dffeas \desi1|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|timer_0|read_mux_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \desi1|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N44
dffeas \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|timer_0|readdata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y13_N29
dffeas \desi1|pio_start_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\start~input_o ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_start_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_start_0|readdata[0] .is_wysiwyg = "true";
defparam \desi1|pio_start_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N46
dffeas \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_start_0|readdata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = ( \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0] & ( 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0] & (!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]) # 
// (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0] & ( 
// (!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0] & ((!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]))) ) ) 
// ) # ( \desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( !\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0] & ( (!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( 
// !\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0] & ( (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]) # (!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|av_readdata_pre [0]),
	.datac(!\desi1|mm_interconnect_0|pio_selectmode_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\desi1|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\desi1|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\desi1|mm_interconnect_0|pio_start_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N17
dffeas \desi1|pio_miliseconds_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[0] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N40
dffeas \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_miliseconds_0|data_out [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \stop~input (
	.i(stop),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stop~input_o ));
// synopsys translate_off
defparam \stop~input .bus_hold = "false";
defparam \stop~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y17_N52
dffeas \desi1|pio_stop_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\stop~input_o ),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|pio_start_0|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_stop_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_stop_0|readdata[0] .is_wysiwyg = "true";
defparam \desi1|pio_stop_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N44
dffeas \desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|pio_stop_0|readdata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N42
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = ( \desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0] & ( ((\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [0])) # (\desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre [0]) ) ) # ( !\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(gnd),
	.datab(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\desi1|mm_interconnect_0|pio_miliseconds_0_s1_translator|av_readdata_pre [0]),
	.datad(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\desi1|mm_interconnect_0|pio_stop_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3 .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 64'h0303030303FF03FF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \desi1|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \desi1|mm_interconnect_0|rsp_mux|src_data [0] = ( \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( \desi1|ram_0|the_altsyncram|auto_generated|q_a [0] ) ) # ( !\desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( 
// \desi1|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (((!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # (!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout )) # (\desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout )) # 
// (\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [0] ) ) # ( 
// !\desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( !\desi1|ram_0|the_altsyncram|auto_generated|q_a [0] & ( ((!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # (!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout )) # 
// (\desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) ) ) )

	.dataa(!\desi1|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datac(!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datad(!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datae(!\desi1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.dataf(!\desi1|ram_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hFFF3FFFFFFF7FFFF;
defparam \desi1|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N13
dffeas \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\desi1|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\desi1|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N42
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\desi1|nios2_gen2_0|cpu|W_alu_result [0])))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\desi1|nios2_gen2_0|cpu|W_cmp_result~q )))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) ) # ( \desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\desi1|nios2_gen2_0|cpu|W_control_rd_data [0])))) # (\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\desi1|nios2_gen2_0|cpu|W_cmp_result~q )))) # 
// (\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((((\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\desi1|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datac(!\desi1|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.datad(!\desi1|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\desi1|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.datag(!\desi1|nios2_gen2_0|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder_combout  = ( \desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|E_src1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|E_src1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N10
dffeas \desi1|nios2_gen2_0|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|E_src1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\desi1|nios2_gen2_0|cpu|E_src1[22]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y17_N37
dffeas \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout  = ( \desi1|nios2_gen2_0|cpu|W_ienable_reg [0] & ( \desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & ( ((!\desi1|nios2_gen2_0|cpu|D_iw [6]) # ((!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE_q ) # 
// (!\desi1|nios2_gen2_0|cpu|Equal134~0_combout ))) # (\desi1|nios2_gen2_0|cpu|E_src1 [0]) ) ) ) # ( !\desi1|nios2_gen2_0|cpu|W_ienable_reg [0] & ( \desi1|nios2_gen2_0|cpu|E_valid_from_R~q  & ( (\desi1|nios2_gen2_0|cpu|E_src1 [0] & 
// (\desi1|nios2_gen2_0|cpu|D_iw [6] & (\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE_q  & \desi1|nios2_gen2_0|cpu|Equal134~0_combout ))) ) ) ) # ( \desi1|nios2_gen2_0|cpu|W_ienable_reg [0] & ( !\desi1|nios2_gen2_0|cpu|E_valid_from_R~q  ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\desi1|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.dataf(!\desi1|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N46
dffeas \desi1|nios2_gen2_0|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N36
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout  = ( \desi1|timer_0|timeout_occurred~DUPLICATE_q  & ( (\desi1|nios2_gen2_0|cpu|W_ienable_reg [0] & \desi1|timer_0|control_register~q ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datac(!\desi1|timer_0|control_register~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|timer_0|timeout_occurred~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h0000000003030303;
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N38
dffeas \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|intr_req (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|intr_req~combout  = ( \desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q  & ( \desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|intr_req .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|intr_req .lut_mask = 64'h0000000000FF00FF;
defparam \desi1|nios2_gen2_0|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N3
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|F_iw~6 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|F_iw~6_combout  = ( \desi1|rom_0|the_altsyncram|auto_generated|q_a [3] ) # ( !\desi1|rom_0|the_altsyncram|auto_generated|q_a [3] & ( \desi1|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\desi1|nios2_gen2_0|cpu|intr_req~combout ),
	.datae(gnd),
	.dataf(!\desi1|rom_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|F_iw~6 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|F_iw~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \desi1|nios2_gen2_0|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N4
dffeas \desi1|nios2_gen2_0|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N45
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  = ( \desi1|nios2_gen2_0|cpu|D_iw [2] & ( \desi1|nios2_gen2_0|cpu|D_iw [1] & ( (!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\desi1|nios2_gen2_0|cpu|D_iw [3]) # 
// ((!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # (!\desi1|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\desi1|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\desi1|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h000000000000CCC8;
defparam \desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N30
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  = ( !\desi1|nios2_gen2_0|cpu|Equal0~12_combout  & ( (!\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & !\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ) ) )

	.dataa(gnd),
	.datab(!\desi1|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\desi1|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N48
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|D_wr_dst_reg (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~combout  = ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout  & ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  & ( \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout  & ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  & ( \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout  & ( 
// !\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  & ( \desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout  & ( !\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  & ( 
// (\desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  & (((\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout ) # (\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout )) # (\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ))) ) ) )

	.dataa(!\desi1|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.datab(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.datac(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout ),
	.datae(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout ),
	.dataf(!\desi1|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg .lut_mask = 64'h1555555555555555;
defparam \desi1|nios2_gen2_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y18_N50
dffeas \desi1|nios2_gen2_0|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N39
cyclonev_lcell_comb \desi1|nios2_gen2_0|cpu|W_rf_wren (
// Equation(s):
// \desi1|nios2_gen2_0|cpu|W_rf_wren~combout  = ( \desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \desi1|nios2_gen2_0|cpu|W_valid~q  ) ) # ( !\desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \desi1|nios2_gen2_0|cpu|W_valid~q  & ( \desi1|rst_controller|r_sync_rst~q  ) 
// ) ) # ( \desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( !\desi1|nios2_gen2_0|cpu|W_valid~q  & ( \desi1|rst_controller|r_sync_rst~q  ) ) ) # ( !\desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( !\desi1|nios2_gen2_0|cpu|W_valid~q  & ( 
// \desi1|rst_controller|r_sync_rst~q  ) ) )

	.dataa(!\desi1|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\desi1|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.dataf(!\desi1|nios2_gen2_0|cpu|W_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\desi1|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|W_rf_wren .extended_lut = "off";
defparam \desi1|nios2_gen2_0|cpu|W_rf_wren .lut_mask = 64'h555555555555FFFF;
defparam \desi1|nios2_gen2_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N50
dffeas \desi1|nios2_gen2_0|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|Design1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|nios2_gen2_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \desi1|nios2_gen2_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N16
dffeas \desi1|pio_miliseconds_0|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N25
dffeas \desi1|pio_miliseconds_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_miliseconds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_0|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N7
dffeas \desi1|pio_miliseconds_1|data_out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\desi1|pio_miliseconds_1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\desi1|pio_miliseconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_miliseconds_1|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_miliseconds_1|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \desi1|pio_miliseconds_1|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N10
dffeas \desi1|pio_seconds_1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\desi1|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\desi1|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\desi1|pio_seconds_1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\desi1|pio_seconds_1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \desi1|pio_seconds_1|data_out[5] .is_wysiwyg = "true";
defparam \desi1|pio_seconds_1|data_out[5] .power_up = "low";
// synopsys translate_on

endmodule
