/* main.c
 * Created 11/25/15 by Nishant Pol
 * 16-450/16-474 Robotics Capstone
 * CAN Bus Prototype
 *
 * Code Composer v6
 * MSP430G2553IPW28
 *
 * Revision History
 * 6/10/15: Nishant Pol
 * - Initial release for eInsights Live Pressure Sensor
 * 11/25/15: Nishant Pol
 * - Repurposed code for RoboCapstone Bus Prototype
 * 1/24/16: Nishant Pol
 * - Updated CS to reflect new pinout
 * 3/17/16: Nishant Pol
 * - Added for final RoboCapstone code
 *
 * SPI Pinout to CAN Transciever (MCP2515)
 * Uses USCIB0 on MSP430G2553
 * P1.5: SCK
 * P3.7: CS (active low)
 * P1.6: MISO
 * P1.7: MOSI
 */
#include "spi.h"

/* SPI Datastructure
 * Stores data and config relevant to current transaction
 */



volatile struct SPI_data_struct SPI_data = {
	.tx_bytes = {0},
	.rx_bytes = {0},
	.tx_ptr = 0,
	.rx_ptr = 0,
	.num_bytes = 0,
	.in_use_flag = 0,
	.data_ready = 0
};

/* Setup SPI as Master on USCI_B0
 * Clock Source: SMCLK (DCO at ~1MHz)
 * idle: When idle, clock is low (0) or high (1)
 * edge: write bus on idle-active (0) or active-idle (1) edge
 */
void USCIB0_SPI_setup(uint8_t idle, uint8_t edge){
	//Hold USCI in reset for setup
	UCB0CTL1 |= UCSWRST;

	UCB0CTL0 = (edge<<7) |	//Clock phase
			   (idle<<6) | 	//Clock polarity
			   UCMSB     |	//MSB first
			   UCMST     |	//Master
			   UCMODE_0;	//3-pin SPI

	UCB0CTL1 = UCSSEL_2  |	//Source from SMCLK
			   UCSWRST;		//Keep USCI in reset

	UCB0BR0 = 16;			//No divider, run at ~1MHz
	//TODO: Check if UCB0BR0 can be 0 or 1

	//Enable use of SPI pins MOSI, MISO, SCK
	P1SEL |= BIT5 | BIT6 | BIT7;
	P1SEL2 |= BIT5 | BIT6 | BIT7;

	//CS on P3.7, set output high (disabled)
	P3DIR |= BIT7;
	SPI_CS_DEASSERT;

	UCB0CTL1 &= ~UCSWRST;	//Release USCI from Reset
	return;
}

/* SM loads SPI datastructure, start transaction
 *
 */
void init_SPI_transac(uint8_t *tx_bytes, uint8_t num_bytes){
	//TODO: Check if datastructure already in use
	SPI_data.in_use_flag = 1;
	uint8_t i;
	for(i = 0; i < num_bytes; i++){			//Copy Tx data to SPI datastructure
		SPI_data.tx_bytes[i] = tx_bytes[i];
	}
	SPI_data.num_bytes = num_bytes;			//Copy Transaction size to SPI datastructure
	SPI_data.tx_ptr = 0;					//Reset pointers
	SPI_data.rx_ptr = 0;
	SPI_CS_ASSERT;
	IE2 |= UCB0TXIE | UCB0RXIE;				//Enable SPI interrupts


	return;
}

/* SM gets recieved data, releases SPI datastructure
 *
 */
uint8_t get_SPI_rx_data(uint8_t *rx_data){
	uint8_t i;
	for(i = 0; i < SPI_data.num_bytes; i++){	//Copy data
		rx_data[i] = SPI_data.rx_bytes[i];
	}
	IE2 &= ~(UCB0TXIE | UCB0RXIE);				//Disable SPI interrupts
	SPI_data.data_ready = 0;
	SPI_data.in_use_flag = 0;						//Release SPI datastructure
	return SPI_data.num_bytes;
}

/* SM releases SPI datastructure without copying received data
 *
 */
void end_SPI_transac(void){
	IE2 &= ~(UCB0TXIE | UCB0RXIE);				//Disable SPI interrupts
	SPI_data.data_ready = 0;
	SPI_data.in_use_flag = 0;						//Release SPI datastructure
	return;
}

/* SM can poll SPI with this function to see if SPI is in use
 *
 */
uint8_t is_spi_busy(void){
	return SPI_data.in_use_flag;
}

uint8_t is_spi_rx_ready(void){
	return SPI_data.data_ready;
}





