
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock core_clk
Latency      CRPR       Skew
__dut__.__uuf__.core_grant_reg_1_/CLK ^
5.411788
__dut__.__uuf__.core_RAM128/RAM.SLICE_16[4].RAM16.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[3].genblk1.STORAGE/GATE v
9.278120   -0.348696    -4.215028

