\doxysubsubsubsection{ADC Delay Between 2 Sampling Phases}
\hypertarget{group__ADC__delay__between__2__sampling__phases}{}\label{group__ADC__delay__between__2__sampling__phases}\index{ADC Delay Between 2 Sampling Phases@{ADC Delay Between 2 Sampling Phases}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gaf809f893a5fb22f6003d7248e484a991}\label{group__ADC__delay__between__2__sampling__phases_gaf809f893a5fb22f6003d7248e484a991} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES}~0x00000000U
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga3d731370a25ed30d8c1dae716d14b8bf}\label{group__ADC__delay__between__2__sampling__phases_ga3d731370a25ed30d8c1dae716d14b8bf} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}})
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga630f7e758937ff7d1705ef4894227f08}\label{group__ADC__delay__between__2__sampling__phases_ga630f7e758937ff7d1705ef4894227f08} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}})
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga4a36c5233614aa76e4d911677c26067b}\label{group__ADC__delay__between__2__sampling__phases_ga4a36c5233614aa76e4d911677c26067b} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga504d458d630d8517836cc71e759af58f}\label{group__ADC__delay__between__2__sampling__phases_ga504d458d630d8517836cc71e759af58f} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}})
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gad92dea71b0ad43af8ac0cee79ca9c6ec}\label{group__ADC__delay__between__2__sampling__phases_gad92dea71b0ad43af8ac0cee79ca9c6ec} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+10\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gaac0a9a4fb75f8f22f4c9f6c637f78d37}\label{group__ADC__delay__between__2__sampling__phases_gaac0a9a4fb75f8f22f4c9f6c637f78d37} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+11\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga2d6ed6a9d98c79f4160fe7005fbb9eba}\label{group__ADC__delay__between__2__sampling__phases_ga2d6ed6a9d98c79f4160fe7005fbb9eba} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+12\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gae9dc984b6264e89f3291e9422d7030a6}\label{group__ADC__delay__between__2__sampling__phases_gae9dc984b6264e89f3291e9422d7030a6} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+13\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}})
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gaf1c28381b7c3640ade9b16a4418996c4}\label{group__ADC__delay__between__2__sampling__phases_gaf1c28381b7c3640ade9b16a4418996c4} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+14\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga168494ac34dad42ee342aebcdfd1808c}\label{group__ADC__delay__between__2__sampling__phases_ga168494ac34dad42ee342aebcdfd1808c} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+15\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gaf994387c40bf4b9ee52be8c785bd221f}\label{group__ADC__delay__between__2__sampling__phases_gaf994387c40bf4b9ee52be8c785bd221f} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+16\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_gaba99083f97b9869ad8397a04601ad1cb}\label{group__ADC__delay__between__2__sampling__phases_gaba99083f97b9869ad8397a04601ad1cb} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+17\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga3d4626768769515ca85ead5834564dd4}\label{group__ADC__delay__between__2__sampling__phases_ga3d4626768769515ca85ead5834564dd4} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+18\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga261b9cf07c6e2c6afd7327a629854408}\label{group__ADC__delay__between__2__sampling__phases_ga261b9cf07c6e2c6afd7327a629854408} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+19\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}))
\item 
\Hypertarget{group__ADC__delay__between__2__sampling__phases_ga1a15072ba873631146f76de174ec66ab}\label{group__ADC__delay__between__2__sampling__phases_ga1a15072ba873631146f76de174ec66ab} 
\#define {\bfseries ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+20\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
