Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Nov 18 14:23:45 2019
| Host         : DESKTOP-KDNOE8T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_FFT_control_sets_placed.rpt
| Design       : Top_FFT
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             192 |           50 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             499 |          170 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | valid_IBUF    | cnt0/cnt[5]_i_1_n_0 |                5 |              8 |
|  clk_IBUF_BUFG | stage6/sr_out |                     |               11 |             44 |
|  clk_IBUF_BUFG | valid_IBUF    |                     |               78 |            296 |
|  clk_IBUF_BUFG | valid_IBUF    | stage5/sr0/SR[0]    |              165 |            491 |
+----------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


