date mon nov gmt server ncsa content type text html last modified sun oct gmt content length class projects class projects vlsi systems design cs co designed simulated chip implementing directory controller shared memory multiprocessor design performed gate standard cell level using m gate level expression language autologic logic synthesis tool suite mentor graphics shubu mukherjee subbarao palacharla steve reinhardt uniprocessor computer architecture cs evaluated efficacy named state register file nsrf mit essentially cache registers belonging many different contexts nsrf designed multithreaded parallel computer replacing fixed number separate register files present typical multithreaded architecture project examined utility nsrf uniprocessor running several unrelated contexts simulation strategy involved extracting register references number running programs passing references cache simulator evaluation involved varying number contexts time slice length nsrf size nsrf associativity determining resultant miss ratios jignesh patel parallel computer architecture cs measured performance various implementations software synchronization methods shared memory multiprocessors locks barriers message passing multicomputers barriers evaluation involved measuring performance synchronization kernels sequent symmetry multiprocessor intel ipsc multicomputer po yung chang parallel computing computational science cs parallelized nas parallel benchmark applu computational fluid dynamics simulation code porting data parallel cm fortran cm porting sequent symmetry evaluation involved running sequential parallel versions code measuring speedup varying numbers processors james puthukattukaran phil stephenson database design cs implemented major components database management system given specification components implemented included paged file layer unordered file layer access methods layer b tree implementation front end layer interprets sql commands olubunmi odumade back home page last updated october