

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling samplingc9f057f70c81d8caa869221fb6285a4d  /home/burak/Documents/simMain/hybridsort
Extracting PTX file and ptxas options    1: hybridsort.1.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    2: hybridsort.2.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    3: hybridsort.3.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/burak/Documents/simMain/hybridsort
self exe links to: /home/burak/Documents/simMain/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/burak/Documents/simMain/hybridsort
Running md5sum using "md5sum /home/burak/Documents/simMain/hybridsort "
self exe links to: /home/burak/Documents/simMain/hybridsort
Extracting specific PTX file named hybridsort.1.sm_75.ptx 
Extracting specific PTX file named hybridsort.2.sm_75.ptx 
Extracting specific PTX file named hybridsort.3.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z19histogram1024KernelPjPfffi : hostFun 0x0x556a06824d78, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hybridsort.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "texPivot" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11bucketcountPfPiPjiE8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bucketcountPfPiPji'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18bucketprefixoffsetPjS_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10bucketsortPfPiS_iPjS1_E8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10bucketsortPfPiS_iPjS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19histogram1024KernelPjPfffiE6s_Hist" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19histogram1024KernelPjPfffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.1.sm_75.ptx
GPGPU-Sim PTX: Parsing hybridsort.2.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "txt" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating constant region for "constStartAddr" from 0x180 to 0x1184 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "finalStartAddr" from 0x1200 to 0x2204 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "nullElems" from 0x2280 to 0x3280 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z14mergeSortFirstP6float4i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z13mergeSortPassP6float4ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9mergepackPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.2.sm_75.ptx
GPGPU-Sim PTX: Parsing hybridsort.3.sm_75.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.3.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z19histogram1024KernelPjPfffi' : regs=19, lmem=0, smem=12288, cmem=380
GPGPU-Sim PTX: Kernel '_Z10bucketsortPfPiS_iPjS1_' : regs=14, lmem=0, smem=4096, cmem=400
GPGPU-Sim PTX: Kernel '_Z18bucketprefixoffsetPjS_i' : regs=41, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z11bucketcountPfPiPji' : regs=16, lmem=0, smem=4096, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.2.sm_75.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=12296
GPGPU-Sim PTX: Kernel '_Z9mergepackPfS_' : regs=10, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z13mergeSortPassP6float4ii' : regs=30, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z14mergeSortFirstP6float4i' : regs=16, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.3.sm_75.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bucketsortPfPiS_iPjS1_ : hostFun 0x0x556a06824bad, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18bucketprefixoffsetPjS_i : hostFun 0x0x556a068249ce, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bucketcountPfPiPji : hostFun 0x0x556a06824847, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /home/burak/Documents/simMain/hybridsort
self exe links to: /home/burak/Documents/simMain/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mergepackPfS_ : hostFun 0x0x556a06825c2c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13mergeSortPassP6float4ii : hostFun 0x0x556a06825ac2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14mergeSortFirstP6float4i : hostFun 0x0x556a0682594a, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556a06838400; deviceAddress = constStartAddr; deviceName = constStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant constStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556a06839420; deviceAddress = finalStartAddr; deviceName = finalStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant finalStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556a0683a440; deviceAddress = nullElems; deviceName = nullElems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4096 bytes
GPGPU-Sim PTX registering constant nullElems (4096 bytes) to name mapping
self exe links to: /home/burak/Documents/simMain/hybridsort
self exe links to: /home/burak/Documents/simMain/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
Sorting list of 67108864 floats
Sorting on GPU...GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe674e7b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe674e7b50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe674e7b4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe674e7b48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe674e7b44..

GPGPU-Sim PTX: cudaLaunch for 0x0x556a06824d78 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: reconvergence points for _Z19histogram1024KernelPjPfffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (hybridsort.1.sm_75.ptx:373) @%p1 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x818 (hybridsort.1.sm_75.ptx:388) bar.sync 0;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (hybridsort.1.sm_75.ptx:385) @%p2 bra $L__BB3_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x818 (hybridsort.1.sm_75.ptx:388) bar.sync 0;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x828 (hybridsort.1.sm_75.ptx:390) @%p3 bra $L__BB3_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (hybridsort.1.sm_75.ptx:430) bar.sync 0;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x908 (hybridsort.1.sm_75.ptx:423) @%p4 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x910 (hybridsort.1.sm_75.ptx:425) add.s32 %r48, %r48, %r7;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x920 (hybridsort.1.sm_75.ptx:427) @%p5 bra $L__BB3_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (hybridsort.1.sm_75.ptx:430) bar.sync 0;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x938 (hybridsort.1.sm_75.ptx:432) @%p6 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (hybridsort.1.sm_75.ptx:456) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9c8 (hybridsort.1.sm_75.ptx:453) @%p7 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (hybridsort.1.sm_75.ptx:456) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z19histogram1024KernelPjPfffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'.
GPGPU-Sim PTX: pushing kernel '_Z19histogram1024KernelPjPfffi' to stream 0, gridDim= (64,1,1) blockDim = (96,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: CTA/core = 5, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 32KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
Destroy streams for kernel 1: size 0
kernel_name = _Z19histogram1024KernelPjPfffi 
kernel_launch_uid = 1 
gpu_sim_cycle = 7076192
gpu_sim_insn = 1487303744
gpu_ipc =     210.1842
gpu_tot_sim_cycle = 7076192
gpu_tot_sim_insn = 1487303744
gpu_tot_ipc =     210.1842
gpu_tot_issued_cta = 64
gpu_occupancy = 19.9786% 
gpu_tot_occupancy = 19.9786% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1866
partiton_level_parallism_total  =       1.1866
partiton_level_parallism_util =       1.6791
partiton_level_parallism_util_total  =       1.6791
L2_BW  =      51.8319 GB/Sec
L2_BW_total  =      51.8319 GB/Sec
gpu_total_sim_rate=45711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 393216, Miss = 393216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[1]: Access = 393216, Miss = 393216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[2]: Access = 393216, Miss = 393216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[3]: Access = 393216, Miss = 393216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[4]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[6]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[11]: Access = 262152, Miss = 262152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 262148, Miss = 262148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[17]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[26]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[27]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 262140, Miss = 262140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 8388608
	L1D_total_cache_misses = 8388608
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 178
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2097152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6291456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8388608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 178
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
285636, 285116, 286188, 286076, 286324, 286220, 286309, 285941, 285957, 
gpgpu_n_tot_thrd_icount = 1756773632
gpgpu_n_tot_w_icount = 54899176
gpgpu_n_stall_shd_mem = 15345693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8396800
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 67174400
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 204769944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15339549
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1576	W0_Idle:2622372	W0_Scoreboard:782143748	W1:5220000	W2:1174976	W3:164784	W4:15928	W5:1048	W6:64	W7:8	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:48322368
single_issue_nums: WS0:18296013	WS1:17157618	WS2:9725060	WS3:9720485	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67108864 {8:8388608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 335544320 {40:8388608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
maxmflatency = 639 
max_icnt2mem_latency = 102 
maxmrqlatency = 60 
max_icnt2sh_latency = 10 
averagemflatency = 347 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:5461788 	1882327 	413764 	101696 	524907 	4254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7424 	8389347 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7264 	528 	224 	172 	8388294 	318 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8395371 	1418 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	178 	70086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16551     16658     17757     17970     19069     19209     20420     20476     21690     21716     22898     22962     24211     24177     25427     25491 
dram[1]:     16522     16439     17733     17757     19015     18979     20227     20287     21442     21567     22652     22877     23971     24099     25281     25314 
dram[2]:     16719     16685     17925     18021     19247     19240     20517     20586     21763     21898     23026     23153     24236     24364     25451     25573 
dram[3]:     16706     16620     17920     17910     19241     19122     20457     20339     21769     21655     23011     22871     24324     24094     25578     25310 
dram[4]:     16622     16818     17875     18136     19087     19365     20401     20677     21626     21910     22839     23126     24057     24385     25368     25633 
dram[5]:     16666     16761     18075     18079     19307     19361     20525     20572     21801     21814     23010     23021     24322     24335     25633     25545 
dram[6]:     16733     16688     17956     17897     19260     19111     20560     20460     21782     21675     23000     22887     24307     24207     25613     25420 
dram[7]:     16669     16639     18038     17852     19385     19065     20700     20375     21950     21684     23212     22991     24440     24308     25663     25521 
dram[8]:     16793     16498     18011     17912     19319     19122     20534     20333     21783     21747     23095     23063     24309     24294     25623     25504 
dram[9]:     16814     16436     18160     17750     19431     18982     20647     20200     21960     21502     23180     22730     24432     24000     25639     25230 
dram[10]:     16572     16745     17809     17961     19023     19170     20337     20484     21647     21688     22884     22898     24254     24113     25562     25330 
dram[11]:     16568     16450     17875     17663     19089     18983     20300     20197     21518     21434     22834     22645     24107     23851     25402     25061 
average row accesses per activate:
dram[0]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.035194 64.035194 64.011734 64.011734 64.093979 64.093979 
dram[1]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.035194 64.035194 64.011734 64.011734 64.093979 64.093979 
dram[2]: 38.683186 64.093842 38.343861 64.093842 38.343861 64.093842 38.377525 64.093842 38.377525 64.093842 38.308773 64.035194 38.362038 64.011734 38.422535 64.093979 
dram[3]: 16.088333 64.093842 16.058781 64.093842 16.100183 64.093842 16.123940 64.093842 16.088333 64.093842 16.026423 64.035194 16.055902 64.011734 16.124123 64.093979 
dram[4]: 64.093842 59.553135 64.093842 59.472111 64.093842 59.472111 64.093842 59.715847 64.093842 59.634380 64.029327 59.737347 64.005867 59.471390 64.093979 59.709988 
dram[5]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.029327 64.029327 64.005867 64.005867 64.093979 64.093979 
dram[6]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.029327 64.029327 64.005867 64.005867 64.093979 64.093979 
dram[7]: 36.640404 64.093842 36.579079 64.093842 36.548496 64.093842 36.396336 64.093842 36.215408 64.093842 36.420349 64.029327 36.285954 64.005867 36.464493 64.093979 
dram[8]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.029327 64.029327 64.005867 64.005867 64.093979 64.093979 
dram[9]: 64.093842 43.451294 64.093842 43.408142 64.093842 43.365078 64.093842 43.581257 64.093842 43.193676 64.029327 43.192879 64.005867 43.177052 64.093979 43.173096 
dram[10]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.029327 64.029327 64.005867 64.005867 64.093979 64.093979 
dram[11]: 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.093842 64.029327 64.029327 64.005867 64.005867 64.093979 64.093979 
average row locality = 8388736/158005 = 53.091587
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43672     43672     43656     43656     43648     43648 
dram[1]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43672     43672     43656     43656     43648     43648 
dram[2]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43672     43672     43656     43656     43648     43648 
dram[3]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43672     43672     43656     43656     43648     43648 
dram[4]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[5]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[6]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[7]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[8]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[9]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[10]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
dram[11]:     43712     43712     43712     43712     43712     43712     43712     43712     43712     43712     43668     43668     43652     43652     43648     43648 
total dram reads = 8388736
bank skew: 43712/43648 = 1.00
chip skew: 699072/699056 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        347       347       347       347       347       347       347       347       347       347       347       347       349       349       347       347
dram[1]:        347       347       347       347       347       347       347       347       347       347       347       347       350       349       347       347
dram[2]:        348       347       348       347       348       347       348       347       348       347       348       347       350       349       348       347
dram[3]:        351       347       350       347       351       347       350       347       350       347       351       347       353       349       350       347
dram[4]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
dram[5]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
dram[6]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
dram[7]:        348       347       348       347       348       347       348       347       348       347       348       347       349       348       348       347
dram[8]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
dram[9]:        347       347       347       347       347       347       347       347       347       347       347       347       348       349       347       347
dram[10]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
dram[11]:        347       347       347       347       347       347       347       347       347       347       347       347       348       348       347       347
maximum mf latency per bank:
dram[0]:        436       432       387       388       390       382       380       380       381       386       385       387       393       396       387       388
dram[1]:        422       432       381       384       385       392       400       388       380       389       387       429       639       425       380       385
dram[2]:        429       421       455       386       398       391       397       385       426       395       399       386       398       438       400       387
dram[3]:        452       439       508       384       402       402       401       380       400       385       404       386       449       423       400       385
dram[4]:        436       449       383       390       384       395       384       399       389       379       389       395       386       396       386       399
dram[5]:        439       435       386       383       389       381       381       388       385       384       387       385       383       398       384       382
dram[6]:        449       441       390       392       385       388       386       391       385       386       392       387       383       384       385       385
dram[7]:        424       444       398       383       396       385       399       391       398       441       405       381       404       384       406       386
dram[8]:        438       425       383       385       386       388       388       384       470       381       387       386       389       383       386       384
dram[9]:        435       425       387       527       387       507       381       391       386       400       394       401       396       442       384       399
dram[10]:        411       432       386       387       390       382       385       386       387       396       386       380       443       444       386       393
dram[11]:        424       414       391       389       390       385       390       383       391       383       385       394       445       386       386       384

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425811 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699072 n_rd=699072 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6502270 dram_eff=0.43
bk0: 43712a 17944001i bk1: 43712a 17946162i bk2: 43712a 17943785i bk3: 43712a 17946060i bk4: 43712a 17944318i bk5: 43712a 17945727i bk6: 43712a 17944818i bk7: 43712a 17945888i bk8: 43712a 17944640i bk9: 43712a 17946304i bk10: 43672a 17945104i bk11: 43672a 17946035i bk12: 43656a 17944040i bk13: 43656a 17946822i bk14: 43648a 17945029i bk15: 43648a 17946027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984394
Row_Buffer_Locality_read = 0.984394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104621
Bank_Level_Parallism_Col = 1.101985
Bank_Level_Parallism_Ready = 1.019641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092116 

BW Util details:
bwutil = 0.154094 
total_CMD = 18146672 
util_bw = 2796288 
Wasted_Col = 1138773 
Wasted_Row = 221135 
Idle = 13990476 

BW Util Bottlenecks: 
RCDc_limit = 229489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 931043 
rwq = 0 
CCDLc_limit_alone = 931043 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425811 
Read = 699072 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699072 
total_req = 699072 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699072 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039724 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000065 
queue_avg = 0.200938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.200938
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425838 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699072 n_rd=699072 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6491814 dram_eff=0.4307
bk0: 43712a 17946450i bk1: 43712a 17943615i bk2: 43712a 17945064i bk3: 43712a 17943875i bk4: 43712a 17946581i bk5: 43712a 17942963i bk6: 43712a 17946289i bk7: 43712a 17943090i bk8: 43712a 17946389i bk9: 43712a 17943872i bk10: 43672a 17946345i bk11: 43672a 17944339i bk12: 43656a 17946189i bk13: 43656a 17944244i bk14: 43648a 17946476i bk15: 43648a 17944613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984394
Row_Buffer_Locality_read = 0.984394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106465
Bank_Level_Parallism_Col = 1.102923
Bank_Level_Parallism_Ready = 1.019967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092574 

BW Util details:
bwutil = 0.154094 
total_CMD = 18146672 
util_bw = 2796288 
Wasted_Col = 1139270 
Wasted_Row = 218430 
Idle = 13992684 

BW Util Bottlenecks: 
RCDc_limit = 230295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930966 
rwq = 0 
CCDLc_limit_alone = 930966 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425838 
Read = 699072 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699072 
total_req = 699072 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699072 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000103 
queue_avg = 0.203871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.203871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17418532 n_act=14573 n_pre=14557 n_ref_event=0 n_req=699072 n_rd=699072 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6656861 dram_eff=0.4201
bk0: 43712a 17921959i bk1: 43712a 17943509i bk2: 43712a 17921193i bk3: 43712a 17944745i bk4: 43712a 17921052i bk5: 43712a 17945046i bk6: 43712a 17921327i bk7: 43712a 17945521i bk8: 43712a 17921926i bk9: 43712a 17945130i bk10: 43672a 17921333i bk11: 43672a 17945142i bk12: 43656a 17920913i bk13: 43656a 17945183i bk14: 43648a 17922094i bk15: 43648a 17945725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979177
Row_Buffer_Locality_read = 0.979177
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108993
Bank_Level_Parallism_Col = 1.104651
Bank_Level_Parallism_Ready = 1.021352
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091743 

BW Util details:
bwutil = 0.154094 
total_CMD = 18146672 
util_bw = 2796288 
Wasted_Col = 1213006 
Wasted_Row = 292774 
Idle = 13844604 

BW Util Bottlenecks: 
RCDc_limit = 306281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 936284 
rwq = 0 
CCDLc_limit_alone = 936284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17418532 
Read = 699072 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14573 
n_pre = 14557 
n_ref = 0 
n_req = 699072 
total_req = 699072 

Dual Bus Interface Util: 
issued_total_row = 29130 
issued_total_col = 699072 
Row_Bus_Util =  0.001605 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.040125 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000085 
queue_avg = 0.234366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.234366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17393416 n_act=27204 n_pre=27188 n_ref_event=0 n_req=699072 n_rd=699072 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=7134394 dram_eff=0.3919
bk0: 43712a 17840029i bk1: 43712a 17945176i bk2: 43712a 17841040i bk3: 43712a 17945094i bk4: 43712a 17840211i bk5: 43712a 17944472i bk6: 43712a 17840666i bk7: 43712a 17944853i bk8: 43712a 17840771i bk9: 43712a 17944437i bk10: 43672a 17839647i bk11: 43672a 17944183i bk12: 43656a 17839532i bk13: 43656a 17945142i bk14: 43648a 17840906i bk15: 43648a 17945704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961108
Row_Buffer_Locality_read = 0.961108
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127881
Bank_Level_Parallism_Col = 1.114571
Bank_Level_Parallism_Ready = 1.022231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100501 

BW Util details:
bwutil = 0.154094 
total_CMD = 18146672 
util_bw = 2796288 
Wasted_Col = 1448664 
Wasted_Row = 525649 
Idle = 13376071 

BW Util Bottlenecks: 
RCDc_limit = 568255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 931823 
rwq = 0 
CCDLc_limit_alone = 931823 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17393416 
Read = 699072 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27204 
n_pre = 27188 
n_ref = 0 
n_req = 699072 
total_req = 699072 

Dual Bus Interface Util: 
issued_total_row = 54392 
issued_total_col = 699072 
Row_Bus_Util =  0.002997 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.041509 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000276 
queue_avg = 0.337453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.337453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425027 n_act=11336 n_pre=11320 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6508494 dram_eff=0.4296
bk0: 43712a 17945212i bk1: 43712a 17941394i bk2: 43712a 17945057i bk3: 43712a 17941147i bk4: 43712a 17944508i bk5: 43712a 17941214i bk6: 43712a 17944601i bk7: 43712a 17942118i bk8: 43712a 17945758i bk9: 43712a 17942297i bk10: 43668a 17945341i bk11: 43668a 17942312i bk12: 43652a 17945964i bk13: 43652a 17942253i bk14: 43648a 17945877i bk15: 43648a 17941859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983807
Row_Buffer_Locality_read = 0.983807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108609
Bank_Level_Parallism_Col = 1.105467
Bank_Level_Parallism_Ready = 1.020026
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095698 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1142143 
Wasted_Row = 227525 
Idle = 13980780 

BW Util Bottlenecks: 
RCDc_limit = 238551 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 925212 
rwq = 0 
CCDLc_limit_alone = 925212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425027 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11336 
n_pre = 11320 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 22656 
issued_total_col = 699056 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039767 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.207047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.207047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425838 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6492473 dram_eff=0.4307
bk0: 43712a 17946253i bk1: 43712a 17944153i bk2: 43712a 17945536i bk3: 43712a 17945110i bk4: 43712a 17945966i bk5: 43712a 17944343i bk6: 43712a 17945912i bk7: 43712a 17943891i bk8: 43712a 17945297i bk9: 43712a 17944218i bk10: 43668a 17945630i bk11: 43668a 17945331i bk12: 43652a 17945924i bk13: 43652a 17944214i bk14: 43648a 17946649i bk15: 43648a 17944470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984393
Row_Buffer_Locality_read = 0.984393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105726
Bank_Level_Parallism_Col = 1.102653
Bank_Level_Parallism_Ready = 1.019881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092937 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1137512 
Wasted_Row = 219665 
Idle = 13993271 

BW Util Bottlenecks: 
RCDc_limit = 229662 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 929499 
rwq = 0 
CCDLc_limit_alone = 929499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425838 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699056 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000080 
queue_avg = 0.201684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.201684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425824 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6484517 dram_eff=0.4312
bk0: 43712a 17945969i bk1: 43712a 17944858i bk2: 43712a 17945316i bk3: 43712a 17945747i bk4: 43712a 17945775i bk5: 43712a 17946226i bk6: 43712a 17946233i bk7: 43712a 17945965i bk8: 43712a 17945788i bk9: 43712a 17944554i bk10: 43668a 17945870i bk11: 43668a 17945429i bk12: 43652a 17945917i bk13: 43652a 17945164i bk14: 43648a 17946848i bk15: 43648a 17945567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984393
Row_Buffer_Locality_read = 0.984393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103648
Bank_Level_Parallism_Col = 1.099987
Bank_Level_Parallism_Ready = 1.016737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093294 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1136239 
Wasted_Row = 218389 
Idle = 13995820 

BW Util Bottlenecks: 
RCDc_limit = 228654 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 926847 
rwq = 0 
CCDLc_limit_alone = 926847 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425824 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699056 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000061 
queue_avg = 0.203667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.203667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17417596 n_act=15062 n_pre=15046 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6646115 dram_eff=0.4207
bk0: 43712a 17918005i bk1: 43712a 17943436i bk2: 43712a 17918346i bk3: 43712a 17942983i bk4: 43712a 17917763i bk5: 43712a 17942766i bk6: 43712a 17917034i bk7: 43712a 17943451i bk8: 43712a 17917107i bk9: 43712a 17943611i bk10: 43668a 17917315i bk11: 43668a 17944130i bk12: 43652a 17918169i bk13: 43652a 17944473i bk14: 43648a 17918395i bk15: 43648a 17944112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978477
Row_Buffer_Locality_read = 0.978477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117086
Bank_Level_Parallism_Col = 1.112248
Bank_Level_Parallism_Ready = 1.023809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098258 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1212311 
Wasted_Row = 298764 
Idle = 13839373 

BW Util Bottlenecks: 
RCDc_limit = 315199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 928161 
rwq = 0 
CCDLc_limit_alone = 928161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17417596 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15062 
n_pre = 15046 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 30108 
issued_total_col = 699056 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.040177 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000121 
queue_avg = 0.237358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.237358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425840 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6496278 dram_eff=0.4304
bk0: 43712a 17945864i bk1: 43712a 17944591i bk2: 43712a 17946988i bk3: 43712a 17944759i bk4: 43712a 17946589i bk5: 43712a 17944420i bk6: 43712a 17946914i bk7: 43712a 17944536i bk8: 43712a 17945814i bk9: 43712a 17945071i bk10: 43668a 17946654i bk11: 43668a 17945463i bk12: 43652a 17946302i bk13: 43652a 17945002i bk14: 43648a 17946506i bk15: 43648a 17945591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984393
Row_Buffer_Locality_read = 0.984393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103752
Bank_Level_Parallism_Col = 1.100457
Bank_Level_Parallism_Ready = 1.018081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092105 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1137626 
Wasted_Row = 219461 
Idle = 13993361 

BW Util Bottlenecks: 
RCDc_limit = 228473 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 929762 
rwq = 0 
CCDLc_limit_alone = 929762 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425840 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699056 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000083 
queue_avg = 0.202044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.202044
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17420621 n_act=13540 n_pre=13524 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6595028 dram_eff=0.424
bk0: 43712a 17944906i bk1: 43712a 17928458i bk2: 43712a 17944754i bk3: 43712a 17928112i bk4: 43712a 17944222i bk5: 43712a 17927792i bk6: 43712a 17945646i bk7: 43712a 17929044i bk8: 43712a 17945475i bk9: 43712a 17927644i bk10: 43668a 17945005i bk11: 43668a 17929253i bk12: 43652a 17945196i bk13: 43652a 17928891i bk14: 43648a 17945456i bk15: 43648a 17928668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980654
Row_Buffer_Locality_read = 0.980654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107535
Bank_Level_Parallism_Col = 1.103670
Bank_Level_Parallism_Ready = 1.019138
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093715 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1188589 
Wasted_Row = 272236 
Idle = 13889623 

BW Util Bottlenecks: 
RCDc_limit = 284170 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 929304 
rwq = 0 
CCDLc_limit_alone = 929304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17420621 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13540 
n_pre = 13524 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 27064 
issued_total_col = 699056 
Row_Bus_Util =  0.001491 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.040010 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000095 
queue_avg = 0.225233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.225233
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425830 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6480010 dram_eff=0.4315
bk0: 43712a 17943484i bk1: 43712a 17945231i bk2: 43712a 17943287i bk3: 43712a 17944924i bk4: 43712a 17943578i bk5: 43712a 17945250i bk6: 43712a 17943096i bk7: 43712a 17944880i bk8: 43712a 17943141i bk9: 43712a 17944848i bk10: 43668a 17943484i bk11: 43668a 17946422i bk12: 43652a 17944113i bk13: 43652a 17945648i bk14: 43648a 17944598i bk15: 43648a 17945372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984393
Row_Buffer_Locality_read = 0.984393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109197
Bank_Level_Parallism_Col = 1.105837
Bank_Level_Parallism_Ready = 1.020259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095404 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1135149 
Wasted_Row = 218066 
Idle = 13997233 

BW Util Bottlenecks: 
RCDc_limit = 230381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 926792 
rwq = 0 
CCDLc_limit_alone = 926792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425830 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699056 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000069 
queue_avg = 0.204829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.204829
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18146672 n_nop=17425827 n_act=10926 n_pre=10910 n_ref_event=0 n_req=699056 n_rd=699056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1541
n_activity=6491784 dram_eff=0.4307
bk0: 43712a 17944735i bk1: 43712a 17945887i bk2: 43712a 17944046i bk3: 43712a 17944933i bk4: 43712a 17944770i bk5: 43712a 17945054i bk6: 43712a 17944611i bk7: 43712a 17944795i bk8: 43712a 17944888i bk9: 43712a 17944731i bk10: 43668a 17944927i bk11: 43668a 17944341i bk12: 43652a 17945354i bk13: 43652a 17945617i bk14: 43648a 17945368i bk15: 43648a 17945507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984393
Row_Buffer_Locality_read = 0.984393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107044
Bank_Level_Parallism_Col = 1.104157
Bank_Level_Parallism_Ready = 1.020760
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093256 

BW Util details:
bwutil = 0.154090 
total_CMD = 18146672 
util_bw = 2796224 
Wasted_Col = 1135597 
Wasted_Row = 219974 
Idle = 13994877 

BW Util Bottlenecks: 
RCDc_limit = 229009 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 929397 
rwq = 0 
CCDLc_limit_alone = 929397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18146672 
n_nop = 17425827 
Read = 699056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10926 
n_pre = 10910 
n_ref = 0 
n_req = 699056 
total_req = 699056 

Dual Bus Interface Util: 
issued_total_row = 21836 
issued_total_col = 699056 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.038523 
Either_Row_CoL_Bus_Util = 0.039723 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000065 
queue_avg = 0.201108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.201108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 98
L2_cache_bank[1]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 98
L2_cache_bank[2]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 410
L2_cache_bank[3]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 193
L2_cache_bank[4]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 115
L2_cache_bank[5]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 196
L2_cache_bank[6]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 217
L2_cache_bank[7]: Access = 350040, Miss = 349536, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 188
L2_cache_bank[8]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 24
L2_cache_bank[13]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[14]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 36
L2_cache_bank[15]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 116
L2_cache_bank[16]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[17]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 111
L2_cache_bank[18]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 117
L2_cache_bank[19]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 218
L2_cache_bank[20]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 217
L2_cache_bank[21]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 222
L2_cache_bank[22]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 221
L2_cache_bank[23]: Access = 349780, Miss = 349528, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 117
L2_total_cache_accesses = 8396800
L2_total_cache_misses = 8388736
L2_total_cache_miss_rate = 0.9990
L2_total_cache_pending_hits = 273
L2_total_cache_reservation_fails = 3053
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2097184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6291552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 273
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8396800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3053
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=8396800
icnt_total_pkts_simt_to_mem=8396800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8396800
Req_Network_cycles = 7076192
Req_Network_injected_packets_per_cycle =       1.1866 
Req_Network_conflicts_per_cycle =       0.0427
Req_Network_conflicts_per_cycle_util =       0.0605
Req_Bank_Level_Parallism =       1.6791
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0494

Reply_Network_injected_packets_num = 8396800
Reply_Network_cycles = 7076192
Reply_Network_injected_packets_per_cycle =        1.1866
Reply_Network_conflicts_per_cycle =        0.0133
Reply_Network_conflicts_per_cycle_util =       0.0189
Reply_Bank_Level_Parallism =       1.6877
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0396
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 2 min, 17 sec (32537 sec)
gpgpu_simulation_rate = 45711 (inst/sec)
gpgpu_simulation_rate = 217 (cycle/sec)
gpgpu_silicon_slowdown = 6290322x
