# Finite-State-Machine-
Finite State Machine Verilog code using Quartus and implemented on FPGA. Learning Sequential circuit using Hardware Descriptive Language
