// Seed: 985180714
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4
);
  logic id_6, id_7 = id_6;
  assign id_1 = -1'b0;
  assign id_7 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd7
) (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wand id_5,
    output tri1 id_6,
    input wand id_7,
    output wand id_8,
    input wire id_9,
    output tri0 id_10[1 : 1],
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16
);
  logic _id_18;
  ;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1
  );
  wire [id_18 : -1] id_19;
  logic id_20;
endmodule
