INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Chapter2/Lab3/task1/src/sev_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Chapter2/Lab3/project1/project1.srcs/sim_1/new/TB_sev_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sev_seg_decoder
