
ExtraFeatures_G0_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd0c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800bdd0  0800bdd0  0001bdd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2d4  0800c2d4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2d4  0800c2d4  0001c2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2dc  0800c2dc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2dc  0800c2dc  0001c2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2e0  0800c2e0  0001c2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c2e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  200001d4  0800c4b8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000660  0800c4b8  00020660  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017e89  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000305e  00000000  00000000  000380c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  0003b128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001048  00000000  00000000  0003c5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004621  00000000  00000000  0003d608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a565  00000000  00000000  00041c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d4f5  00000000  00000000  0005c18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005cfc  00000000  00000000  000f9684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000ff380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bdb4 	.word	0x0800bdb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800bdb4 	.word	0x0800bdb4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa61 	bl	8001904 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9b1 	bl	80017b4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa53 	bl	8001904 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa49 	bl	8001904 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9d9 	bl	8001838 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9cf 	bl	8001838 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 faa5 	bl	8000a00 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fa31 	bl	8000928 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fa97 	bl	8000a00 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fa8d 	bl	8000a00 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fa3d 	bl	8000974 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fa33 	bl	8000974 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f806 	bl	800055c <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__udivmoddi4>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	4657      	mov	r7, sl
 8000560:	464e      	mov	r6, r9
 8000562:	4645      	mov	r5, r8
 8000564:	46de      	mov	lr, fp
 8000566:	b5e0      	push	{r5, r6, r7, lr}
 8000568:	0004      	movs	r4, r0
 800056a:	000d      	movs	r5, r1
 800056c:	4692      	mov	sl, r2
 800056e:	4699      	mov	r9, r3
 8000570:	b083      	sub	sp, #12
 8000572:	428b      	cmp	r3, r1
 8000574:	d830      	bhi.n	80005d8 <__udivmoddi4+0x7c>
 8000576:	d02d      	beq.n	80005d4 <__udivmoddi4+0x78>
 8000578:	4649      	mov	r1, r9
 800057a:	4650      	mov	r0, sl
 800057c:	f002 f932 	bl	80027e4 <__clzdi2>
 8000580:	0029      	movs	r1, r5
 8000582:	0006      	movs	r6, r0
 8000584:	0020      	movs	r0, r4
 8000586:	f002 f92d 	bl	80027e4 <__clzdi2>
 800058a:	1a33      	subs	r3, r6, r0
 800058c:	4698      	mov	r8, r3
 800058e:	3b20      	subs	r3, #32
 8000590:	d434      	bmi.n	80005fc <__udivmoddi4+0xa0>
 8000592:	469b      	mov	fp, r3
 8000594:	4653      	mov	r3, sl
 8000596:	465a      	mov	r2, fp
 8000598:	4093      	lsls	r3, r2
 800059a:	4642      	mov	r2, r8
 800059c:	001f      	movs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d83b      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d100      	bne.n	80005ae <__udivmoddi4+0x52>
 80005ac:	e079      	b.n	80006a2 <__udivmoddi4+0x146>
 80005ae:	465b      	mov	r3, fp
 80005b0:	1ba4      	subs	r4, r4, r6
 80005b2:	41bd      	sbcs	r5, r7
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	da00      	bge.n	80005ba <__udivmoddi4+0x5e>
 80005b8:	e076      	b.n	80006a8 <__udivmoddi4+0x14c>
 80005ba:	2200      	movs	r2, #0
 80005bc:	2300      	movs	r3, #0
 80005be:	9200      	str	r2, [sp, #0]
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2301      	movs	r3, #1
 80005c4:	465a      	mov	r2, fp
 80005c6:	4093      	lsls	r3, r2
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2301      	movs	r3, #1
 80005cc:	4642      	mov	r2, r8
 80005ce:	4093      	lsls	r3, r2
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	e029      	b.n	8000628 <__udivmoddi4+0xcc>
 80005d4:	4282      	cmp	r2, r0
 80005d6:	d9cf      	bls.n	8000578 <__udivmoddi4+0x1c>
 80005d8:	2200      	movs	r2, #0
 80005da:	2300      	movs	r3, #0
 80005dc:	9200      	str	r2, [sp, #0]
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <__udivmoddi4+0x8e>
 80005e6:	601c      	str	r4, [r3, #0]
 80005e8:	605d      	str	r5, [r3, #4]
 80005ea:	9800      	ldr	r0, [sp, #0]
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	b003      	add	sp, #12
 80005f0:	bcf0      	pop	{r4, r5, r6, r7}
 80005f2:	46bb      	mov	fp, r7
 80005f4:	46b2      	mov	sl, r6
 80005f6:	46a9      	mov	r9, r5
 80005f8:	46a0      	mov	r8, r4
 80005fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fc:	4642      	mov	r2, r8
 80005fe:	469b      	mov	fp, r3
 8000600:	2320      	movs	r3, #32
 8000602:	1a9b      	subs	r3, r3, r2
 8000604:	4652      	mov	r2, sl
 8000606:	40da      	lsrs	r2, r3
 8000608:	4641      	mov	r1, r8
 800060a:	0013      	movs	r3, r2
 800060c:	464a      	mov	r2, r9
 800060e:	408a      	lsls	r2, r1
 8000610:	0017      	movs	r7, r2
 8000612:	4642      	mov	r2, r8
 8000614:	431f      	orrs	r7, r3
 8000616:	4653      	mov	r3, sl
 8000618:	4093      	lsls	r3, r2
 800061a:	001e      	movs	r6, r3
 800061c:	42af      	cmp	r7, r5
 800061e:	d9c3      	bls.n	80005a8 <__udivmoddi4+0x4c>
 8000620:	2200      	movs	r2, #0
 8000622:	2300      	movs	r3, #0
 8000624:	9200      	str	r2, [sp, #0]
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	4643      	mov	r3, r8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0d8      	beq.n	80005e0 <__udivmoddi4+0x84>
 800062e:	07fb      	lsls	r3, r7, #31
 8000630:	0872      	lsrs	r2, r6, #1
 8000632:	431a      	orrs	r2, r3
 8000634:	4646      	mov	r6, r8
 8000636:	087b      	lsrs	r3, r7, #1
 8000638:	e00e      	b.n	8000658 <__udivmoddi4+0xfc>
 800063a:	42ab      	cmp	r3, r5
 800063c:	d101      	bne.n	8000642 <__udivmoddi4+0xe6>
 800063e:	42a2      	cmp	r2, r4
 8000640:	d80c      	bhi.n	800065c <__udivmoddi4+0x100>
 8000642:	1aa4      	subs	r4, r4, r2
 8000644:	419d      	sbcs	r5, r3
 8000646:	2001      	movs	r0, #1
 8000648:	1924      	adds	r4, r4, r4
 800064a:	416d      	adcs	r5, r5
 800064c:	2100      	movs	r1, #0
 800064e:	3e01      	subs	r6, #1
 8000650:	1824      	adds	r4, r4, r0
 8000652:	414d      	adcs	r5, r1
 8000654:	2e00      	cmp	r6, #0
 8000656:	d006      	beq.n	8000666 <__udivmoddi4+0x10a>
 8000658:	42ab      	cmp	r3, r5
 800065a:	d9ee      	bls.n	800063a <__udivmoddi4+0xde>
 800065c:	3e01      	subs	r6, #1
 800065e:	1924      	adds	r4, r4, r4
 8000660:	416d      	adcs	r5, r5
 8000662:	2e00      	cmp	r6, #0
 8000664:	d1f8      	bne.n	8000658 <__udivmoddi4+0xfc>
 8000666:	9800      	ldr	r0, [sp, #0]
 8000668:	9901      	ldr	r1, [sp, #4]
 800066a:	465b      	mov	r3, fp
 800066c:	1900      	adds	r0, r0, r4
 800066e:	4169      	adcs	r1, r5
 8000670:	2b00      	cmp	r3, #0
 8000672:	db24      	blt.n	80006be <__udivmoddi4+0x162>
 8000674:	002b      	movs	r3, r5
 8000676:	465a      	mov	r2, fp
 8000678:	4644      	mov	r4, r8
 800067a:	40d3      	lsrs	r3, r2
 800067c:	002a      	movs	r2, r5
 800067e:	40e2      	lsrs	r2, r4
 8000680:	001c      	movs	r4, r3
 8000682:	465b      	mov	r3, fp
 8000684:	0015      	movs	r5, r2
 8000686:	2b00      	cmp	r3, #0
 8000688:	db2a      	blt.n	80006e0 <__udivmoddi4+0x184>
 800068a:	0026      	movs	r6, r4
 800068c:	409e      	lsls	r6, r3
 800068e:	0033      	movs	r3, r6
 8000690:	0026      	movs	r6, r4
 8000692:	4647      	mov	r7, r8
 8000694:	40be      	lsls	r6, r7
 8000696:	0032      	movs	r2, r6
 8000698:	1a80      	subs	r0, r0, r2
 800069a:	4199      	sbcs	r1, r3
 800069c:	9000      	str	r0, [sp, #0]
 800069e:	9101      	str	r1, [sp, #4]
 80006a0:	e79e      	b.n	80005e0 <__udivmoddi4+0x84>
 80006a2:	42a3      	cmp	r3, r4
 80006a4:	d8bc      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80006a6:	e782      	b.n	80005ae <__udivmoddi4+0x52>
 80006a8:	4642      	mov	r2, r8
 80006aa:	2320      	movs	r3, #32
 80006ac:	2100      	movs	r1, #0
 80006ae:	1a9b      	subs	r3, r3, r2
 80006b0:	2200      	movs	r2, #0
 80006b2:	9100      	str	r1, [sp, #0]
 80006b4:	9201      	str	r2, [sp, #4]
 80006b6:	2201      	movs	r2, #1
 80006b8:	40da      	lsrs	r2, r3
 80006ba:	9201      	str	r2, [sp, #4]
 80006bc:	e785      	b.n	80005ca <__udivmoddi4+0x6e>
 80006be:	4642      	mov	r2, r8
 80006c0:	2320      	movs	r3, #32
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	002a      	movs	r2, r5
 80006c6:	4646      	mov	r6, r8
 80006c8:	409a      	lsls	r2, r3
 80006ca:	0023      	movs	r3, r4
 80006cc:	40f3      	lsrs	r3, r6
 80006ce:	4644      	mov	r4, r8
 80006d0:	4313      	orrs	r3, r2
 80006d2:	002a      	movs	r2, r5
 80006d4:	40e2      	lsrs	r2, r4
 80006d6:	001c      	movs	r4, r3
 80006d8:	465b      	mov	r3, fp
 80006da:	0015      	movs	r5, r2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dad4      	bge.n	800068a <__udivmoddi4+0x12e>
 80006e0:	4642      	mov	r2, r8
 80006e2:	002f      	movs	r7, r5
 80006e4:	2320      	movs	r3, #32
 80006e6:	0026      	movs	r6, r4
 80006e8:	4097      	lsls	r7, r2
 80006ea:	1a9b      	subs	r3, r3, r2
 80006ec:	40de      	lsrs	r6, r3
 80006ee:	003b      	movs	r3, r7
 80006f0:	4333      	orrs	r3, r6
 80006f2:	e7cd      	b.n	8000690 <__udivmoddi4+0x134>

080006f4 <__aeabi_fdiv>:
 80006f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006f6:	464f      	mov	r7, r9
 80006f8:	4646      	mov	r6, r8
 80006fa:	46d6      	mov	lr, sl
 80006fc:	0245      	lsls	r5, r0, #9
 80006fe:	b5c0      	push	{r6, r7, lr}
 8000700:	0047      	lsls	r7, r0, #1
 8000702:	1c0c      	adds	r4, r1, #0
 8000704:	0a6d      	lsrs	r5, r5, #9
 8000706:	0e3f      	lsrs	r7, r7, #24
 8000708:	0fc6      	lsrs	r6, r0, #31
 800070a:	2f00      	cmp	r7, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fdiv+0x1c>
 800070e:	e06f      	b.n	80007f0 <__aeabi_fdiv+0xfc>
 8000710:	2fff      	cmp	r7, #255	; 0xff
 8000712:	d100      	bne.n	8000716 <__aeabi_fdiv+0x22>
 8000714:	e074      	b.n	8000800 <__aeabi_fdiv+0x10c>
 8000716:	2300      	movs	r3, #0
 8000718:	2280      	movs	r2, #128	; 0x80
 800071a:	4699      	mov	r9, r3
 800071c:	469a      	mov	sl, r3
 800071e:	00ed      	lsls	r5, r5, #3
 8000720:	04d2      	lsls	r2, r2, #19
 8000722:	4315      	orrs	r5, r2
 8000724:	3f7f      	subs	r7, #127	; 0x7f
 8000726:	0263      	lsls	r3, r4, #9
 8000728:	0a5b      	lsrs	r3, r3, #9
 800072a:	4698      	mov	r8, r3
 800072c:	0063      	lsls	r3, r4, #1
 800072e:	0e1b      	lsrs	r3, r3, #24
 8000730:	0fe4      	lsrs	r4, r4, #31
 8000732:	2b00      	cmp	r3, #0
 8000734:	d04d      	beq.n	80007d2 <__aeabi_fdiv+0xde>
 8000736:	2bff      	cmp	r3, #255	; 0xff
 8000738:	d045      	beq.n	80007c6 <__aeabi_fdiv+0xd2>
 800073a:	4642      	mov	r2, r8
 800073c:	2180      	movs	r1, #128	; 0x80
 800073e:	00d2      	lsls	r2, r2, #3
 8000740:	04c9      	lsls	r1, r1, #19
 8000742:	4311      	orrs	r1, r2
 8000744:	4688      	mov	r8, r1
 8000746:	2200      	movs	r2, #0
 8000748:	3b7f      	subs	r3, #127	; 0x7f
 800074a:	0031      	movs	r1, r6
 800074c:	1aff      	subs	r7, r7, r3
 800074e:	464b      	mov	r3, r9
 8000750:	4061      	eors	r1, r4
 8000752:	b2c9      	uxtb	r1, r1
 8000754:	2b0f      	cmp	r3, #15
 8000756:	d900      	bls.n	800075a <__aeabi_fdiv+0x66>
 8000758:	e0b8      	b.n	80008cc <__aeabi_fdiv+0x1d8>
 800075a:	4870      	ldr	r0, [pc, #448]	; (800091c <__aeabi_fdiv+0x228>)
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	58c3      	ldr	r3, [r0, r3]
 8000760:	469f      	mov	pc, r3
 8000762:	2300      	movs	r3, #0
 8000764:	4698      	mov	r8, r3
 8000766:	0026      	movs	r6, r4
 8000768:	4645      	mov	r5, r8
 800076a:	4692      	mov	sl, r2
 800076c:	4653      	mov	r3, sl
 800076e:	2b02      	cmp	r3, #2
 8000770:	d100      	bne.n	8000774 <__aeabi_fdiv+0x80>
 8000772:	e08d      	b.n	8000890 <__aeabi_fdiv+0x19c>
 8000774:	2b03      	cmp	r3, #3
 8000776:	d100      	bne.n	800077a <__aeabi_fdiv+0x86>
 8000778:	e0a1      	b.n	80008be <__aeabi_fdiv+0x1ca>
 800077a:	2b01      	cmp	r3, #1
 800077c:	d018      	beq.n	80007b0 <__aeabi_fdiv+0xbc>
 800077e:	003b      	movs	r3, r7
 8000780:	337f      	adds	r3, #127	; 0x7f
 8000782:	2b00      	cmp	r3, #0
 8000784:	dd6d      	ble.n	8000862 <__aeabi_fdiv+0x16e>
 8000786:	076a      	lsls	r2, r5, #29
 8000788:	d004      	beq.n	8000794 <__aeabi_fdiv+0xa0>
 800078a:	220f      	movs	r2, #15
 800078c:	402a      	ands	r2, r5
 800078e:	2a04      	cmp	r2, #4
 8000790:	d000      	beq.n	8000794 <__aeabi_fdiv+0xa0>
 8000792:	3504      	adds	r5, #4
 8000794:	012a      	lsls	r2, r5, #4
 8000796:	d503      	bpl.n	80007a0 <__aeabi_fdiv+0xac>
 8000798:	4b61      	ldr	r3, [pc, #388]	; (8000920 <__aeabi_fdiv+0x22c>)
 800079a:	401d      	ands	r5, r3
 800079c:	003b      	movs	r3, r7
 800079e:	3380      	adds	r3, #128	; 0x80
 80007a0:	2bfe      	cmp	r3, #254	; 0xfe
 80007a2:	dd00      	ble.n	80007a6 <__aeabi_fdiv+0xb2>
 80007a4:	e074      	b.n	8000890 <__aeabi_fdiv+0x19c>
 80007a6:	01aa      	lsls	r2, r5, #6
 80007a8:	0a52      	lsrs	r2, r2, #9
 80007aa:	b2d8      	uxtb	r0, r3
 80007ac:	e002      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 80007ae:	000e      	movs	r6, r1
 80007b0:	2000      	movs	r0, #0
 80007b2:	2200      	movs	r2, #0
 80007b4:	05c0      	lsls	r0, r0, #23
 80007b6:	07f6      	lsls	r6, r6, #31
 80007b8:	4310      	orrs	r0, r2
 80007ba:	4330      	orrs	r0, r6
 80007bc:	bce0      	pop	{r5, r6, r7}
 80007be:	46ba      	mov	sl, r7
 80007c0:	46b1      	mov	r9, r6
 80007c2:	46a8      	mov	r8, r5
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	4643      	mov	r3, r8
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d13f      	bne.n	800084c <__aeabi_fdiv+0x158>
 80007cc:	2202      	movs	r2, #2
 80007ce:	3fff      	subs	r7, #255	; 0xff
 80007d0:	e003      	b.n	80007da <__aeabi_fdiv+0xe6>
 80007d2:	4643      	mov	r3, r8
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d12d      	bne.n	8000834 <__aeabi_fdiv+0x140>
 80007d8:	2201      	movs	r2, #1
 80007da:	0031      	movs	r1, r6
 80007dc:	464b      	mov	r3, r9
 80007de:	4061      	eors	r1, r4
 80007e0:	b2c9      	uxtb	r1, r1
 80007e2:	4313      	orrs	r3, r2
 80007e4:	2b0f      	cmp	r3, #15
 80007e6:	d838      	bhi.n	800085a <__aeabi_fdiv+0x166>
 80007e8:	484e      	ldr	r0, [pc, #312]	; (8000924 <__aeabi_fdiv+0x230>)
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	58c3      	ldr	r3, [r0, r3]
 80007ee:	469f      	mov	pc, r3
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d113      	bne.n	800081c <__aeabi_fdiv+0x128>
 80007f4:	2304      	movs	r3, #4
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b03      	subs	r3, #3
 80007fa:	2700      	movs	r7, #0
 80007fc:	469a      	mov	sl, r3
 80007fe:	e792      	b.n	8000726 <__aeabi_fdiv+0x32>
 8000800:	2d00      	cmp	r5, #0
 8000802:	d105      	bne.n	8000810 <__aeabi_fdiv+0x11c>
 8000804:	2308      	movs	r3, #8
 8000806:	4699      	mov	r9, r3
 8000808:	3b06      	subs	r3, #6
 800080a:	27ff      	movs	r7, #255	; 0xff
 800080c:	469a      	mov	sl, r3
 800080e:	e78a      	b.n	8000726 <__aeabi_fdiv+0x32>
 8000810:	230c      	movs	r3, #12
 8000812:	4699      	mov	r9, r3
 8000814:	3b09      	subs	r3, #9
 8000816:	27ff      	movs	r7, #255	; 0xff
 8000818:	469a      	mov	sl, r3
 800081a:	e784      	b.n	8000726 <__aeabi_fdiv+0x32>
 800081c:	0028      	movs	r0, r5
 800081e:	f001 ffc3 	bl	80027a8 <__clzsi2>
 8000822:	2776      	movs	r7, #118	; 0x76
 8000824:	1f43      	subs	r3, r0, #5
 8000826:	409d      	lsls	r5, r3
 8000828:	2300      	movs	r3, #0
 800082a:	427f      	negs	r7, r7
 800082c:	4699      	mov	r9, r3
 800082e:	469a      	mov	sl, r3
 8000830:	1a3f      	subs	r7, r7, r0
 8000832:	e778      	b.n	8000726 <__aeabi_fdiv+0x32>
 8000834:	4640      	mov	r0, r8
 8000836:	f001 ffb7 	bl	80027a8 <__clzsi2>
 800083a:	4642      	mov	r2, r8
 800083c:	1f43      	subs	r3, r0, #5
 800083e:	409a      	lsls	r2, r3
 8000840:	2376      	movs	r3, #118	; 0x76
 8000842:	425b      	negs	r3, r3
 8000844:	4690      	mov	r8, r2
 8000846:	1a1b      	subs	r3, r3, r0
 8000848:	2200      	movs	r2, #0
 800084a:	e77e      	b.n	800074a <__aeabi_fdiv+0x56>
 800084c:	2303      	movs	r3, #3
 800084e:	464a      	mov	r2, r9
 8000850:	431a      	orrs	r2, r3
 8000852:	4691      	mov	r9, r2
 8000854:	33fc      	adds	r3, #252	; 0xfc
 8000856:	2203      	movs	r2, #3
 8000858:	e777      	b.n	800074a <__aeabi_fdiv+0x56>
 800085a:	000e      	movs	r6, r1
 800085c:	20ff      	movs	r0, #255	; 0xff
 800085e:	2200      	movs	r2, #0
 8000860:	e7a8      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 8000862:	2201      	movs	r2, #1
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	2b1b      	cmp	r3, #27
 8000868:	dca2      	bgt.n	80007b0 <__aeabi_fdiv+0xbc>
 800086a:	379e      	adds	r7, #158	; 0x9e
 800086c:	002a      	movs	r2, r5
 800086e:	40bd      	lsls	r5, r7
 8000870:	40da      	lsrs	r2, r3
 8000872:	1e6b      	subs	r3, r5, #1
 8000874:	419d      	sbcs	r5, r3
 8000876:	4315      	orrs	r5, r2
 8000878:	076a      	lsls	r2, r5, #29
 800087a:	d004      	beq.n	8000886 <__aeabi_fdiv+0x192>
 800087c:	220f      	movs	r2, #15
 800087e:	402a      	ands	r2, r5
 8000880:	2a04      	cmp	r2, #4
 8000882:	d000      	beq.n	8000886 <__aeabi_fdiv+0x192>
 8000884:	3504      	adds	r5, #4
 8000886:	016a      	lsls	r2, r5, #5
 8000888:	d544      	bpl.n	8000914 <__aeabi_fdiv+0x220>
 800088a:	2001      	movs	r0, #1
 800088c:	2200      	movs	r2, #0
 800088e:	e791      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 8000890:	20ff      	movs	r0, #255	; 0xff
 8000892:	2200      	movs	r2, #0
 8000894:	e78e      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 8000896:	2280      	movs	r2, #128	; 0x80
 8000898:	2600      	movs	r6, #0
 800089a:	20ff      	movs	r0, #255	; 0xff
 800089c:	03d2      	lsls	r2, r2, #15
 800089e:	e789      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 80008a0:	2300      	movs	r3, #0
 80008a2:	4698      	mov	r8, r3
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	03d2      	lsls	r2, r2, #15
 80008a8:	4215      	tst	r5, r2
 80008aa:	d008      	beq.n	80008be <__aeabi_fdiv+0x1ca>
 80008ac:	4643      	mov	r3, r8
 80008ae:	4213      	tst	r3, r2
 80008b0:	d105      	bne.n	80008be <__aeabi_fdiv+0x1ca>
 80008b2:	431a      	orrs	r2, r3
 80008b4:	0252      	lsls	r2, r2, #9
 80008b6:	0026      	movs	r6, r4
 80008b8:	20ff      	movs	r0, #255	; 0xff
 80008ba:	0a52      	lsrs	r2, r2, #9
 80008bc:	e77a      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	03d2      	lsls	r2, r2, #15
 80008c2:	432a      	orrs	r2, r5
 80008c4:	0252      	lsls	r2, r2, #9
 80008c6:	20ff      	movs	r0, #255	; 0xff
 80008c8:	0a52      	lsrs	r2, r2, #9
 80008ca:	e773      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 80008cc:	4642      	mov	r2, r8
 80008ce:	016b      	lsls	r3, r5, #5
 80008d0:	0155      	lsls	r5, r2, #5
 80008d2:	42ab      	cmp	r3, r5
 80008d4:	d21a      	bcs.n	800090c <__aeabi_fdiv+0x218>
 80008d6:	201b      	movs	r0, #27
 80008d8:	2200      	movs	r2, #0
 80008da:	3f01      	subs	r7, #1
 80008dc:	2601      	movs	r6, #1
 80008de:	001c      	movs	r4, r3
 80008e0:	0052      	lsls	r2, r2, #1
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	2c00      	cmp	r4, #0
 80008e6:	db01      	blt.n	80008ec <__aeabi_fdiv+0x1f8>
 80008e8:	429d      	cmp	r5, r3
 80008ea:	d801      	bhi.n	80008f0 <__aeabi_fdiv+0x1fc>
 80008ec:	1b5b      	subs	r3, r3, r5
 80008ee:	4332      	orrs	r2, r6
 80008f0:	3801      	subs	r0, #1
 80008f2:	2800      	cmp	r0, #0
 80008f4:	d1f3      	bne.n	80008de <__aeabi_fdiv+0x1ea>
 80008f6:	1e58      	subs	r0, r3, #1
 80008f8:	4183      	sbcs	r3, r0
 80008fa:	4313      	orrs	r3, r2
 80008fc:	001d      	movs	r5, r3
 80008fe:	003b      	movs	r3, r7
 8000900:	337f      	adds	r3, #127	; 0x7f
 8000902:	000e      	movs	r6, r1
 8000904:	2b00      	cmp	r3, #0
 8000906:	dd00      	ble.n	800090a <__aeabi_fdiv+0x216>
 8000908:	e73d      	b.n	8000786 <__aeabi_fdiv+0x92>
 800090a:	e7aa      	b.n	8000862 <__aeabi_fdiv+0x16e>
 800090c:	201a      	movs	r0, #26
 800090e:	2201      	movs	r2, #1
 8000910:	1b5b      	subs	r3, r3, r5
 8000912:	e7e3      	b.n	80008dc <__aeabi_fdiv+0x1e8>
 8000914:	01aa      	lsls	r2, r5, #6
 8000916:	2000      	movs	r0, #0
 8000918:	0a52      	lsrs	r2, r2, #9
 800091a:	e74b      	b.n	80007b4 <__aeabi_fdiv+0xc0>
 800091c:	0800bdd8 	.word	0x0800bdd8
 8000920:	f7ffffff 	.word	0xf7ffffff
 8000924:	0800be18 	.word	0x0800be18

08000928 <__eqsf2>:
 8000928:	b570      	push	{r4, r5, r6, lr}
 800092a:	0042      	lsls	r2, r0, #1
 800092c:	0245      	lsls	r5, r0, #9
 800092e:	024e      	lsls	r6, r1, #9
 8000930:	004c      	lsls	r4, r1, #1
 8000932:	0fc3      	lsrs	r3, r0, #31
 8000934:	0a6d      	lsrs	r5, r5, #9
 8000936:	2001      	movs	r0, #1
 8000938:	0e12      	lsrs	r2, r2, #24
 800093a:	0a76      	lsrs	r6, r6, #9
 800093c:	0e24      	lsrs	r4, r4, #24
 800093e:	0fc9      	lsrs	r1, r1, #31
 8000940:	2aff      	cmp	r2, #255	; 0xff
 8000942:	d006      	beq.n	8000952 <__eqsf2+0x2a>
 8000944:	2cff      	cmp	r4, #255	; 0xff
 8000946:	d003      	beq.n	8000950 <__eqsf2+0x28>
 8000948:	42a2      	cmp	r2, r4
 800094a:	d101      	bne.n	8000950 <__eqsf2+0x28>
 800094c:	42b5      	cmp	r5, r6
 800094e:	d006      	beq.n	800095e <__eqsf2+0x36>
 8000950:	bd70      	pop	{r4, r5, r6, pc}
 8000952:	2d00      	cmp	r5, #0
 8000954:	d1fc      	bne.n	8000950 <__eqsf2+0x28>
 8000956:	2cff      	cmp	r4, #255	; 0xff
 8000958:	d1fa      	bne.n	8000950 <__eqsf2+0x28>
 800095a:	2e00      	cmp	r6, #0
 800095c:	d1f8      	bne.n	8000950 <__eqsf2+0x28>
 800095e:	428b      	cmp	r3, r1
 8000960:	d006      	beq.n	8000970 <__eqsf2+0x48>
 8000962:	2001      	movs	r0, #1
 8000964:	2a00      	cmp	r2, #0
 8000966:	d1f3      	bne.n	8000950 <__eqsf2+0x28>
 8000968:	0028      	movs	r0, r5
 800096a:	1e43      	subs	r3, r0, #1
 800096c:	4198      	sbcs	r0, r3
 800096e:	e7ef      	b.n	8000950 <__eqsf2+0x28>
 8000970:	2000      	movs	r0, #0
 8000972:	e7ed      	b.n	8000950 <__eqsf2+0x28>

08000974 <__gesf2>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	0042      	lsls	r2, r0, #1
 8000978:	0245      	lsls	r5, r0, #9
 800097a:	024e      	lsls	r6, r1, #9
 800097c:	004c      	lsls	r4, r1, #1
 800097e:	0fc3      	lsrs	r3, r0, #31
 8000980:	0a6d      	lsrs	r5, r5, #9
 8000982:	0e12      	lsrs	r2, r2, #24
 8000984:	0a76      	lsrs	r6, r6, #9
 8000986:	0e24      	lsrs	r4, r4, #24
 8000988:	0fc8      	lsrs	r0, r1, #31
 800098a:	2aff      	cmp	r2, #255	; 0xff
 800098c:	d01b      	beq.n	80009c6 <__gesf2+0x52>
 800098e:	2cff      	cmp	r4, #255	; 0xff
 8000990:	d00e      	beq.n	80009b0 <__gesf2+0x3c>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d11b      	bne.n	80009ce <__gesf2+0x5a>
 8000996:	2c00      	cmp	r4, #0
 8000998:	d101      	bne.n	800099e <__gesf2+0x2a>
 800099a:	2e00      	cmp	r6, #0
 800099c:	d01c      	beq.n	80009d8 <__gesf2+0x64>
 800099e:	2d00      	cmp	r5, #0
 80009a0:	d00c      	beq.n	80009bc <__gesf2+0x48>
 80009a2:	4283      	cmp	r3, r0
 80009a4:	d01c      	beq.n	80009e0 <__gesf2+0x6c>
 80009a6:	2102      	movs	r1, #2
 80009a8:	1e58      	subs	r0, r3, #1
 80009aa:	4008      	ands	r0, r1
 80009ac:	3801      	subs	r0, #1
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	2e00      	cmp	r6, #0
 80009b2:	d122      	bne.n	80009fa <__gesf2+0x86>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d1f4      	bne.n	80009a2 <__gesf2+0x2e>
 80009b8:	2d00      	cmp	r5, #0
 80009ba:	d1f2      	bne.n	80009a2 <__gesf2+0x2e>
 80009bc:	2800      	cmp	r0, #0
 80009be:	d1f6      	bne.n	80009ae <__gesf2+0x3a>
 80009c0:	2001      	movs	r0, #1
 80009c2:	4240      	negs	r0, r0
 80009c4:	e7f3      	b.n	80009ae <__gesf2+0x3a>
 80009c6:	2d00      	cmp	r5, #0
 80009c8:	d117      	bne.n	80009fa <__gesf2+0x86>
 80009ca:	2cff      	cmp	r4, #255	; 0xff
 80009cc:	d0f0      	beq.n	80009b0 <__gesf2+0x3c>
 80009ce:	2c00      	cmp	r4, #0
 80009d0:	d1e7      	bne.n	80009a2 <__gesf2+0x2e>
 80009d2:	2e00      	cmp	r6, #0
 80009d4:	d1e5      	bne.n	80009a2 <__gesf2+0x2e>
 80009d6:	e7e6      	b.n	80009a6 <__gesf2+0x32>
 80009d8:	2000      	movs	r0, #0
 80009da:	2d00      	cmp	r5, #0
 80009dc:	d0e7      	beq.n	80009ae <__gesf2+0x3a>
 80009de:	e7e2      	b.n	80009a6 <__gesf2+0x32>
 80009e0:	42a2      	cmp	r2, r4
 80009e2:	dc05      	bgt.n	80009f0 <__gesf2+0x7c>
 80009e4:	dbea      	blt.n	80009bc <__gesf2+0x48>
 80009e6:	42b5      	cmp	r5, r6
 80009e8:	d802      	bhi.n	80009f0 <__gesf2+0x7c>
 80009ea:	d3e7      	bcc.n	80009bc <__gesf2+0x48>
 80009ec:	2000      	movs	r0, #0
 80009ee:	e7de      	b.n	80009ae <__gesf2+0x3a>
 80009f0:	4243      	negs	r3, r0
 80009f2:	4158      	adcs	r0, r3
 80009f4:	0040      	lsls	r0, r0, #1
 80009f6:	3801      	subs	r0, #1
 80009f8:	e7d9      	b.n	80009ae <__gesf2+0x3a>
 80009fa:	2002      	movs	r0, #2
 80009fc:	4240      	negs	r0, r0
 80009fe:	e7d6      	b.n	80009ae <__gesf2+0x3a>

08000a00 <__lesf2>:
 8000a00:	b570      	push	{r4, r5, r6, lr}
 8000a02:	0042      	lsls	r2, r0, #1
 8000a04:	0245      	lsls	r5, r0, #9
 8000a06:	024e      	lsls	r6, r1, #9
 8000a08:	004c      	lsls	r4, r1, #1
 8000a0a:	0fc3      	lsrs	r3, r0, #31
 8000a0c:	0a6d      	lsrs	r5, r5, #9
 8000a0e:	0e12      	lsrs	r2, r2, #24
 8000a10:	0a76      	lsrs	r6, r6, #9
 8000a12:	0e24      	lsrs	r4, r4, #24
 8000a14:	0fc8      	lsrs	r0, r1, #31
 8000a16:	2aff      	cmp	r2, #255	; 0xff
 8000a18:	d00b      	beq.n	8000a32 <__lesf2+0x32>
 8000a1a:	2cff      	cmp	r4, #255	; 0xff
 8000a1c:	d00d      	beq.n	8000a3a <__lesf2+0x3a>
 8000a1e:	2a00      	cmp	r2, #0
 8000a20:	d11f      	bne.n	8000a62 <__lesf2+0x62>
 8000a22:	2c00      	cmp	r4, #0
 8000a24:	d116      	bne.n	8000a54 <__lesf2+0x54>
 8000a26:	2e00      	cmp	r6, #0
 8000a28:	d114      	bne.n	8000a54 <__lesf2+0x54>
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	2d00      	cmp	r5, #0
 8000a2e:	d010      	beq.n	8000a52 <__lesf2+0x52>
 8000a30:	e009      	b.n	8000a46 <__lesf2+0x46>
 8000a32:	2d00      	cmp	r5, #0
 8000a34:	d10c      	bne.n	8000a50 <__lesf2+0x50>
 8000a36:	2cff      	cmp	r4, #255	; 0xff
 8000a38:	d113      	bne.n	8000a62 <__lesf2+0x62>
 8000a3a:	2e00      	cmp	r6, #0
 8000a3c:	d108      	bne.n	8000a50 <__lesf2+0x50>
 8000a3e:	2a00      	cmp	r2, #0
 8000a40:	d008      	beq.n	8000a54 <__lesf2+0x54>
 8000a42:	4283      	cmp	r3, r0
 8000a44:	d012      	beq.n	8000a6c <__lesf2+0x6c>
 8000a46:	2102      	movs	r1, #2
 8000a48:	1e58      	subs	r0, r3, #1
 8000a4a:	4008      	ands	r0, r1
 8000a4c:	3801      	subs	r0, #1
 8000a4e:	e000      	b.n	8000a52 <__lesf2+0x52>
 8000a50:	2002      	movs	r0, #2
 8000a52:	bd70      	pop	{r4, r5, r6, pc}
 8000a54:	2d00      	cmp	r5, #0
 8000a56:	d1f4      	bne.n	8000a42 <__lesf2+0x42>
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	d1fa      	bne.n	8000a52 <__lesf2+0x52>
 8000a5c:	2001      	movs	r0, #1
 8000a5e:	4240      	negs	r0, r0
 8000a60:	e7f7      	b.n	8000a52 <__lesf2+0x52>
 8000a62:	2c00      	cmp	r4, #0
 8000a64:	d1ed      	bne.n	8000a42 <__lesf2+0x42>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	d1eb      	bne.n	8000a42 <__lesf2+0x42>
 8000a6a:	e7ec      	b.n	8000a46 <__lesf2+0x46>
 8000a6c:	42a2      	cmp	r2, r4
 8000a6e:	dc05      	bgt.n	8000a7c <__lesf2+0x7c>
 8000a70:	dbf2      	blt.n	8000a58 <__lesf2+0x58>
 8000a72:	42b5      	cmp	r5, r6
 8000a74:	d802      	bhi.n	8000a7c <__lesf2+0x7c>
 8000a76:	d3ef      	bcc.n	8000a58 <__lesf2+0x58>
 8000a78:	2000      	movs	r0, #0
 8000a7a:	e7ea      	b.n	8000a52 <__lesf2+0x52>
 8000a7c:	4243      	negs	r3, r0
 8000a7e:	4158      	adcs	r0, r3
 8000a80:	0040      	lsls	r0, r0, #1
 8000a82:	3801      	subs	r0, #1
 8000a84:	e7e5      	b.n	8000a52 <__lesf2+0x52>
 8000a86:	46c0      	nop			; (mov r8, r8)

08000a88 <__aeabi_ui2f>:
 8000a88:	b570      	push	{r4, r5, r6, lr}
 8000a8a:	1e04      	subs	r4, r0, #0
 8000a8c:	d00e      	beq.n	8000aac <__aeabi_ui2f+0x24>
 8000a8e:	f001 fe8b 	bl	80027a8 <__clzsi2>
 8000a92:	239e      	movs	r3, #158	; 0x9e
 8000a94:	0001      	movs	r1, r0
 8000a96:	1a1b      	subs	r3, r3, r0
 8000a98:	2b96      	cmp	r3, #150	; 0x96
 8000a9a:	dc0c      	bgt.n	8000ab6 <__aeabi_ui2f+0x2e>
 8000a9c:	2808      	cmp	r0, #8
 8000a9e:	d02c      	beq.n	8000afa <__aeabi_ui2f+0x72>
 8000aa0:	3908      	subs	r1, #8
 8000aa2:	408c      	lsls	r4, r1
 8000aa4:	0264      	lsls	r4, r4, #9
 8000aa6:	0a64      	lsrs	r4, r4, #9
 8000aa8:	b2d8      	uxtb	r0, r3
 8000aaa:	e001      	b.n	8000ab0 <__aeabi_ui2f+0x28>
 8000aac:	2000      	movs	r0, #0
 8000aae:	2400      	movs	r4, #0
 8000ab0:	05c0      	lsls	r0, r0, #23
 8000ab2:	4320      	orrs	r0, r4
 8000ab4:	bd70      	pop	{r4, r5, r6, pc}
 8000ab6:	2b99      	cmp	r3, #153	; 0x99
 8000ab8:	dd0a      	ble.n	8000ad0 <__aeabi_ui2f+0x48>
 8000aba:	0002      	movs	r2, r0
 8000abc:	0020      	movs	r0, r4
 8000abe:	321b      	adds	r2, #27
 8000ac0:	4090      	lsls	r0, r2
 8000ac2:	0002      	movs	r2, r0
 8000ac4:	1e50      	subs	r0, r2, #1
 8000ac6:	4182      	sbcs	r2, r0
 8000ac8:	2005      	movs	r0, #5
 8000aca:	1a40      	subs	r0, r0, r1
 8000acc:	40c4      	lsrs	r4, r0
 8000ace:	4314      	orrs	r4, r2
 8000ad0:	2905      	cmp	r1, #5
 8000ad2:	dc16      	bgt.n	8000b02 <__aeabi_ui2f+0x7a>
 8000ad4:	0022      	movs	r2, r4
 8000ad6:	480f      	ldr	r0, [pc, #60]	; (8000b14 <__aeabi_ui2f+0x8c>)
 8000ad8:	4002      	ands	r2, r0
 8000ada:	0765      	lsls	r5, r4, #29
 8000adc:	d009      	beq.n	8000af2 <__aeabi_ui2f+0x6a>
 8000ade:	250f      	movs	r5, #15
 8000ae0:	402c      	ands	r4, r5
 8000ae2:	2c04      	cmp	r4, #4
 8000ae4:	d005      	beq.n	8000af2 <__aeabi_ui2f+0x6a>
 8000ae6:	3204      	adds	r2, #4
 8000ae8:	0154      	lsls	r4, r2, #5
 8000aea:	d502      	bpl.n	8000af2 <__aeabi_ui2f+0x6a>
 8000aec:	239f      	movs	r3, #159	; 0x9f
 8000aee:	4002      	ands	r2, r0
 8000af0:	1a5b      	subs	r3, r3, r1
 8000af2:	0192      	lsls	r2, r2, #6
 8000af4:	0a54      	lsrs	r4, r2, #9
 8000af6:	b2d8      	uxtb	r0, r3
 8000af8:	e7da      	b.n	8000ab0 <__aeabi_ui2f+0x28>
 8000afa:	0264      	lsls	r4, r4, #9
 8000afc:	2096      	movs	r0, #150	; 0x96
 8000afe:	0a64      	lsrs	r4, r4, #9
 8000b00:	e7d6      	b.n	8000ab0 <__aeabi_ui2f+0x28>
 8000b02:	1f4a      	subs	r2, r1, #5
 8000b04:	4094      	lsls	r4, r2
 8000b06:	0022      	movs	r2, r4
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <__aeabi_ui2f+0x8c>)
 8000b0a:	4002      	ands	r2, r0
 8000b0c:	0765      	lsls	r5, r4, #29
 8000b0e:	d0f0      	beq.n	8000af2 <__aeabi_ui2f+0x6a>
 8000b10:	e7e5      	b.n	8000ade <__aeabi_ui2f+0x56>
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	fbffffff 	.word	0xfbffffff

08000b18 <__aeabi_dadd>:
 8000b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b1a:	464f      	mov	r7, r9
 8000b1c:	4646      	mov	r6, r8
 8000b1e:	46d6      	mov	lr, sl
 8000b20:	0004      	movs	r4, r0
 8000b22:	b5c0      	push	{r6, r7, lr}
 8000b24:	001f      	movs	r7, r3
 8000b26:	030b      	lsls	r3, r1, #12
 8000b28:	0010      	movs	r0, r2
 8000b2a:	004e      	lsls	r6, r1, #1
 8000b2c:	0a5b      	lsrs	r3, r3, #9
 8000b2e:	0fcd      	lsrs	r5, r1, #31
 8000b30:	0f61      	lsrs	r1, r4, #29
 8000b32:	007a      	lsls	r2, r7, #1
 8000b34:	4319      	orrs	r1, r3
 8000b36:	00e3      	lsls	r3, r4, #3
 8000b38:	033c      	lsls	r4, r7, #12
 8000b3a:	0fff      	lsrs	r7, r7, #31
 8000b3c:	46bc      	mov	ip, r7
 8000b3e:	0a64      	lsrs	r4, r4, #9
 8000b40:	0f47      	lsrs	r7, r0, #29
 8000b42:	4327      	orrs	r7, r4
 8000b44:	0d76      	lsrs	r6, r6, #21
 8000b46:	0d52      	lsrs	r2, r2, #21
 8000b48:	00c0      	lsls	r0, r0, #3
 8000b4a:	46b9      	mov	r9, r7
 8000b4c:	4680      	mov	r8, r0
 8000b4e:	1ab7      	subs	r7, r6, r2
 8000b50:	4565      	cmp	r5, ip
 8000b52:	d100      	bne.n	8000b56 <__aeabi_dadd+0x3e>
 8000b54:	e09b      	b.n	8000c8e <__aeabi_dadd+0x176>
 8000b56:	2f00      	cmp	r7, #0
 8000b58:	dc00      	bgt.n	8000b5c <__aeabi_dadd+0x44>
 8000b5a:	e084      	b.n	8000c66 <__aeabi_dadd+0x14e>
 8000b5c:	2a00      	cmp	r2, #0
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dadd+0x4a>
 8000b60:	e0be      	b.n	8000ce0 <__aeabi_dadd+0x1c8>
 8000b62:	4ac8      	ldr	r2, [pc, #800]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000b64:	4296      	cmp	r6, r2
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x52>
 8000b68:	e124      	b.n	8000db4 <__aeabi_dadd+0x29c>
 8000b6a:	2280      	movs	r2, #128	; 0x80
 8000b6c:	464c      	mov	r4, r9
 8000b6e:	0412      	lsls	r2, r2, #16
 8000b70:	4314      	orrs	r4, r2
 8000b72:	46a1      	mov	r9, r4
 8000b74:	2f38      	cmp	r7, #56	; 0x38
 8000b76:	dd00      	ble.n	8000b7a <__aeabi_dadd+0x62>
 8000b78:	e167      	b.n	8000e4a <__aeabi_dadd+0x332>
 8000b7a:	2f1f      	cmp	r7, #31
 8000b7c:	dd00      	ble.n	8000b80 <__aeabi_dadd+0x68>
 8000b7e:	e1d6      	b.n	8000f2e <__aeabi_dadd+0x416>
 8000b80:	2220      	movs	r2, #32
 8000b82:	464c      	mov	r4, r9
 8000b84:	1bd2      	subs	r2, r2, r7
 8000b86:	4094      	lsls	r4, r2
 8000b88:	46a2      	mov	sl, r4
 8000b8a:	4644      	mov	r4, r8
 8000b8c:	40fc      	lsrs	r4, r7
 8000b8e:	0020      	movs	r0, r4
 8000b90:	4654      	mov	r4, sl
 8000b92:	4304      	orrs	r4, r0
 8000b94:	4640      	mov	r0, r8
 8000b96:	4090      	lsls	r0, r2
 8000b98:	1e42      	subs	r2, r0, #1
 8000b9a:	4190      	sbcs	r0, r2
 8000b9c:	464a      	mov	r2, r9
 8000b9e:	40fa      	lsrs	r2, r7
 8000ba0:	4304      	orrs	r4, r0
 8000ba2:	1a89      	subs	r1, r1, r2
 8000ba4:	1b1c      	subs	r4, r3, r4
 8000ba6:	42a3      	cmp	r3, r4
 8000ba8:	4192      	sbcs	r2, r2
 8000baa:	4252      	negs	r2, r2
 8000bac:	1a8b      	subs	r3, r1, r2
 8000bae:	469a      	mov	sl, r3
 8000bb0:	4653      	mov	r3, sl
 8000bb2:	021b      	lsls	r3, r3, #8
 8000bb4:	d400      	bmi.n	8000bb8 <__aeabi_dadd+0xa0>
 8000bb6:	e0d4      	b.n	8000d62 <__aeabi_dadd+0x24a>
 8000bb8:	4653      	mov	r3, sl
 8000bba:	025a      	lsls	r2, r3, #9
 8000bbc:	0a53      	lsrs	r3, r2, #9
 8000bbe:	469a      	mov	sl, r3
 8000bc0:	4653      	mov	r3, sl
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0xb0>
 8000bc6:	e104      	b.n	8000dd2 <__aeabi_dadd+0x2ba>
 8000bc8:	4650      	mov	r0, sl
 8000bca:	f001 fded 	bl	80027a8 <__clzsi2>
 8000bce:	0003      	movs	r3, r0
 8000bd0:	3b08      	subs	r3, #8
 8000bd2:	2220      	movs	r2, #32
 8000bd4:	0020      	movs	r0, r4
 8000bd6:	1ad2      	subs	r2, r2, r3
 8000bd8:	4651      	mov	r1, sl
 8000bda:	40d0      	lsrs	r0, r2
 8000bdc:	4099      	lsls	r1, r3
 8000bde:	0002      	movs	r2, r0
 8000be0:	409c      	lsls	r4, r3
 8000be2:	430a      	orrs	r2, r1
 8000be4:	42b3      	cmp	r3, r6
 8000be6:	da00      	bge.n	8000bea <__aeabi_dadd+0xd2>
 8000be8:	e102      	b.n	8000df0 <__aeabi_dadd+0x2d8>
 8000bea:	1b9b      	subs	r3, r3, r6
 8000bec:	1c59      	adds	r1, r3, #1
 8000bee:	291f      	cmp	r1, #31
 8000bf0:	dd00      	ble.n	8000bf4 <__aeabi_dadd+0xdc>
 8000bf2:	e0a7      	b.n	8000d44 <__aeabi_dadd+0x22c>
 8000bf4:	2320      	movs	r3, #32
 8000bf6:	0010      	movs	r0, r2
 8000bf8:	0026      	movs	r6, r4
 8000bfa:	1a5b      	subs	r3, r3, r1
 8000bfc:	409c      	lsls	r4, r3
 8000bfe:	4098      	lsls	r0, r3
 8000c00:	40ce      	lsrs	r6, r1
 8000c02:	40ca      	lsrs	r2, r1
 8000c04:	1e63      	subs	r3, r4, #1
 8000c06:	419c      	sbcs	r4, r3
 8000c08:	4330      	orrs	r0, r6
 8000c0a:	4692      	mov	sl, r2
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	4304      	orrs	r4, r0
 8000c10:	0763      	lsls	r3, r4, #29
 8000c12:	d009      	beq.n	8000c28 <__aeabi_dadd+0x110>
 8000c14:	230f      	movs	r3, #15
 8000c16:	4023      	ands	r3, r4
 8000c18:	2b04      	cmp	r3, #4
 8000c1a:	d005      	beq.n	8000c28 <__aeabi_dadd+0x110>
 8000c1c:	1d23      	adds	r3, r4, #4
 8000c1e:	42a3      	cmp	r3, r4
 8000c20:	41a4      	sbcs	r4, r4
 8000c22:	4264      	negs	r4, r4
 8000c24:	44a2      	add	sl, r4
 8000c26:	001c      	movs	r4, r3
 8000c28:	4653      	mov	r3, sl
 8000c2a:	021b      	lsls	r3, r3, #8
 8000c2c:	d400      	bmi.n	8000c30 <__aeabi_dadd+0x118>
 8000c2e:	e09b      	b.n	8000d68 <__aeabi_dadd+0x250>
 8000c30:	4b94      	ldr	r3, [pc, #592]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000c32:	3601      	adds	r6, #1
 8000c34:	429e      	cmp	r6, r3
 8000c36:	d100      	bne.n	8000c3a <__aeabi_dadd+0x122>
 8000c38:	e0b8      	b.n	8000dac <__aeabi_dadd+0x294>
 8000c3a:	4653      	mov	r3, sl
 8000c3c:	4992      	ldr	r1, [pc, #584]	; (8000e88 <__aeabi_dadd+0x370>)
 8000c3e:	08e4      	lsrs	r4, r4, #3
 8000c40:	400b      	ands	r3, r1
 8000c42:	0019      	movs	r1, r3
 8000c44:	075b      	lsls	r3, r3, #29
 8000c46:	4323      	orrs	r3, r4
 8000c48:	0572      	lsls	r2, r6, #21
 8000c4a:	024c      	lsls	r4, r1, #9
 8000c4c:	0b24      	lsrs	r4, r4, #12
 8000c4e:	0d52      	lsrs	r2, r2, #21
 8000c50:	0512      	lsls	r2, r2, #20
 8000c52:	07ed      	lsls	r5, r5, #31
 8000c54:	4322      	orrs	r2, r4
 8000c56:	432a      	orrs	r2, r5
 8000c58:	0018      	movs	r0, r3
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	bce0      	pop	{r5, r6, r7}
 8000c5e:	46ba      	mov	sl, r7
 8000c60:	46b1      	mov	r9, r6
 8000c62:	46a8      	mov	r8, r5
 8000c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c66:	2f00      	cmp	r7, #0
 8000c68:	d048      	beq.n	8000cfc <__aeabi_dadd+0x1e4>
 8000c6a:	1b97      	subs	r7, r2, r6
 8000c6c:	2e00      	cmp	r6, #0
 8000c6e:	d000      	beq.n	8000c72 <__aeabi_dadd+0x15a>
 8000c70:	e10e      	b.n	8000e90 <__aeabi_dadd+0x378>
 8000c72:	000c      	movs	r4, r1
 8000c74:	431c      	orrs	r4, r3
 8000c76:	d100      	bne.n	8000c7a <__aeabi_dadd+0x162>
 8000c78:	e1b7      	b.n	8000fea <__aeabi_dadd+0x4d2>
 8000c7a:	1e7c      	subs	r4, r7, #1
 8000c7c:	2f01      	cmp	r7, #1
 8000c7e:	d100      	bne.n	8000c82 <__aeabi_dadd+0x16a>
 8000c80:	e226      	b.n	80010d0 <__aeabi_dadd+0x5b8>
 8000c82:	4d80      	ldr	r5, [pc, #512]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000c84:	42af      	cmp	r7, r5
 8000c86:	d100      	bne.n	8000c8a <__aeabi_dadd+0x172>
 8000c88:	e1d5      	b.n	8001036 <__aeabi_dadd+0x51e>
 8000c8a:	0027      	movs	r7, r4
 8000c8c:	e107      	b.n	8000e9e <__aeabi_dadd+0x386>
 8000c8e:	2f00      	cmp	r7, #0
 8000c90:	dc00      	bgt.n	8000c94 <__aeabi_dadd+0x17c>
 8000c92:	e0b2      	b.n	8000dfa <__aeabi_dadd+0x2e2>
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	d047      	beq.n	8000d28 <__aeabi_dadd+0x210>
 8000c98:	4a7a      	ldr	r2, [pc, #488]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000c9a:	4296      	cmp	r6, r2
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_dadd+0x188>
 8000c9e:	e089      	b.n	8000db4 <__aeabi_dadd+0x29c>
 8000ca0:	2280      	movs	r2, #128	; 0x80
 8000ca2:	464c      	mov	r4, r9
 8000ca4:	0412      	lsls	r2, r2, #16
 8000ca6:	4314      	orrs	r4, r2
 8000ca8:	46a1      	mov	r9, r4
 8000caa:	2f38      	cmp	r7, #56	; 0x38
 8000cac:	dc6b      	bgt.n	8000d86 <__aeabi_dadd+0x26e>
 8000cae:	2f1f      	cmp	r7, #31
 8000cb0:	dc00      	bgt.n	8000cb4 <__aeabi_dadd+0x19c>
 8000cb2:	e16e      	b.n	8000f92 <__aeabi_dadd+0x47a>
 8000cb4:	003a      	movs	r2, r7
 8000cb6:	4648      	mov	r0, r9
 8000cb8:	3a20      	subs	r2, #32
 8000cba:	40d0      	lsrs	r0, r2
 8000cbc:	4684      	mov	ip, r0
 8000cbe:	2f20      	cmp	r7, #32
 8000cc0:	d007      	beq.n	8000cd2 <__aeabi_dadd+0x1ba>
 8000cc2:	2240      	movs	r2, #64	; 0x40
 8000cc4:	4648      	mov	r0, r9
 8000cc6:	1bd2      	subs	r2, r2, r7
 8000cc8:	4090      	lsls	r0, r2
 8000cca:	0002      	movs	r2, r0
 8000ccc:	4640      	mov	r0, r8
 8000cce:	4310      	orrs	r0, r2
 8000cd0:	4680      	mov	r8, r0
 8000cd2:	4640      	mov	r0, r8
 8000cd4:	1e42      	subs	r2, r0, #1
 8000cd6:	4190      	sbcs	r0, r2
 8000cd8:	4662      	mov	r2, ip
 8000cda:	0004      	movs	r4, r0
 8000cdc:	4314      	orrs	r4, r2
 8000cde:	e057      	b.n	8000d90 <__aeabi_dadd+0x278>
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	4302      	orrs	r2, r0
 8000ce4:	d100      	bne.n	8000ce8 <__aeabi_dadd+0x1d0>
 8000ce6:	e103      	b.n	8000ef0 <__aeabi_dadd+0x3d8>
 8000ce8:	1e7a      	subs	r2, r7, #1
 8000cea:	2f01      	cmp	r7, #1
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_dadd+0x1d8>
 8000cee:	e193      	b.n	8001018 <__aeabi_dadd+0x500>
 8000cf0:	4c64      	ldr	r4, [pc, #400]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000cf2:	42a7      	cmp	r7, r4
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_dadd+0x1e0>
 8000cf6:	e18a      	b.n	800100e <__aeabi_dadd+0x4f6>
 8000cf8:	0017      	movs	r7, r2
 8000cfa:	e73b      	b.n	8000b74 <__aeabi_dadd+0x5c>
 8000cfc:	4c63      	ldr	r4, [pc, #396]	; (8000e8c <__aeabi_dadd+0x374>)
 8000cfe:	1c72      	adds	r2, r6, #1
 8000d00:	4222      	tst	r2, r4
 8000d02:	d000      	beq.n	8000d06 <__aeabi_dadd+0x1ee>
 8000d04:	e0e0      	b.n	8000ec8 <__aeabi_dadd+0x3b0>
 8000d06:	000a      	movs	r2, r1
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_dadd+0x1f8>
 8000d0e:	e174      	b.n	8000ffa <__aeabi_dadd+0x4e2>
 8000d10:	2a00      	cmp	r2, #0
 8000d12:	d100      	bne.n	8000d16 <__aeabi_dadd+0x1fe>
 8000d14:	e1d0      	b.n	80010b8 <__aeabi_dadd+0x5a0>
 8000d16:	464a      	mov	r2, r9
 8000d18:	4302      	orrs	r2, r0
 8000d1a:	d000      	beq.n	8000d1e <__aeabi_dadd+0x206>
 8000d1c:	e1e3      	b.n	80010e6 <__aeabi_dadd+0x5ce>
 8000d1e:	074a      	lsls	r2, r1, #29
 8000d20:	08db      	lsrs	r3, r3, #3
 8000d22:	4313      	orrs	r3, r2
 8000d24:	08c9      	lsrs	r1, r1, #3
 8000d26:	e029      	b.n	8000d7c <__aeabi_dadd+0x264>
 8000d28:	464a      	mov	r2, r9
 8000d2a:	4302      	orrs	r2, r0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_dadd+0x218>
 8000d2e:	e17d      	b.n	800102c <__aeabi_dadd+0x514>
 8000d30:	1e7a      	subs	r2, r7, #1
 8000d32:	2f01      	cmp	r7, #1
 8000d34:	d100      	bne.n	8000d38 <__aeabi_dadd+0x220>
 8000d36:	e0e0      	b.n	8000efa <__aeabi_dadd+0x3e2>
 8000d38:	4c52      	ldr	r4, [pc, #328]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000d3a:	42a7      	cmp	r7, r4
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_dadd+0x228>
 8000d3e:	e166      	b.n	800100e <__aeabi_dadd+0x4f6>
 8000d40:	0017      	movs	r7, r2
 8000d42:	e7b2      	b.n	8000caa <__aeabi_dadd+0x192>
 8000d44:	0010      	movs	r0, r2
 8000d46:	3b1f      	subs	r3, #31
 8000d48:	40d8      	lsrs	r0, r3
 8000d4a:	2920      	cmp	r1, #32
 8000d4c:	d003      	beq.n	8000d56 <__aeabi_dadd+0x23e>
 8000d4e:	2340      	movs	r3, #64	; 0x40
 8000d50:	1a5b      	subs	r3, r3, r1
 8000d52:	409a      	lsls	r2, r3
 8000d54:	4314      	orrs	r4, r2
 8000d56:	1e63      	subs	r3, r4, #1
 8000d58:	419c      	sbcs	r4, r3
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	469a      	mov	sl, r3
 8000d60:	4304      	orrs	r4, r0
 8000d62:	0763      	lsls	r3, r4, #29
 8000d64:	d000      	beq.n	8000d68 <__aeabi_dadd+0x250>
 8000d66:	e755      	b.n	8000c14 <__aeabi_dadd+0xfc>
 8000d68:	4652      	mov	r2, sl
 8000d6a:	08e3      	lsrs	r3, r4, #3
 8000d6c:	0752      	lsls	r2, r2, #29
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	4652      	mov	r2, sl
 8000d72:	0037      	movs	r7, r6
 8000d74:	08d1      	lsrs	r1, r2, #3
 8000d76:	4a43      	ldr	r2, [pc, #268]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000d78:	4297      	cmp	r7, r2
 8000d7a:	d01f      	beq.n	8000dbc <__aeabi_dadd+0x2a4>
 8000d7c:	0309      	lsls	r1, r1, #12
 8000d7e:	057a      	lsls	r2, r7, #21
 8000d80:	0b0c      	lsrs	r4, r1, #12
 8000d82:	0d52      	lsrs	r2, r2, #21
 8000d84:	e764      	b.n	8000c50 <__aeabi_dadd+0x138>
 8000d86:	4642      	mov	r2, r8
 8000d88:	464c      	mov	r4, r9
 8000d8a:	4314      	orrs	r4, r2
 8000d8c:	1e62      	subs	r2, r4, #1
 8000d8e:	4194      	sbcs	r4, r2
 8000d90:	18e4      	adds	r4, r4, r3
 8000d92:	429c      	cmp	r4, r3
 8000d94:	4192      	sbcs	r2, r2
 8000d96:	4252      	negs	r2, r2
 8000d98:	4692      	mov	sl, r2
 8000d9a:	448a      	add	sl, r1
 8000d9c:	4653      	mov	r3, sl
 8000d9e:	021b      	lsls	r3, r3, #8
 8000da0:	d5df      	bpl.n	8000d62 <__aeabi_dadd+0x24a>
 8000da2:	4b38      	ldr	r3, [pc, #224]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000da4:	3601      	adds	r6, #1
 8000da6:	429e      	cmp	r6, r3
 8000da8:	d000      	beq.n	8000dac <__aeabi_dadd+0x294>
 8000daa:	e0b3      	b.n	8000f14 <__aeabi_dadd+0x3fc>
 8000dac:	0032      	movs	r2, r6
 8000dae:	2400      	movs	r4, #0
 8000db0:	2300      	movs	r3, #0
 8000db2:	e74d      	b.n	8000c50 <__aeabi_dadd+0x138>
 8000db4:	074a      	lsls	r2, r1, #29
 8000db6:	08db      	lsrs	r3, r3, #3
 8000db8:	4313      	orrs	r3, r2
 8000dba:	08c9      	lsrs	r1, r1, #3
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_dadd+0x2ac>
 8000dc2:	e200      	b.n	80011c6 <__aeabi_dadd+0x6ae>
 8000dc4:	2480      	movs	r4, #128	; 0x80
 8000dc6:	0324      	lsls	r4, r4, #12
 8000dc8:	430c      	orrs	r4, r1
 8000dca:	0324      	lsls	r4, r4, #12
 8000dcc:	4a2d      	ldr	r2, [pc, #180]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000dce:	0b24      	lsrs	r4, r4, #12
 8000dd0:	e73e      	b.n	8000c50 <__aeabi_dadd+0x138>
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	f001 fce8 	bl	80027a8 <__clzsi2>
 8000dd8:	0003      	movs	r3, r0
 8000dda:	3318      	adds	r3, #24
 8000ddc:	2b1f      	cmp	r3, #31
 8000dde:	dc00      	bgt.n	8000de2 <__aeabi_dadd+0x2ca>
 8000de0:	e6f7      	b.n	8000bd2 <__aeabi_dadd+0xba>
 8000de2:	0022      	movs	r2, r4
 8000de4:	3808      	subs	r0, #8
 8000de6:	4082      	lsls	r2, r0
 8000de8:	2400      	movs	r4, #0
 8000dea:	42b3      	cmp	r3, r6
 8000dec:	db00      	blt.n	8000df0 <__aeabi_dadd+0x2d8>
 8000dee:	e6fc      	b.n	8000bea <__aeabi_dadd+0xd2>
 8000df0:	1af6      	subs	r6, r6, r3
 8000df2:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <__aeabi_dadd+0x370>)
 8000df4:	401a      	ands	r2, r3
 8000df6:	4692      	mov	sl, r2
 8000df8:	e70a      	b.n	8000c10 <__aeabi_dadd+0xf8>
 8000dfa:	2f00      	cmp	r7, #0
 8000dfc:	d02b      	beq.n	8000e56 <__aeabi_dadd+0x33e>
 8000dfe:	1b97      	subs	r7, r2, r6
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d100      	bne.n	8000e06 <__aeabi_dadd+0x2ee>
 8000e04:	e0b8      	b.n	8000f78 <__aeabi_dadd+0x460>
 8000e06:	4c1f      	ldr	r4, [pc, #124]	; (8000e84 <__aeabi_dadd+0x36c>)
 8000e08:	42a2      	cmp	r2, r4
 8000e0a:	d100      	bne.n	8000e0e <__aeabi_dadd+0x2f6>
 8000e0c:	e11c      	b.n	8001048 <__aeabi_dadd+0x530>
 8000e0e:	2480      	movs	r4, #128	; 0x80
 8000e10:	0424      	lsls	r4, r4, #16
 8000e12:	4321      	orrs	r1, r4
 8000e14:	2f38      	cmp	r7, #56	; 0x38
 8000e16:	dd00      	ble.n	8000e1a <__aeabi_dadd+0x302>
 8000e18:	e11e      	b.n	8001058 <__aeabi_dadd+0x540>
 8000e1a:	2f1f      	cmp	r7, #31
 8000e1c:	dd00      	ble.n	8000e20 <__aeabi_dadd+0x308>
 8000e1e:	e19e      	b.n	800115e <__aeabi_dadd+0x646>
 8000e20:	2620      	movs	r6, #32
 8000e22:	000c      	movs	r4, r1
 8000e24:	1bf6      	subs	r6, r6, r7
 8000e26:	0018      	movs	r0, r3
 8000e28:	40b3      	lsls	r3, r6
 8000e2a:	40b4      	lsls	r4, r6
 8000e2c:	40f8      	lsrs	r0, r7
 8000e2e:	1e5e      	subs	r6, r3, #1
 8000e30:	41b3      	sbcs	r3, r6
 8000e32:	40f9      	lsrs	r1, r7
 8000e34:	4304      	orrs	r4, r0
 8000e36:	431c      	orrs	r4, r3
 8000e38:	4489      	add	r9, r1
 8000e3a:	4444      	add	r4, r8
 8000e3c:	4544      	cmp	r4, r8
 8000e3e:	419b      	sbcs	r3, r3
 8000e40:	425b      	negs	r3, r3
 8000e42:	444b      	add	r3, r9
 8000e44:	469a      	mov	sl, r3
 8000e46:	0016      	movs	r6, r2
 8000e48:	e7a8      	b.n	8000d9c <__aeabi_dadd+0x284>
 8000e4a:	4642      	mov	r2, r8
 8000e4c:	464c      	mov	r4, r9
 8000e4e:	4314      	orrs	r4, r2
 8000e50:	1e62      	subs	r2, r4, #1
 8000e52:	4194      	sbcs	r4, r2
 8000e54:	e6a6      	b.n	8000ba4 <__aeabi_dadd+0x8c>
 8000e56:	4c0d      	ldr	r4, [pc, #52]	; (8000e8c <__aeabi_dadd+0x374>)
 8000e58:	1c72      	adds	r2, r6, #1
 8000e5a:	4222      	tst	r2, r4
 8000e5c:	d000      	beq.n	8000e60 <__aeabi_dadd+0x348>
 8000e5e:	e0a8      	b.n	8000fb2 <__aeabi_dadd+0x49a>
 8000e60:	000a      	movs	r2, r1
 8000e62:	431a      	orrs	r2, r3
 8000e64:	2e00      	cmp	r6, #0
 8000e66:	d000      	beq.n	8000e6a <__aeabi_dadd+0x352>
 8000e68:	e10a      	b.n	8001080 <__aeabi_dadd+0x568>
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_dadd+0x358>
 8000e6e:	e15e      	b.n	800112e <__aeabi_dadd+0x616>
 8000e70:	464a      	mov	r2, r9
 8000e72:	4302      	orrs	r2, r0
 8000e74:	d000      	beq.n	8000e78 <__aeabi_dadd+0x360>
 8000e76:	e161      	b.n	800113c <__aeabi_dadd+0x624>
 8000e78:	074a      	lsls	r2, r1, #29
 8000e7a:	08db      	lsrs	r3, r3, #3
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	08c9      	lsrs	r1, r1, #3
 8000e80:	e77c      	b.n	8000d7c <__aeabi_dadd+0x264>
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	000007ff 	.word	0x000007ff
 8000e88:	ff7fffff 	.word	0xff7fffff
 8000e8c:	000007fe 	.word	0x000007fe
 8000e90:	4ccf      	ldr	r4, [pc, #828]	; (80011d0 <__aeabi_dadd+0x6b8>)
 8000e92:	42a2      	cmp	r2, r4
 8000e94:	d100      	bne.n	8000e98 <__aeabi_dadd+0x380>
 8000e96:	e0ce      	b.n	8001036 <__aeabi_dadd+0x51e>
 8000e98:	2480      	movs	r4, #128	; 0x80
 8000e9a:	0424      	lsls	r4, r4, #16
 8000e9c:	4321      	orrs	r1, r4
 8000e9e:	2f38      	cmp	r7, #56	; 0x38
 8000ea0:	dc5b      	bgt.n	8000f5a <__aeabi_dadd+0x442>
 8000ea2:	2f1f      	cmp	r7, #31
 8000ea4:	dd00      	ble.n	8000ea8 <__aeabi_dadd+0x390>
 8000ea6:	e0dc      	b.n	8001062 <__aeabi_dadd+0x54a>
 8000ea8:	2520      	movs	r5, #32
 8000eaa:	000c      	movs	r4, r1
 8000eac:	1bed      	subs	r5, r5, r7
 8000eae:	001e      	movs	r6, r3
 8000eb0:	40ab      	lsls	r3, r5
 8000eb2:	40ac      	lsls	r4, r5
 8000eb4:	40fe      	lsrs	r6, r7
 8000eb6:	1e5d      	subs	r5, r3, #1
 8000eb8:	41ab      	sbcs	r3, r5
 8000eba:	4334      	orrs	r4, r6
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	431c      	orrs	r4, r3
 8000ec0:	464b      	mov	r3, r9
 8000ec2:	1a5b      	subs	r3, r3, r1
 8000ec4:	4699      	mov	r9, r3
 8000ec6:	e04c      	b.n	8000f62 <__aeabi_dadd+0x44a>
 8000ec8:	464a      	mov	r2, r9
 8000eca:	1a1c      	subs	r4, r3, r0
 8000ecc:	1a88      	subs	r0, r1, r2
 8000ece:	42a3      	cmp	r3, r4
 8000ed0:	4192      	sbcs	r2, r2
 8000ed2:	4252      	negs	r2, r2
 8000ed4:	4692      	mov	sl, r2
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	4650      	mov	r0, sl
 8000eda:	1a12      	subs	r2, r2, r0
 8000edc:	4692      	mov	sl, r2
 8000ede:	0212      	lsls	r2, r2, #8
 8000ee0:	d478      	bmi.n	8000fd4 <__aeabi_dadd+0x4bc>
 8000ee2:	4653      	mov	r3, sl
 8000ee4:	4323      	orrs	r3, r4
 8000ee6:	d000      	beq.n	8000eea <__aeabi_dadd+0x3d2>
 8000ee8:	e66a      	b.n	8000bc0 <__aeabi_dadd+0xa8>
 8000eea:	2100      	movs	r1, #0
 8000eec:	2500      	movs	r5, #0
 8000eee:	e745      	b.n	8000d7c <__aeabi_dadd+0x264>
 8000ef0:	074a      	lsls	r2, r1, #29
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	08c9      	lsrs	r1, r1, #3
 8000ef8:	e73d      	b.n	8000d76 <__aeabi_dadd+0x25e>
 8000efa:	181c      	adds	r4, r3, r0
 8000efc:	429c      	cmp	r4, r3
 8000efe:	419b      	sbcs	r3, r3
 8000f00:	4449      	add	r1, r9
 8000f02:	468a      	mov	sl, r1
 8000f04:	425b      	negs	r3, r3
 8000f06:	449a      	add	sl, r3
 8000f08:	4653      	mov	r3, sl
 8000f0a:	2601      	movs	r6, #1
 8000f0c:	021b      	lsls	r3, r3, #8
 8000f0e:	d400      	bmi.n	8000f12 <__aeabi_dadd+0x3fa>
 8000f10:	e727      	b.n	8000d62 <__aeabi_dadd+0x24a>
 8000f12:	2602      	movs	r6, #2
 8000f14:	4652      	mov	r2, sl
 8000f16:	4baf      	ldr	r3, [pc, #700]	; (80011d4 <__aeabi_dadd+0x6bc>)
 8000f18:	2101      	movs	r1, #1
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	0013      	movs	r3, r2
 8000f1e:	4021      	ands	r1, r4
 8000f20:	0862      	lsrs	r2, r4, #1
 8000f22:	430a      	orrs	r2, r1
 8000f24:	07dc      	lsls	r4, r3, #31
 8000f26:	085b      	lsrs	r3, r3, #1
 8000f28:	469a      	mov	sl, r3
 8000f2a:	4314      	orrs	r4, r2
 8000f2c:	e670      	b.n	8000c10 <__aeabi_dadd+0xf8>
 8000f2e:	003a      	movs	r2, r7
 8000f30:	464c      	mov	r4, r9
 8000f32:	3a20      	subs	r2, #32
 8000f34:	40d4      	lsrs	r4, r2
 8000f36:	46a4      	mov	ip, r4
 8000f38:	2f20      	cmp	r7, #32
 8000f3a:	d007      	beq.n	8000f4c <__aeabi_dadd+0x434>
 8000f3c:	2240      	movs	r2, #64	; 0x40
 8000f3e:	4648      	mov	r0, r9
 8000f40:	1bd2      	subs	r2, r2, r7
 8000f42:	4090      	lsls	r0, r2
 8000f44:	0002      	movs	r2, r0
 8000f46:	4640      	mov	r0, r8
 8000f48:	4310      	orrs	r0, r2
 8000f4a:	4680      	mov	r8, r0
 8000f4c:	4640      	mov	r0, r8
 8000f4e:	1e42      	subs	r2, r0, #1
 8000f50:	4190      	sbcs	r0, r2
 8000f52:	4662      	mov	r2, ip
 8000f54:	0004      	movs	r4, r0
 8000f56:	4314      	orrs	r4, r2
 8000f58:	e624      	b.n	8000ba4 <__aeabi_dadd+0x8c>
 8000f5a:	4319      	orrs	r1, r3
 8000f5c:	000c      	movs	r4, r1
 8000f5e:	1e63      	subs	r3, r4, #1
 8000f60:	419c      	sbcs	r4, r3
 8000f62:	4643      	mov	r3, r8
 8000f64:	1b1c      	subs	r4, r3, r4
 8000f66:	45a0      	cmp	r8, r4
 8000f68:	419b      	sbcs	r3, r3
 8000f6a:	4649      	mov	r1, r9
 8000f6c:	425b      	negs	r3, r3
 8000f6e:	1acb      	subs	r3, r1, r3
 8000f70:	469a      	mov	sl, r3
 8000f72:	4665      	mov	r5, ip
 8000f74:	0016      	movs	r6, r2
 8000f76:	e61b      	b.n	8000bb0 <__aeabi_dadd+0x98>
 8000f78:	000c      	movs	r4, r1
 8000f7a:	431c      	orrs	r4, r3
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_dadd+0x468>
 8000f7e:	e0c7      	b.n	8001110 <__aeabi_dadd+0x5f8>
 8000f80:	1e7c      	subs	r4, r7, #1
 8000f82:	2f01      	cmp	r7, #1
 8000f84:	d100      	bne.n	8000f88 <__aeabi_dadd+0x470>
 8000f86:	e0f9      	b.n	800117c <__aeabi_dadd+0x664>
 8000f88:	4e91      	ldr	r6, [pc, #580]	; (80011d0 <__aeabi_dadd+0x6b8>)
 8000f8a:	42b7      	cmp	r7, r6
 8000f8c:	d05c      	beq.n	8001048 <__aeabi_dadd+0x530>
 8000f8e:	0027      	movs	r7, r4
 8000f90:	e740      	b.n	8000e14 <__aeabi_dadd+0x2fc>
 8000f92:	2220      	movs	r2, #32
 8000f94:	464c      	mov	r4, r9
 8000f96:	4640      	mov	r0, r8
 8000f98:	1bd2      	subs	r2, r2, r7
 8000f9a:	4094      	lsls	r4, r2
 8000f9c:	40f8      	lsrs	r0, r7
 8000f9e:	4304      	orrs	r4, r0
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	4090      	lsls	r0, r2
 8000fa4:	1e42      	subs	r2, r0, #1
 8000fa6:	4190      	sbcs	r0, r2
 8000fa8:	464a      	mov	r2, r9
 8000faa:	40fa      	lsrs	r2, r7
 8000fac:	4304      	orrs	r4, r0
 8000fae:	1889      	adds	r1, r1, r2
 8000fb0:	e6ee      	b.n	8000d90 <__aeabi_dadd+0x278>
 8000fb2:	4c87      	ldr	r4, [pc, #540]	; (80011d0 <__aeabi_dadd+0x6b8>)
 8000fb4:	42a2      	cmp	r2, r4
 8000fb6:	d100      	bne.n	8000fba <__aeabi_dadd+0x4a2>
 8000fb8:	e6f9      	b.n	8000dae <__aeabi_dadd+0x296>
 8000fba:	1818      	adds	r0, r3, r0
 8000fbc:	4298      	cmp	r0, r3
 8000fbe:	419b      	sbcs	r3, r3
 8000fc0:	4449      	add	r1, r9
 8000fc2:	425b      	negs	r3, r3
 8000fc4:	18cb      	adds	r3, r1, r3
 8000fc6:	07dc      	lsls	r4, r3, #31
 8000fc8:	0840      	lsrs	r0, r0, #1
 8000fca:	085b      	lsrs	r3, r3, #1
 8000fcc:	469a      	mov	sl, r3
 8000fce:	0016      	movs	r6, r2
 8000fd0:	4304      	orrs	r4, r0
 8000fd2:	e6c6      	b.n	8000d62 <__aeabi_dadd+0x24a>
 8000fd4:	4642      	mov	r2, r8
 8000fd6:	1ad4      	subs	r4, r2, r3
 8000fd8:	45a0      	cmp	r8, r4
 8000fda:	4180      	sbcs	r0, r0
 8000fdc:	464b      	mov	r3, r9
 8000fde:	4240      	negs	r0, r0
 8000fe0:	1a59      	subs	r1, r3, r1
 8000fe2:	1a0b      	subs	r3, r1, r0
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	4665      	mov	r5, ip
 8000fe8:	e5ea      	b.n	8000bc0 <__aeabi_dadd+0xa8>
 8000fea:	464b      	mov	r3, r9
 8000fec:	464a      	mov	r2, r9
 8000fee:	08c0      	lsrs	r0, r0, #3
 8000ff0:	075b      	lsls	r3, r3, #29
 8000ff2:	4665      	mov	r5, ip
 8000ff4:	4303      	orrs	r3, r0
 8000ff6:	08d1      	lsrs	r1, r2, #3
 8000ff8:	e6bd      	b.n	8000d76 <__aeabi_dadd+0x25e>
 8000ffa:	2a00      	cmp	r2, #0
 8000ffc:	d000      	beq.n	8001000 <__aeabi_dadd+0x4e8>
 8000ffe:	e08e      	b.n	800111e <__aeabi_dadd+0x606>
 8001000:	464b      	mov	r3, r9
 8001002:	4303      	orrs	r3, r0
 8001004:	d117      	bne.n	8001036 <__aeabi_dadd+0x51e>
 8001006:	2180      	movs	r1, #128	; 0x80
 8001008:	2500      	movs	r5, #0
 800100a:	0309      	lsls	r1, r1, #12
 800100c:	e6da      	b.n	8000dc4 <__aeabi_dadd+0x2ac>
 800100e:	074a      	lsls	r2, r1, #29
 8001010:	08db      	lsrs	r3, r3, #3
 8001012:	4313      	orrs	r3, r2
 8001014:	08c9      	lsrs	r1, r1, #3
 8001016:	e6d1      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 8001018:	1a1c      	subs	r4, r3, r0
 800101a:	464a      	mov	r2, r9
 800101c:	42a3      	cmp	r3, r4
 800101e:	419b      	sbcs	r3, r3
 8001020:	1a89      	subs	r1, r1, r2
 8001022:	425b      	negs	r3, r3
 8001024:	1acb      	subs	r3, r1, r3
 8001026:	469a      	mov	sl, r3
 8001028:	2601      	movs	r6, #1
 800102a:	e5c1      	b.n	8000bb0 <__aeabi_dadd+0x98>
 800102c:	074a      	lsls	r2, r1, #29
 800102e:	08db      	lsrs	r3, r3, #3
 8001030:	4313      	orrs	r3, r2
 8001032:	08c9      	lsrs	r1, r1, #3
 8001034:	e69f      	b.n	8000d76 <__aeabi_dadd+0x25e>
 8001036:	4643      	mov	r3, r8
 8001038:	08d8      	lsrs	r0, r3, #3
 800103a:	464b      	mov	r3, r9
 800103c:	464a      	mov	r2, r9
 800103e:	075b      	lsls	r3, r3, #29
 8001040:	4665      	mov	r5, ip
 8001042:	4303      	orrs	r3, r0
 8001044:	08d1      	lsrs	r1, r2, #3
 8001046:	e6b9      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 8001048:	4643      	mov	r3, r8
 800104a:	08d8      	lsrs	r0, r3, #3
 800104c:	464b      	mov	r3, r9
 800104e:	464a      	mov	r2, r9
 8001050:	075b      	lsls	r3, r3, #29
 8001052:	4303      	orrs	r3, r0
 8001054:	08d1      	lsrs	r1, r2, #3
 8001056:	e6b1      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 8001058:	4319      	orrs	r1, r3
 800105a:	000c      	movs	r4, r1
 800105c:	1e63      	subs	r3, r4, #1
 800105e:	419c      	sbcs	r4, r3
 8001060:	e6eb      	b.n	8000e3a <__aeabi_dadd+0x322>
 8001062:	003c      	movs	r4, r7
 8001064:	000d      	movs	r5, r1
 8001066:	3c20      	subs	r4, #32
 8001068:	40e5      	lsrs	r5, r4
 800106a:	2f20      	cmp	r7, #32
 800106c:	d003      	beq.n	8001076 <__aeabi_dadd+0x55e>
 800106e:	2440      	movs	r4, #64	; 0x40
 8001070:	1be4      	subs	r4, r4, r7
 8001072:	40a1      	lsls	r1, r4
 8001074:	430b      	orrs	r3, r1
 8001076:	001c      	movs	r4, r3
 8001078:	1e63      	subs	r3, r4, #1
 800107a:	419c      	sbcs	r4, r3
 800107c:	432c      	orrs	r4, r5
 800107e:	e770      	b.n	8000f62 <__aeabi_dadd+0x44a>
 8001080:	2a00      	cmp	r2, #0
 8001082:	d0e1      	beq.n	8001048 <__aeabi_dadd+0x530>
 8001084:	464a      	mov	r2, r9
 8001086:	4302      	orrs	r2, r0
 8001088:	d0c1      	beq.n	800100e <__aeabi_dadd+0x4f6>
 800108a:	074a      	lsls	r2, r1, #29
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	4313      	orrs	r3, r2
 8001090:	2280      	movs	r2, #128	; 0x80
 8001092:	08c9      	lsrs	r1, r1, #3
 8001094:	0312      	lsls	r2, r2, #12
 8001096:	4211      	tst	r1, r2
 8001098:	d008      	beq.n	80010ac <__aeabi_dadd+0x594>
 800109a:	4648      	mov	r0, r9
 800109c:	08c4      	lsrs	r4, r0, #3
 800109e:	4214      	tst	r4, r2
 80010a0:	d104      	bne.n	80010ac <__aeabi_dadd+0x594>
 80010a2:	4643      	mov	r3, r8
 80010a4:	0021      	movs	r1, r4
 80010a6:	08db      	lsrs	r3, r3, #3
 80010a8:	0742      	lsls	r2, r0, #29
 80010aa:	4313      	orrs	r3, r2
 80010ac:	0f5a      	lsrs	r2, r3, #29
 80010ae:	00db      	lsls	r3, r3, #3
 80010b0:	0752      	lsls	r2, r2, #29
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	e681      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 80010b8:	464b      	mov	r3, r9
 80010ba:	4303      	orrs	r3, r0
 80010bc:	d100      	bne.n	80010c0 <__aeabi_dadd+0x5a8>
 80010be:	e714      	b.n	8000eea <__aeabi_dadd+0x3d2>
 80010c0:	464b      	mov	r3, r9
 80010c2:	464a      	mov	r2, r9
 80010c4:	08c0      	lsrs	r0, r0, #3
 80010c6:	075b      	lsls	r3, r3, #29
 80010c8:	4665      	mov	r5, ip
 80010ca:	4303      	orrs	r3, r0
 80010cc:	08d1      	lsrs	r1, r2, #3
 80010ce:	e655      	b.n	8000d7c <__aeabi_dadd+0x264>
 80010d0:	1ac4      	subs	r4, r0, r3
 80010d2:	45a0      	cmp	r8, r4
 80010d4:	4180      	sbcs	r0, r0
 80010d6:	464b      	mov	r3, r9
 80010d8:	4240      	negs	r0, r0
 80010da:	1a59      	subs	r1, r3, r1
 80010dc:	1a0b      	subs	r3, r1, r0
 80010de:	469a      	mov	sl, r3
 80010e0:	4665      	mov	r5, ip
 80010e2:	2601      	movs	r6, #1
 80010e4:	e564      	b.n	8000bb0 <__aeabi_dadd+0x98>
 80010e6:	1a1c      	subs	r4, r3, r0
 80010e8:	464a      	mov	r2, r9
 80010ea:	42a3      	cmp	r3, r4
 80010ec:	4180      	sbcs	r0, r0
 80010ee:	1a8a      	subs	r2, r1, r2
 80010f0:	4240      	negs	r0, r0
 80010f2:	1a12      	subs	r2, r2, r0
 80010f4:	4692      	mov	sl, r2
 80010f6:	0212      	lsls	r2, r2, #8
 80010f8:	d549      	bpl.n	800118e <__aeabi_dadd+0x676>
 80010fa:	4642      	mov	r2, r8
 80010fc:	1ad4      	subs	r4, r2, r3
 80010fe:	45a0      	cmp	r8, r4
 8001100:	4180      	sbcs	r0, r0
 8001102:	464b      	mov	r3, r9
 8001104:	4240      	negs	r0, r0
 8001106:	1a59      	subs	r1, r3, r1
 8001108:	1a0b      	subs	r3, r1, r0
 800110a:	469a      	mov	sl, r3
 800110c:	4665      	mov	r5, ip
 800110e:	e57f      	b.n	8000c10 <__aeabi_dadd+0xf8>
 8001110:	464b      	mov	r3, r9
 8001112:	464a      	mov	r2, r9
 8001114:	08c0      	lsrs	r0, r0, #3
 8001116:	075b      	lsls	r3, r3, #29
 8001118:	4303      	orrs	r3, r0
 800111a:	08d1      	lsrs	r1, r2, #3
 800111c:	e62b      	b.n	8000d76 <__aeabi_dadd+0x25e>
 800111e:	464a      	mov	r2, r9
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	4302      	orrs	r2, r0
 8001124:	d138      	bne.n	8001198 <__aeabi_dadd+0x680>
 8001126:	074a      	lsls	r2, r1, #29
 8001128:	4313      	orrs	r3, r2
 800112a:	08c9      	lsrs	r1, r1, #3
 800112c:	e646      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 800112e:	464b      	mov	r3, r9
 8001130:	464a      	mov	r2, r9
 8001132:	08c0      	lsrs	r0, r0, #3
 8001134:	075b      	lsls	r3, r3, #29
 8001136:	4303      	orrs	r3, r0
 8001138:	08d1      	lsrs	r1, r2, #3
 800113a:	e61f      	b.n	8000d7c <__aeabi_dadd+0x264>
 800113c:	181c      	adds	r4, r3, r0
 800113e:	429c      	cmp	r4, r3
 8001140:	419b      	sbcs	r3, r3
 8001142:	4449      	add	r1, r9
 8001144:	468a      	mov	sl, r1
 8001146:	425b      	negs	r3, r3
 8001148:	449a      	add	sl, r3
 800114a:	4653      	mov	r3, sl
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	d400      	bmi.n	8001152 <__aeabi_dadd+0x63a>
 8001150:	e607      	b.n	8000d62 <__aeabi_dadd+0x24a>
 8001152:	4652      	mov	r2, sl
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <__aeabi_dadd+0x6bc>)
 8001156:	2601      	movs	r6, #1
 8001158:	401a      	ands	r2, r3
 800115a:	4692      	mov	sl, r2
 800115c:	e601      	b.n	8000d62 <__aeabi_dadd+0x24a>
 800115e:	003c      	movs	r4, r7
 8001160:	000e      	movs	r6, r1
 8001162:	3c20      	subs	r4, #32
 8001164:	40e6      	lsrs	r6, r4
 8001166:	2f20      	cmp	r7, #32
 8001168:	d003      	beq.n	8001172 <__aeabi_dadd+0x65a>
 800116a:	2440      	movs	r4, #64	; 0x40
 800116c:	1be4      	subs	r4, r4, r7
 800116e:	40a1      	lsls	r1, r4
 8001170:	430b      	orrs	r3, r1
 8001172:	001c      	movs	r4, r3
 8001174:	1e63      	subs	r3, r4, #1
 8001176:	419c      	sbcs	r4, r3
 8001178:	4334      	orrs	r4, r6
 800117a:	e65e      	b.n	8000e3a <__aeabi_dadd+0x322>
 800117c:	4443      	add	r3, r8
 800117e:	4283      	cmp	r3, r0
 8001180:	4180      	sbcs	r0, r0
 8001182:	4449      	add	r1, r9
 8001184:	468a      	mov	sl, r1
 8001186:	4240      	negs	r0, r0
 8001188:	001c      	movs	r4, r3
 800118a:	4482      	add	sl, r0
 800118c:	e6bc      	b.n	8000f08 <__aeabi_dadd+0x3f0>
 800118e:	4653      	mov	r3, sl
 8001190:	4323      	orrs	r3, r4
 8001192:	d100      	bne.n	8001196 <__aeabi_dadd+0x67e>
 8001194:	e6a9      	b.n	8000eea <__aeabi_dadd+0x3d2>
 8001196:	e5e4      	b.n	8000d62 <__aeabi_dadd+0x24a>
 8001198:	074a      	lsls	r2, r1, #29
 800119a:	4313      	orrs	r3, r2
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	08c9      	lsrs	r1, r1, #3
 80011a0:	0312      	lsls	r2, r2, #12
 80011a2:	4211      	tst	r1, r2
 80011a4:	d009      	beq.n	80011ba <__aeabi_dadd+0x6a2>
 80011a6:	4648      	mov	r0, r9
 80011a8:	08c4      	lsrs	r4, r0, #3
 80011aa:	4214      	tst	r4, r2
 80011ac:	d105      	bne.n	80011ba <__aeabi_dadd+0x6a2>
 80011ae:	4643      	mov	r3, r8
 80011b0:	4665      	mov	r5, ip
 80011b2:	0021      	movs	r1, r4
 80011b4:	08db      	lsrs	r3, r3, #3
 80011b6:	0742      	lsls	r2, r0, #29
 80011b8:	4313      	orrs	r3, r2
 80011ba:	0f5a      	lsrs	r2, r3, #29
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	08db      	lsrs	r3, r3, #3
 80011c0:	0752      	lsls	r2, r2, #29
 80011c2:	4313      	orrs	r3, r2
 80011c4:	e5fa      	b.n	8000dbc <__aeabi_dadd+0x2a4>
 80011c6:	2300      	movs	r3, #0
 80011c8:	4a01      	ldr	r2, [pc, #4]	; (80011d0 <__aeabi_dadd+0x6b8>)
 80011ca:	001c      	movs	r4, r3
 80011cc:	e540      	b.n	8000c50 <__aeabi_dadd+0x138>
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	000007ff 	.word	0x000007ff
 80011d4:	ff7fffff 	.word	0xff7fffff

080011d8 <__aeabi_ddiv>:
 80011d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011da:	4657      	mov	r7, sl
 80011dc:	464e      	mov	r6, r9
 80011de:	4645      	mov	r5, r8
 80011e0:	46de      	mov	lr, fp
 80011e2:	b5e0      	push	{r5, r6, r7, lr}
 80011e4:	030c      	lsls	r4, r1, #12
 80011e6:	001f      	movs	r7, r3
 80011e8:	004b      	lsls	r3, r1, #1
 80011ea:	4681      	mov	r9, r0
 80011ec:	4692      	mov	sl, r2
 80011ee:	0005      	movs	r5, r0
 80011f0:	b085      	sub	sp, #20
 80011f2:	0b24      	lsrs	r4, r4, #12
 80011f4:	0d5b      	lsrs	r3, r3, #21
 80011f6:	0fce      	lsrs	r6, r1, #31
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_ddiv+0x26>
 80011fc:	e152      	b.n	80014a4 <__aeabi_ddiv+0x2cc>
 80011fe:	4ad2      	ldr	r2, [pc, #840]	; (8001548 <__aeabi_ddiv+0x370>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d100      	bne.n	8001206 <__aeabi_ddiv+0x2e>
 8001204:	e16e      	b.n	80014e4 <__aeabi_ddiv+0x30c>
 8001206:	0f42      	lsrs	r2, r0, #29
 8001208:	00e4      	lsls	r4, r4, #3
 800120a:	4314      	orrs	r4, r2
 800120c:	2280      	movs	r2, #128	; 0x80
 800120e:	0412      	lsls	r2, r2, #16
 8001210:	4322      	orrs	r2, r4
 8001212:	4690      	mov	r8, r2
 8001214:	4acd      	ldr	r2, [pc, #820]	; (800154c <__aeabi_ddiv+0x374>)
 8001216:	00c5      	lsls	r5, r0, #3
 8001218:	4693      	mov	fp, r2
 800121a:	449b      	add	fp, r3
 800121c:	2300      	movs	r3, #0
 800121e:	4699      	mov	r9, r3
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	033c      	lsls	r4, r7, #12
 8001224:	007b      	lsls	r3, r7, #1
 8001226:	4650      	mov	r0, sl
 8001228:	0b24      	lsrs	r4, r4, #12
 800122a:	0d5b      	lsrs	r3, r3, #21
 800122c:	0fff      	lsrs	r7, r7, #31
 800122e:	2b00      	cmp	r3, #0
 8001230:	d100      	bne.n	8001234 <__aeabi_ddiv+0x5c>
 8001232:	e11a      	b.n	800146a <__aeabi_ddiv+0x292>
 8001234:	4ac4      	ldr	r2, [pc, #784]	; (8001548 <__aeabi_ddiv+0x370>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d100      	bne.n	800123c <__aeabi_ddiv+0x64>
 800123a:	e15e      	b.n	80014fa <__aeabi_ddiv+0x322>
 800123c:	0f42      	lsrs	r2, r0, #29
 800123e:	00e4      	lsls	r4, r4, #3
 8001240:	4322      	orrs	r2, r4
 8001242:	2480      	movs	r4, #128	; 0x80
 8001244:	0424      	lsls	r4, r4, #16
 8001246:	4314      	orrs	r4, r2
 8001248:	4ac0      	ldr	r2, [pc, #768]	; (800154c <__aeabi_ddiv+0x374>)
 800124a:	00c1      	lsls	r1, r0, #3
 800124c:	4694      	mov	ip, r2
 800124e:	465a      	mov	r2, fp
 8001250:	4463      	add	r3, ip
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	469b      	mov	fp, r3
 8001256:	2000      	movs	r0, #0
 8001258:	0033      	movs	r3, r6
 800125a:	407b      	eors	r3, r7
 800125c:	469a      	mov	sl, r3
 800125e:	464b      	mov	r3, r9
 8001260:	2b0f      	cmp	r3, #15
 8001262:	d827      	bhi.n	80012b4 <__aeabi_ddiv+0xdc>
 8001264:	4aba      	ldr	r2, [pc, #744]	; (8001550 <__aeabi_ddiv+0x378>)
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	58d3      	ldr	r3, [r2, r3]
 800126a:	469f      	mov	pc, r3
 800126c:	46b2      	mov	sl, r6
 800126e:	9b00      	ldr	r3, [sp, #0]
 8001270:	2b02      	cmp	r3, #2
 8001272:	d016      	beq.n	80012a2 <__aeabi_ddiv+0xca>
 8001274:	2b03      	cmp	r3, #3
 8001276:	d100      	bne.n	800127a <__aeabi_ddiv+0xa2>
 8001278:	e287      	b.n	800178a <__aeabi_ddiv+0x5b2>
 800127a:	2b01      	cmp	r3, #1
 800127c:	d000      	beq.n	8001280 <__aeabi_ddiv+0xa8>
 800127e:	e0d5      	b.n	800142c <__aeabi_ddiv+0x254>
 8001280:	2300      	movs	r3, #0
 8001282:	2200      	movs	r2, #0
 8001284:	2500      	movs	r5, #0
 8001286:	051b      	lsls	r3, r3, #20
 8001288:	4313      	orrs	r3, r2
 800128a:	4652      	mov	r2, sl
 800128c:	07d2      	lsls	r2, r2, #31
 800128e:	4313      	orrs	r3, r2
 8001290:	0028      	movs	r0, r5
 8001292:	0019      	movs	r1, r3
 8001294:	b005      	add	sp, #20
 8001296:	bcf0      	pop	{r4, r5, r6, r7}
 8001298:	46bb      	mov	fp, r7
 800129a:	46b2      	mov	sl, r6
 800129c:	46a9      	mov	r9, r5
 800129e:	46a0      	mov	r8, r4
 80012a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a2:	2200      	movs	r2, #0
 80012a4:	2500      	movs	r5, #0
 80012a6:	4ba8      	ldr	r3, [pc, #672]	; (8001548 <__aeabi_ddiv+0x370>)
 80012a8:	e7ed      	b.n	8001286 <__aeabi_ddiv+0xae>
 80012aa:	46ba      	mov	sl, r7
 80012ac:	46a0      	mov	r8, r4
 80012ae:	000d      	movs	r5, r1
 80012b0:	9000      	str	r0, [sp, #0]
 80012b2:	e7dc      	b.n	800126e <__aeabi_ddiv+0x96>
 80012b4:	4544      	cmp	r4, r8
 80012b6:	d200      	bcs.n	80012ba <__aeabi_ddiv+0xe2>
 80012b8:	e1c4      	b.n	8001644 <__aeabi_ddiv+0x46c>
 80012ba:	d100      	bne.n	80012be <__aeabi_ddiv+0xe6>
 80012bc:	e1bf      	b.n	800163e <__aeabi_ddiv+0x466>
 80012be:	2301      	movs	r3, #1
 80012c0:	425b      	negs	r3, r3
 80012c2:	469c      	mov	ip, r3
 80012c4:	002e      	movs	r6, r5
 80012c6:	4640      	mov	r0, r8
 80012c8:	2500      	movs	r5, #0
 80012ca:	44e3      	add	fp, ip
 80012cc:	0223      	lsls	r3, r4, #8
 80012ce:	0e0c      	lsrs	r4, r1, #24
 80012d0:	431c      	orrs	r4, r3
 80012d2:	0c1b      	lsrs	r3, r3, #16
 80012d4:	4699      	mov	r9, r3
 80012d6:	0423      	lsls	r3, r4, #16
 80012d8:	020a      	lsls	r2, r1, #8
 80012da:	0c1f      	lsrs	r7, r3, #16
 80012dc:	4649      	mov	r1, r9
 80012de:	9200      	str	r2, [sp, #0]
 80012e0:	9701      	str	r7, [sp, #4]
 80012e2:	f7fe ffb3 	bl	800024c <__aeabi_uidivmod>
 80012e6:	0002      	movs	r2, r0
 80012e8:	437a      	muls	r2, r7
 80012ea:	040b      	lsls	r3, r1, #16
 80012ec:	0c31      	lsrs	r1, r6, #16
 80012ee:	4680      	mov	r8, r0
 80012f0:	4319      	orrs	r1, r3
 80012f2:	428a      	cmp	r2, r1
 80012f4:	d907      	bls.n	8001306 <__aeabi_ddiv+0x12e>
 80012f6:	2301      	movs	r3, #1
 80012f8:	425b      	negs	r3, r3
 80012fa:	469c      	mov	ip, r3
 80012fc:	1909      	adds	r1, r1, r4
 80012fe:	44e0      	add	r8, ip
 8001300:	428c      	cmp	r4, r1
 8001302:	d800      	bhi.n	8001306 <__aeabi_ddiv+0x12e>
 8001304:	e201      	b.n	800170a <__aeabi_ddiv+0x532>
 8001306:	1a88      	subs	r0, r1, r2
 8001308:	4649      	mov	r1, r9
 800130a:	f7fe ff9f 	bl	800024c <__aeabi_uidivmod>
 800130e:	9a01      	ldr	r2, [sp, #4]
 8001310:	0436      	lsls	r6, r6, #16
 8001312:	4342      	muls	r2, r0
 8001314:	0409      	lsls	r1, r1, #16
 8001316:	0c36      	lsrs	r6, r6, #16
 8001318:	0003      	movs	r3, r0
 800131a:	430e      	orrs	r6, r1
 800131c:	42b2      	cmp	r2, r6
 800131e:	d904      	bls.n	800132a <__aeabi_ddiv+0x152>
 8001320:	1936      	adds	r6, r6, r4
 8001322:	3b01      	subs	r3, #1
 8001324:	42b4      	cmp	r4, r6
 8001326:	d800      	bhi.n	800132a <__aeabi_ddiv+0x152>
 8001328:	e1e9      	b.n	80016fe <__aeabi_ddiv+0x526>
 800132a:	1ab0      	subs	r0, r6, r2
 800132c:	4642      	mov	r2, r8
 800132e:	9e00      	ldr	r6, [sp, #0]
 8001330:	0412      	lsls	r2, r2, #16
 8001332:	431a      	orrs	r2, r3
 8001334:	0c33      	lsrs	r3, r6, #16
 8001336:	001f      	movs	r7, r3
 8001338:	0c11      	lsrs	r1, r2, #16
 800133a:	4690      	mov	r8, r2
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	0413      	lsls	r3, r2, #16
 8001340:	0432      	lsls	r2, r6, #16
 8001342:	0c16      	lsrs	r6, r2, #16
 8001344:	0032      	movs	r2, r6
 8001346:	0c1b      	lsrs	r3, r3, #16
 8001348:	435a      	muls	r2, r3
 800134a:	9603      	str	r6, [sp, #12]
 800134c:	437b      	muls	r3, r7
 800134e:	434e      	muls	r6, r1
 8001350:	4379      	muls	r1, r7
 8001352:	0c17      	lsrs	r7, r2, #16
 8001354:	46bc      	mov	ip, r7
 8001356:	199b      	adds	r3, r3, r6
 8001358:	4463      	add	r3, ip
 800135a:	429e      	cmp	r6, r3
 800135c:	d903      	bls.n	8001366 <__aeabi_ddiv+0x18e>
 800135e:	2680      	movs	r6, #128	; 0x80
 8001360:	0276      	lsls	r6, r6, #9
 8001362:	46b4      	mov	ip, r6
 8001364:	4461      	add	r1, ip
 8001366:	0c1e      	lsrs	r6, r3, #16
 8001368:	1871      	adds	r1, r6, r1
 800136a:	0416      	lsls	r6, r2, #16
 800136c:	041b      	lsls	r3, r3, #16
 800136e:	0c36      	lsrs	r6, r6, #16
 8001370:	199e      	adds	r6, r3, r6
 8001372:	4288      	cmp	r0, r1
 8001374:	d302      	bcc.n	800137c <__aeabi_ddiv+0x1a4>
 8001376:	d112      	bne.n	800139e <__aeabi_ddiv+0x1c6>
 8001378:	42b5      	cmp	r5, r6
 800137a:	d210      	bcs.n	800139e <__aeabi_ddiv+0x1c6>
 800137c:	4643      	mov	r3, r8
 800137e:	1e5a      	subs	r2, r3, #1
 8001380:	9b00      	ldr	r3, [sp, #0]
 8001382:	469c      	mov	ip, r3
 8001384:	4465      	add	r5, ip
 8001386:	001f      	movs	r7, r3
 8001388:	429d      	cmp	r5, r3
 800138a:	419b      	sbcs	r3, r3
 800138c:	425b      	negs	r3, r3
 800138e:	191b      	adds	r3, r3, r4
 8001390:	18c0      	adds	r0, r0, r3
 8001392:	4284      	cmp	r4, r0
 8001394:	d200      	bcs.n	8001398 <__aeabi_ddiv+0x1c0>
 8001396:	e19e      	b.n	80016d6 <__aeabi_ddiv+0x4fe>
 8001398:	d100      	bne.n	800139c <__aeabi_ddiv+0x1c4>
 800139a:	e199      	b.n	80016d0 <__aeabi_ddiv+0x4f8>
 800139c:	4690      	mov	r8, r2
 800139e:	1bae      	subs	r6, r5, r6
 80013a0:	42b5      	cmp	r5, r6
 80013a2:	41ad      	sbcs	r5, r5
 80013a4:	1a40      	subs	r0, r0, r1
 80013a6:	426d      	negs	r5, r5
 80013a8:	1b40      	subs	r0, r0, r5
 80013aa:	4284      	cmp	r4, r0
 80013ac:	d100      	bne.n	80013b0 <__aeabi_ddiv+0x1d8>
 80013ae:	e1d2      	b.n	8001756 <__aeabi_ddiv+0x57e>
 80013b0:	4649      	mov	r1, r9
 80013b2:	f7fe ff4b 	bl	800024c <__aeabi_uidivmod>
 80013b6:	9a01      	ldr	r2, [sp, #4]
 80013b8:	040b      	lsls	r3, r1, #16
 80013ba:	4342      	muls	r2, r0
 80013bc:	0c31      	lsrs	r1, r6, #16
 80013be:	0005      	movs	r5, r0
 80013c0:	4319      	orrs	r1, r3
 80013c2:	428a      	cmp	r2, r1
 80013c4:	d900      	bls.n	80013c8 <__aeabi_ddiv+0x1f0>
 80013c6:	e16c      	b.n	80016a2 <__aeabi_ddiv+0x4ca>
 80013c8:	1a88      	subs	r0, r1, r2
 80013ca:	4649      	mov	r1, r9
 80013cc:	f7fe ff3e 	bl	800024c <__aeabi_uidivmod>
 80013d0:	9a01      	ldr	r2, [sp, #4]
 80013d2:	0436      	lsls	r6, r6, #16
 80013d4:	4342      	muls	r2, r0
 80013d6:	0409      	lsls	r1, r1, #16
 80013d8:	0c36      	lsrs	r6, r6, #16
 80013da:	0003      	movs	r3, r0
 80013dc:	430e      	orrs	r6, r1
 80013de:	42b2      	cmp	r2, r6
 80013e0:	d900      	bls.n	80013e4 <__aeabi_ddiv+0x20c>
 80013e2:	e153      	b.n	800168c <__aeabi_ddiv+0x4b4>
 80013e4:	9803      	ldr	r0, [sp, #12]
 80013e6:	1ab6      	subs	r6, r6, r2
 80013e8:	0002      	movs	r2, r0
 80013ea:	042d      	lsls	r5, r5, #16
 80013ec:	431d      	orrs	r5, r3
 80013ee:	9f02      	ldr	r7, [sp, #8]
 80013f0:	042b      	lsls	r3, r5, #16
 80013f2:	0c1b      	lsrs	r3, r3, #16
 80013f4:	435a      	muls	r2, r3
 80013f6:	437b      	muls	r3, r7
 80013f8:	469c      	mov	ip, r3
 80013fa:	0c29      	lsrs	r1, r5, #16
 80013fc:	4348      	muls	r0, r1
 80013fe:	0c13      	lsrs	r3, r2, #16
 8001400:	4484      	add	ip, r0
 8001402:	4463      	add	r3, ip
 8001404:	4379      	muls	r1, r7
 8001406:	4298      	cmp	r0, r3
 8001408:	d903      	bls.n	8001412 <__aeabi_ddiv+0x23a>
 800140a:	2080      	movs	r0, #128	; 0x80
 800140c:	0240      	lsls	r0, r0, #9
 800140e:	4684      	mov	ip, r0
 8001410:	4461      	add	r1, ip
 8001412:	0c18      	lsrs	r0, r3, #16
 8001414:	0412      	lsls	r2, r2, #16
 8001416:	041b      	lsls	r3, r3, #16
 8001418:	0c12      	lsrs	r2, r2, #16
 800141a:	1840      	adds	r0, r0, r1
 800141c:	189b      	adds	r3, r3, r2
 800141e:	4286      	cmp	r6, r0
 8001420:	d200      	bcs.n	8001424 <__aeabi_ddiv+0x24c>
 8001422:	e100      	b.n	8001626 <__aeabi_ddiv+0x44e>
 8001424:	d100      	bne.n	8001428 <__aeabi_ddiv+0x250>
 8001426:	e0fb      	b.n	8001620 <__aeabi_ddiv+0x448>
 8001428:	2301      	movs	r3, #1
 800142a:	431d      	orrs	r5, r3
 800142c:	4b49      	ldr	r3, [pc, #292]	; (8001554 <__aeabi_ddiv+0x37c>)
 800142e:	445b      	add	r3, fp
 8001430:	2b00      	cmp	r3, #0
 8001432:	dc00      	bgt.n	8001436 <__aeabi_ddiv+0x25e>
 8001434:	e0aa      	b.n	800158c <__aeabi_ddiv+0x3b4>
 8001436:	076a      	lsls	r2, r5, #29
 8001438:	d000      	beq.n	800143c <__aeabi_ddiv+0x264>
 800143a:	e13d      	b.n	80016b8 <__aeabi_ddiv+0x4e0>
 800143c:	08e9      	lsrs	r1, r5, #3
 800143e:	4642      	mov	r2, r8
 8001440:	01d2      	lsls	r2, r2, #7
 8001442:	d506      	bpl.n	8001452 <__aeabi_ddiv+0x27a>
 8001444:	4642      	mov	r2, r8
 8001446:	4b44      	ldr	r3, [pc, #272]	; (8001558 <__aeabi_ddiv+0x380>)
 8001448:	401a      	ands	r2, r3
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	4690      	mov	r8, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	445b      	add	r3, fp
 8001452:	4a42      	ldr	r2, [pc, #264]	; (800155c <__aeabi_ddiv+0x384>)
 8001454:	4293      	cmp	r3, r2
 8001456:	dd00      	ble.n	800145a <__aeabi_ddiv+0x282>
 8001458:	e723      	b.n	80012a2 <__aeabi_ddiv+0xca>
 800145a:	4642      	mov	r2, r8
 800145c:	055b      	lsls	r3, r3, #21
 800145e:	0755      	lsls	r5, r2, #29
 8001460:	0252      	lsls	r2, r2, #9
 8001462:	430d      	orrs	r5, r1
 8001464:	0b12      	lsrs	r2, r2, #12
 8001466:	0d5b      	lsrs	r3, r3, #21
 8001468:	e70d      	b.n	8001286 <__aeabi_ddiv+0xae>
 800146a:	4651      	mov	r1, sl
 800146c:	4321      	orrs	r1, r4
 800146e:	d100      	bne.n	8001472 <__aeabi_ddiv+0x29a>
 8001470:	e07c      	b.n	800156c <__aeabi_ddiv+0x394>
 8001472:	2c00      	cmp	r4, #0
 8001474:	d100      	bne.n	8001478 <__aeabi_ddiv+0x2a0>
 8001476:	e0fb      	b.n	8001670 <__aeabi_ddiv+0x498>
 8001478:	0020      	movs	r0, r4
 800147a:	f001 f995 	bl	80027a8 <__clzsi2>
 800147e:	0002      	movs	r2, r0
 8001480:	3a0b      	subs	r2, #11
 8001482:	231d      	movs	r3, #29
 8001484:	1a9b      	subs	r3, r3, r2
 8001486:	4652      	mov	r2, sl
 8001488:	0001      	movs	r1, r0
 800148a:	40da      	lsrs	r2, r3
 800148c:	4653      	mov	r3, sl
 800148e:	3908      	subs	r1, #8
 8001490:	408b      	lsls	r3, r1
 8001492:	408c      	lsls	r4, r1
 8001494:	0019      	movs	r1, r3
 8001496:	4314      	orrs	r4, r2
 8001498:	4b31      	ldr	r3, [pc, #196]	; (8001560 <__aeabi_ddiv+0x388>)
 800149a:	4458      	add	r0, fp
 800149c:	469b      	mov	fp, r3
 800149e:	4483      	add	fp, r0
 80014a0:	2000      	movs	r0, #0
 80014a2:	e6d9      	b.n	8001258 <__aeabi_ddiv+0x80>
 80014a4:	0003      	movs	r3, r0
 80014a6:	4323      	orrs	r3, r4
 80014a8:	4698      	mov	r8, r3
 80014aa:	d044      	beq.n	8001536 <__aeabi_ddiv+0x35e>
 80014ac:	2c00      	cmp	r4, #0
 80014ae:	d100      	bne.n	80014b2 <__aeabi_ddiv+0x2da>
 80014b0:	e0cf      	b.n	8001652 <__aeabi_ddiv+0x47a>
 80014b2:	0020      	movs	r0, r4
 80014b4:	f001 f978 	bl	80027a8 <__clzsi2>
 80014b8:	0001      	movs	r1, r0
 80014ba:	0002      	movs	r2, r0
 80014bc:	390b      	subs	r1, #11
 80014be:	231d      	movs	r3, #29
 80014c0:	1a5b      	subs	r3, r3, r1
 80014c2:	4649      	mov	r1, r9
 80014c4:	0010      	movs	r0, r2
 80014c6:	40d9      	lsrs	r1, r3
 80014c8:	3808      	subs	r0, #8
 80014ca:	4084      	lsls	r4, r0
 80014cc:	000b      	movs	r3, r1
 80014ce:	464d      	mov	r5, r9
 80014d0:	4323      	orrs	r3, r4
 80014d2:	4698      	mov	r8, r3
 80014d4:	4085      	lsls	r5, r0
 80014d6:	4b23      	ldr	r3, [pc, #140]	; (8001564 <__aeabi_ddiv+0x38c>)
 80014d8:	1a9b      	subs	r3, r3, r2
 80014da:	469b      	mov	fp, r3
 80014dc:	2300      	movs	r3, #0
 80014de:	4699      	mov	r9, r3
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	e69e      	b.n	8001222 <__aeabi_ddiv+0x4a>
 80014e4:	0002      	movs	r2, r0
 80014e6:	4322      	orrs	r2, r4
 80014e8:	4690      	mov	r8, r2
 80014ea:	d11d      	bne.n	8001528 <__aeabi_ddiv+0x350>
 80014ec:	2208      	movs	r2, #8
 80014ee:	469b      	mov	fp, r3
 80014f0:	2302      	movs	r3, #2
 80014f2:	2500      	movs	r5, #0
 80014f4:	4691      	mov	r9, r2
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	e693      	b.n	8001222 <__aeabi_ddiv+0x4a>
 80014fa:	4651      	mov	r1, sl
 80014fc:	4321      	orrs	r1, r4
 80014fe:	d109      	bne.n	8001514 <__aeabi_ddiv+0x33c>
 8001500:	2302      	movs	r3, #2
 8001502:	464a      	mov	r2, r9
 8001504:	431a      	orrs	r2, r3
 8001506:	4b18      	ldr	r3, [pc, #96]	; (8001568 <__aeabi_ddiv+0x390>)
 8001508:	4691      	mov	r9, r2
 800150a:	469c      	mov	ip, r3
 800150c:	2400      	movs	r4, #0
 800150e:	2002      	movs	r0, #2
 8001510:	44e3      	add	fp, ip
 8001512:	e6a1      	b.n	8001258 <__aeabi_ddiv+0x80>
 8001514:	2303      	movs	r3, #3
 8001516:	464a      	mov	r2, r9
 8001518:	431a      	orrs	r2, r3
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <__aeabi_ddiv+0x390>)
 800151c:	4691      	mov	r9, r2
 800151e:	469c      	mov	ip, r3
 8001520:	4651      	mov	r1, sl
 8001522:	2003      	movs	r0, #3
 8001524:	44e3      	add	fp, ip
 8001526:	e697      	b.n	8001258 <__aeabi_ddiv+0x80>
 8001528:	220c      	movs	r2, #12
 800152a:	469b      	mov	fp, r3
 800152c:	2303      	movs	r3, #3
 800152e:	46a0      	mov	r8, r4
 8001530:	4691      	mov	r9, r2
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	e675      	b.n	8001222 <__aeabi_ddiv+0x4a>
 8001536:	2304      	movs	r3, #4
 8001538:	4699      	mov	r9, r3
 800153a:	2300      	movs	r3, #0
 800153c:	469b      	mov	fp, r3
 800153e:	3301      	adds	r3, #1
 8001540:	2500      	movs	r5, #0
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	e66d      	b.n	8001222 <__aeabi_ddiv+0x4a>
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	000007ff 	.word	0x000007ff
 800154c:	fffffc01 	.word	0xfffffc01
 8001550:	0800be58 	.word	0x0800be58
 8001554:	000003ff 	.word	0x000003ff
 8001558:	feffffff 	.word	0xfeffffff
 800155c:	000007fe 	.word	0x000007fe
 8001560:	000003f3 	.word	0x000003f3
 8001564:	fffffc0d 	.word	0xfffffc0d
 8001568:	fffff801 	.word	0xfffff801
 800156c:	464a      	mov	r2, r9
 800156e:	2301      	movs	r3, #1
 8001570:	431a      	orrs	r2, r3
 8001572:	4691      	mov	r9, r2
 8001574:	2400      	movs	r4, #0
 8001576:	2001      	movs	r0, #1
 8001578:	e66e      	b.n	8001258 <__aeabi_ddiv+0x80>
 800157a:	2300      	movs	r3, #0
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	469a      	mov	sl, r3
 8001580:	2500      	movs	r5, #0
 8001582:	4b88      	ldr	r3, [pc, #544]	; (80017a4 <__aeabi_ddiv+0x5cc>)
 8001584:	0312      	lsls	r2, r2, #12
 8001586:	e67e      	b.n	8001286 <__aeabi_ddiv+0xae>
 8001588:	2501      	movs	r5, #1
 800158a:	426d      	negs	r5, r5
 800158c:	2201      	movs	r2, #1
 800158e:	1ad2      	subs	r2, r2, r3
 8001590:	2a38      	cmp	r2, #56	; 0x38
 8001592:	dd00      	ble.n	8001596 <__aeabi_ddiv+0x3be>
 8001594:	e674      	b.n	8001280 <__aeabi_ddiv+0xa8>
 8001596:	2a1f      	cmp	r2, #31
 8001598:	dc00      	bgt.n	800159c <__aeabi_ddiv+0x3c4>
 800159a:	e0bd      	b.n	8001718 <__aeabi_ddiv+0x540>
 800159c:	211f      	movs	r1, #31
 800159e:	4249      	negs	r1, r1
 80015a0:	1acb      	subs	r3, r1, r3
 80015a2:	4641      	mov	r1, r8
 80015a4:	40d9      	lsrs	r1, r3
 80015a6:	000b      	movs	r3, r1
 80015a8:	2a20      	cmp	r2, #32
 80015aa:	d004      	beq.n	80015b6 <__aeabi_ddiv+0x3de>
 80015ac:	4641      	mov	r1, r8
 80015ae:	4a7e      	ldr	r2, [pc, #504]	; (80017a8 <__aeabi_ddiv+0x5d0>)
 80015b0:	445a      	add	r2, fp
 80015b2:	4091      	lsls	r1, r2
 80015b4:	430d      	orrs	r5, r1
 80015b6:	0029      	movs	r1, r5
 80015b8:	1e4a      	subs	r2, r1, #1
 80015ba:	4191      	sbcs	r1, r2
 80015bc:	4319      	orrs	r1, r3
 80015be:	2307      	movs	r3, #7
 80015c0:	001d      	movs	r5, r3
 80015c2:	2200      	movs	r2, #0
 80015c4:	400d      	ands	r5, r1
 80015c6:	420b      	tst	r3, r1
 80015c8:	d100      	bne.n	80015cc <__aeabi_ddiv+0x3f4>
 80015ca:	e0d0      	b.n	800176e <__aeabi_ddiv+0x596>
 80015cc:	220f      	movs	r2, #15
 80015ce:	2300      	movs	r3, #0
 80015d0:	400a      	ands	r2, r1
 80015d2:	2a04      	cmp	r2, #4
 80015d4:	d100      	bne.n	80015d8 <__aeabi_ddiv+0x400>
 80015d6:	e0c7      	b.n	8001768 <__aeabi_ddiv+0x590>
 80015d8:	1d0a      	adds	r2, r1, #4
 80015da:	428a      	cmp	r2, r1
 80015dc:	4189      	sbcs	r1, r1
 80015de:	4249      	negs	r1, r1
 80015e0:	185b      	adds	r3, r3, r1
 80015e2:	0011      	movs	r1, r2
 80015e4:	021a      	lsls	r2, r3, #8
 80015e6:	d400      	bmi.n	80015ea <__aeabi_ddiv+0x412>
 80015e8:	e0be      	b.n	8001768 <__aeabi_ddiv+0x590>
 80015ea:	2301      	movs	r3, #1
 80015ec:	2200      	movs	r2, #0
 80015ee:	2500      	movs	r5, #0
 80015f0:	e649      	b.n	8001286 <__aeabi_ddiv+0xae>
 80015f2:	2280      	movs	r2, #128	; 0x80
 80015f4:	4643      	mov	r3, r8
 80015f6:	0312      	lsls	r2, r2, #12
 80015f8:	4213      	tst	r3, r2
 80015fa:	d008      	beq.n	800160e <__aeabi_ddiv+0x436>
 80015fc:	4214      	tst	r4, r2
 80015fe:	d106      	bne.n	800160e <__aeabi_ddiv+0x436>
 8001600:	4322      	orrs	r2, r4
 8001602:	0312      	lsls	r2, r2, #12
 8001604:	46ba      	mov	sl, r7
 8001606:	000d      	movs	r5, r1
 8001608:	4b66      	ldr	r3, [pc, #408]	; (80017a4 <__aeabi_ddiv+0x5cc>)
 800160a:	0b12      	lsrs	r2, r2, #12
 800160c:	e63b      	b.n	8001286 <__aeabi_ddiv+0xae>
 800160e:	2280      	movs	r2, #128	; 0x80
 8001610:	4643      	mov	r3, r8
 8001612:	0312      	lsls	r2, r2, #12
 8001614:	431a      	orrs	r2, r3
 8001616:	0312      	lsls	r2, r2, #12
 8001618:	46b2      	mov	sl, r6
 800161a:	4b62      	ldr	r3, [pc, #392]	; (80017a4 <__aeabi_ddiv+0x5cc>)
 800161c:	0b12      	lsrs	r2, r2, #12
 800161e:	e632      	b.n	8001286 <__aeabi_ddiv+0xae>
 8001620:	2b00      	cmp	r3, #0
 8001622:	d100      	bne.n	8001626 <__aeabi_ddiv+0x44e>
 8001624:	e702      	b.n	800142c <__aeabi_ddiv+0x254>
 8001626:	19a6      	adds	r6, r4, r6
 8001628:	1e6a      	subs	r2, r5, #1
 800162a:	42a6      	cmp	r6, r4
 800162c:	d200      	bcs.n	8001630 <__aeabi_ddiv+0x458>
 800162e:	e089      	b.n	8001744 <__aeabi_ddiv+0x56c>
 8001630:	4286      	cmp	r6, r0
 8001632:	d200      	bcs.n	8001636 <__aeabi_ddiv+0x45e>
 8001634:	e09f      	b.n	8001776 <__aeabi_ddiv+0x59e>
 8001636:	d100      	bne.n	800163a <__aeabi_ddiv+0x462>
 8001638:	e0af      	b.n	800179a <__aeabi_ddiv+0x5c2>
 800163a:	0015      	movs	r5, r2
 800163c:	e6f4      	b.n	8001428 <__aeabi_ddiv+0x250>
 800163e:	42a9      	cmp	r1, r5
 8001640:	d900      	bls.n	8001644 <__aeabi_ddiv+0x46c>
 8001642:	e63c      	b.n	80012be <__aeabi_ddiv+0xe6>
 8001644:	4643      	mov	r3, r8
 8001646:	07de      	lsls	r6, r3, #31
 8001648:	0858      	lsrs	r0, r3, #1
 800164a:	086b      	lsrs	r3, r5, #1
 800164c:	431e      	orrs	r6, r3
 800164e:	07ed      	lsls	r5, r5, #31
 8001650:	e63c      	b.n	80012cc <__aeabi_ddiv+0xf4>
 8001652:	f001 f8a9 	bl	80027a8 <__clzsi2>
 8001656:	0001      	movs	r1, r0
 8001658:	0002      	movs	r2, r0
 800165a:	3115      	adds	r1, #21
 800165c:	3220      	adds	r2, #32
 800165e:	291c      	cmp	r1, #28
 8001660:	dc00      	bgt.n	8001664 <__aeabi_ddiv+0x48c>
 8001662:	e72c      	b.n	80014be <__aeabi_ddiv+0x2e6>
 8001664:	464b      	mov	r3, r9
 8001666:	3808      	subs	r0, #8
 8001668:	4083      	lsls	r3, r0
 800166a:	2500      	movs	r5, #0
 800166c:	4698      	mov	r8, r3
 800166e:	e732      	b.n	80014d6 <__aeabi_ddiv+0x2fe>
 8001670:	f001 f89a 	bl	80027a8 <__clzsi2>
 8001674:	0003      	movs	r3, r0
 8001676:	001a      	movs	r2, r3
 8001678:	3215      	adds	r2, #21
 800167a:	3020      	adds	r0, #32
 800167c:	2a1c      	cmp	r2, #28
 800167e:	dc00      	bgt.n	8001682 <__aeabi_ddiv+0x4aa>
 8001680:	e6ff      	b.n	8001482 <__aeabi_ddiv+0x2aa>
 8001682:	4654      	mov	r4, sl
 8001684:	3b08      	subs	r3, #8
 8001686:	2100      	movs	r1, #0
 8001688:	409c      	lsls	r4, r3
 800168a:	e705      	b.n	8001498 <__aeabi_ddiv+0x2c0>
 800168c:	1936      	adds	r6, r6, r4
 800168e:	3b01      	subs	r3, #1
 8001690:	42b4      	cmp	r4, r6
 8001692:	d900      	bls.n	8001696 <__aeabi_ddiv+0x4be>
 8001694:	e6a6      	b.n	80013e4 <__aeabi_ddiv+0x20c>
 8001696:	42b2      	cmp	r2, r6
 8001698:	d800      	bhi.n	800169c <__aeabi_ddiv+0x4c4>
 800169a:	e6a3      	b.n	80013e4 <__aeabi_ddiv+0x20c>
 800169c:	1e83      	subs	r3, r0, #2
 800169e:	1936      	adds	r6, r6, r4
 80016a0:	e6a0      	b.n	80013e4 <__aeabi_ddiv+0x20c>
 80016a2:	1909      	adds	r1, r1, r4
 80016a4:	3d01      	subs	r5, #1
 80016a6:	428c      	cmp	r4, r1
 80016a8:	d900      	bls.n	80016ac <__aeabi_ddiv+0x4d4>
 80016aa:	e68d      	b.n	80013c8 <__aeabi_ddiv+0x1f0>
 80016ac:	428a      	cmp	r2, r1
 80016ae:	d800      	bhi.n	80016b2 <__aeabi_ddiv+0x4da>
 80016b0:	e68a      	b.n	80013c8 <__aeabi_ddiv+0x1f0>
 80016b2:	1e85      	subs	r5, r0, #2
 80016b4:	1909      	adds	r1, r1, r4
 80016b6:	e687      	b.n	80013c8 <__aeabi_ddiv+0x1f0>
 80016b8:	220f      	movs	r2, #15
 80016ba:	402a      	ands	r2, r5
 80016bc:	2a04      	cmp	r2, #4
 80016be:	d100      	bne.n	80016c2 <__aeabi_ddiv+0x4ea>
 80016c0:	e6bc      	b.n	800143c <__aeabi_ddiv+0x264>
 80016c2:	1d29      	adds	r1, r5, #4
 80016c4:	42a9      	cmp	r1, r5
 80016c6:	41ad      	sbcs	r5, r5
 80016c8:	426d      	negs	r5, r5
 80016ca:	08c9      	lsrs	r1, r1, #3
 80016cc:	44a8      	add	r8, r5
 80016ce:	e6b6      	b.n	800143e <__aeabi_ddiv+0x266>
 80016d0:	42af      	cmp	r7, r5
 80016d2:	d900      	bls.n	80016d6 <__aeabi_ddiv+0x4fe>
 80016d4:	e662      	b.n	800139c <__aeabi_ddiv+0x1c4>
 80016d6:	4281      	cmp	r1, r0
 80016d8:	d804      	bhi.n	80016e4 <__aeabi_ddiv+0x50c>
 80016da:	d000      	beq.n	80016de <__aeabi_ddiv+0x506>
 80016dc:	e65e      	b.n	800139c <__aeabi_ddiv+0x1c4>
 80016de:	42ae      	cmp	r6, r5
 80016e0:	d800      	bhi.n	80016e4 <__aeabi_ddiv+0x50c>
 80016e2:	e65b      	b.n	800139c <__aeabi_ddiv+0x1c4>
 80016e4:	2302      	movs	r3, #2
 80016e6:	425b      	negs	r3, r3
 80016e8:	469c      	mov	ip, r3
 80016ea:	9b00      	ldr	r3, [sp, #0]
 80016ec:	44e0      	add	r8, ip
 80016ee:	469c      	mov	ip, r3
 80016f0:	4465      	add	r5, ip
 80016f2:	429d      	cmp	r5, r3
 80016f4:	419b      	sbcs	r3, r3
 80016f6:	425b      	negs	r3, r3
 80016f8:	191b      	adds	r3, r3, r4
 80016fa:	18c0      	adds	r0, r0, r3
 80016fc:	e64f      	b.n	800139e <__aeabi_ddiv+0x1c6>
 80016fe:	42b2      	cmp	r2, r6
 8001700:	d800      	bhi.n	8001704 <__aeabi_ddiv+0x52c>
 8001702:	e612      	b.n	800132a <__aeabi_ddiv+0x152>
 8001704:	1e83      	subs	r3, r0, #2
 8001706:	1936      	adds	r6, r6, r4
 8001708:	e60f      	b.n	800132a <__aeabi_ddiv+0x152>
 800170a:	428a      	cmp	r2, r1
 800170c:	d800      	bhi.n	8001710 <__aeabi_ddiv+0x538>
 800170e:	e5fa      	b.n	8001306 <__aeabi_ddiv+0x12e>
 8001710:	1e83      	subs	r3, r0, #2
 8001712:	4698      	mov	r8, r3
 8001714:	1909      	adds	r1, r1, r4
 8001716:	e5f6      	b.n	8001306 <__aeabi_ddiv+0x12e>
 8001718:	4b24      	ldr	r3, [pc, #144]	; (80017ac <__aeabi_ddiv+0x5d4>)
 800171a:	0028      	movs	r0, r5
 800171c:	445b      	add	r3, fp
 800171e:	4641      	mov	r1, r8
 8001720:	409d      	lsls	r5, r3
 8001722:	4099      	lsls	r1, r3
 8001724:	40d0      	lsrs	r0, r2
 8001726:	1e6b      	subs	r3, r5, #1
 8001728:	419d      	sbcs	r5, r3
 800172a:	4643      	mov	r3, r8
 800172c:	4301      	orrs	r1, r0
 800172e:	4329      	orrs	r1, r5
 8001730:	40d3      	lsrs	r3, r2
 8001732:	074a      	lsls	r2, r1, #29
 8001734:	d100      	bne.n	8001738 <__aeabi_ddiv+0x560>
 8001736:	e755      	b.n	80015e4 <__aeabi_ddiv+0x40c>
 8001738:	220f      	movs	r2, #15
 800173a:	400a      	ands	r2, r1
 800173c:	2a04      	cmp	r2, #4
 800173e:	d000      	beq.n	8001742 <__aeabi_ddiv+0x56a>
 8001740:	e74a      	b.n	80015d8 <__aeabi_ddiv+0x400>
 8001742:	e74f      	b.n	80015e4 <__aeabi_ddiv+0x40c>
 8001744:	0015      	movs	r5, r2
 8001746:	4286      	cmp	r6, r0
 8001748:	d000      	beq.n	800174c <__aeabi_ddiv+0x574>
 800174a:	e66d      	b.n	8001428 <__aeabi_ddiv+0x250>
 800174c:	9a00      	ldr	r2, [sp, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	d000      	beq.n	8001754 <__aeabi_ddiv+0x57c>
 8001752:	e669      	b.n	8001428 <__aeabi_ddiv+0x250>
 8001754:	e66a      	b.n	800142c <__aeabi_ddiv+0x254>
 8001756:	4b16      	ldr	r3, [pc, #88]	; (80017b0 <__aeabi_ddiv+0x5d8>)
 8001758:	445b      	add	r3, fp
 800175a:	2b00      	cmp	r3, #0
 800175c:	dc00      	bgt.n	8001760 <__aeabi_ddiv+0x588>
 800175e:	e713      	b.n	8001588 <__aeabi_ddiv+0x3b0>
 8001760:	2501      	movs	r5, #1
 8001762:	2100      	movs	r1, #0
 8001764:	44a8      	add	r8, r5
 8001766:	e66a      	b.n	800143e <__aeabi_ddiv+0x266>
 8001768:	075d      	lsls	r5, r3, #29
 800176a:	025b      	lsls	r3, r3, #9
 800176c:	0b1a      	lsrs	r2, r3, #12
 800176e:	08c9      	lsrs	r1, r1, #3
 8001770:	2300      	movs	r3, #0
 8001772:	430d      	orrs	r5, r1
 8001774:	e587      	b.n	8001286 <__aeabi_ddiv+0xae>
 8001776:	9900      	ldr	r1, [sp, #0]
 8001778:	3d02      	subs	r5, #2
 800177a:	004a      	lsls	r2, r1, #1
 800177c:	428a      	cmp	r2, r1
 800177e:	41bf      	sbcs	r7, r7
 8001780:	427f      	negs	r7, r7
 8001782:	193f      	adds	r7, r7, r4
 8001784:	19f6      	adds	r6, r6, r7
 8001786:	9200      	str	r2, [sp, #0]
 8001788:	e7dd      	b.n	8001746 <__aeabi_ddiv+0x56e>
 800178a:	2280      	movs	r2, #128	; 0x80
 800178c:	4643      	mov	r3, r8
 800178e:	0312      	lsls	r2, r2, #12
 8001790:	431a      	orrs	r2, r3
 8001792:	0312      	lsls	r2, r2, #12
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <__aeabi_ddiv+0x5cc>)
 8001796:	0b12      	lsrs	r2, r2, #12
 8001798:	e575      	b.n	8001286 <__aeabi_ddiv+0xae>
 800179a:	9900      	ldr	r1, [sp, #0]
 800179c:	4299      	cmp	r1, r3
 800179e:	d3ea      	bcc.n	8001776 <__aeabi_ddiv+0x59e>
 80017a0:	0015      	movs	r5, r2
 80017a2:	e7d3      	b.n	800174c <__aeabi_ddiv+0x574>
 80017a4:	000007ff 	.word	0x000007ff
 80017a8:	0000043e 	.word	0x0000043e
 80017ac:	0000041e 	.word	0x0000041e
 80017b0:	000003ff 	.word	0x000003ff

080017b4 <__eqdf2>:
 80017b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017b6:	464e      	mov	r6, r9
 80017b8:	4645      	mov	r5, r8
 80017ba:	46de      	mov	lr, fp
 80017bc:	4657      	mov	r7, sl
 80017be:	4690      	mov	r8, r2
 80017c0:	b5e0      	push	{r5, r6, r7, lr}
 80017c2:	0017      	movs	r7, r2
 80017c4:	031a      	lsls	r2, r3, #12
 80017c6:	0b12      	lsrs	r2, r2, #12
 80017c8:	0005      	movs	r5, r0
 80017ca:	4684      	mov	ip, r0
 80017cc:	4819      	ldr	r0, [pc, #100]	; (8001834 <__eqdf2+0x80>)
 80017ce:	030e      	lsls	r6, r1, #12
 80017d0:	004c      	lsls	r4, r1, #1
 80017d2:	4691      	mov	r9, r2
 80017d4:	005a      	lsls	r2, r3, #1
 80017d6:	0fdb      	lsrs	r3, r3, #31
 80017d8:	469b      	mov	fp, r3
 80017da:	0b36      	lsrs	r6, r6, #12
 80017dc:	0d64      	lsrs	r4, r4, #21
 80017de:	0fc9      	lsrs	r1, r1, #31
 80017e0:	0d52      	lsrs	r2, r2, #21
 80017e2:	4284      	cmp	r4, r0
 80017e4:	d019      	beq.n	800181a <__eqdf2+0x66>
 80017e6:	4282      	cmp	r2, r0
 80017e8:	d010      	beq.n	800180c <__eqdf2+0x58>
 80017ea:	2001      	movs	r0, #1
 80017ec:	4294      	cmp	r4, r2
 80017ee:	d10e      	bne.n	800180e <__eqdf2+0x5a>
 80017f0:	454e      	cmp	r6, r9
 80017f2:	d10c      	bne.n	800180e <__eqdf2+0x5a>
 80017f4:	2001      	movs	r0, #1
 80017f6:	45c4      	cmp	ip, r8
 80017f8:	d109      	bne.n	800180e <__eqdf2+0x5a>
 80017fa:	4559      	cmp	r1, fp
 80017fc:	d017      	beq.n	800182e <__eqdf2+0x7a>
 80017fe:	2c00      	cmp	r4, #0
 8001800:	d105      	bne.n	800180e <__eqdf2+0x5a>
 8001802:	0030      	movs	r0, r6
 8001804:	4328      	orrs	r0, r5
 8001806:	1e43      	subs	r3, r0, #1
 8001808:	4198      	sbcs	r0, r3
 800180a:	e000      	b.n	800180e <__eqdf2+0x5a>
 800180c:	2001      	movs	r0, #1
 800180e:	bcf0      	pop	{r4, r5, r6, r7}
 8001810:	46bb      	mov	fp, r7
 8001812:	46b2      	mov	sl, r6
 8001814:	46a9      	mov	r9, r5
 8001816:	46a0      	mov	r8, r4
 8001818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181a:	0033      	movs	r3, r6
 800181c:	2001      	movs	r0, #1
 800181e:	432b      	orrs	r3, r5
 8001820:	d1f5      	bne.n	800180e <__eqdf2+0x5a>
 8001822:	42a2      	cmp	r2, r4
 8001824:	d1f3      	bne.n	800180e <__eqdf2+0x5a>
 8001826:	464b      	mov	r3, r9
 8001828:	433b      	orrs	r3, r7
 800182a:	d1f0      	bne.n	800180e <__eqdf2+0x5a>
 800182c:	e7e2      	b.n	80017f4 <__eqdf2+0x40>
 800182e:	2000      	movs	r0, #0
 8001830:	e7ed      	b.n	800180e <__eqdf2+0x5a>
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	000007ff 	.word	0x000007ff

08001838 <__gedf2>:
 8001838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800183a:	4647      	mov	r7, r8
 800183c:	46ce      	mov	lr, r9
 800183e:	0004      	movs	r4, r0
 8001840:	0018      	movs	r0, r3
 8001842:	0016      	movs	r6, r2
 8001844:	031b      	lsls	r3, r3, #12
 8001846:	0b1b      	lsrs	r3, r3, #12
 8001848:	4d2d      	ldr	r5, [pc, #180]	; (8001900 <__gedf2+0xc8>)
 800184a:	004a      	lsls	r2, r1, #1
 800184c:	4699      	mov	r9, r3
 800184e:	b580      	push	{r7, lr}
 8001850:	0043      	lsls	r3, r0, #1
 8001852:	030f      	lsls	r7, r1, #12
 8001854:	46a4      	mov	ip, r4
 8001856:	46b0      	mov	r8, r6
 8001858:	0b3f      	lsrs	r7, r7, #12
 800185a:	0d52      	lsrs	r2, r2, #21
 800185c:	0fc9      	lsrs	r1, r1, #31
 800185e:	0d5b      	lsrs	r3, r3, #21
 8001860:	0fc0      	lsrs	r0, r0, #31
 8001862:	42aa      	cmp	r2, r5
 8001864:	d021      	beq.n	80018aa <__gedf2+0x72>
 8001866:	42ab      	cmp	r3, r5
 8001868:	d013      	beq.n	8001892 <__gedf2+0x5a>
 800186a:	2a00      	cmp	r2, #0
 800186c:	d122      	bne.n	80018b4 <__gedf2+0x7c>
 800186e:	433c      	orrs	r4, r7
 8001870:	2b00      	cmp	r3, #0
 8001872:	d102      	bne.n	800187a <__gedf2+0x42>
 8001874:	464d      	mov	r5, r9
 8001876:	432e      	orrs	r6, r5
 8001878:	d022      	beq.n	80018c0 <__gedf2+0x88>
 800187a:	2c00      	cmp	r4, #0
 800187c:	d010      	beq.n	80018a0 <__gedf2+0x68>
 800187e:	4281      	cmp	r1, r0
 8001880:	d022      	beq.n	80018c8 <__gedf2+0x90>
 8001882:	2002      	movs	r0, #2
 8001884:	3901      	subs	r1, #1
 8001886:	4008      	ands	r0, r1
 8001888:	3801      	subs	r0, #1
 800188a:	bcc0      	pop	{r6, r7}
 800188c:	46b9      	mov	r9, r7
 800188e:	46b0      	mov	r8, r6
 8001890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001892:	464d      	mov	r5, r9
 8001894:	432e      	orrs	r6, r5
 8001896:	d129      	bne.n	80018ec <__gedf2+0xb4>
 8001898:	2a00      	cmp	r2, #0
 800189a:	d1f0      	bne.n	800187e <__gedf2+0x46>
 800189c:	433c      	orrs	r4, r7
 800189e:	d1ee      	bne.n	800187e <__gedf2+0x46>
 80018a0:	2800      	cmp	r0, #0
 80018a2:	d1f2      	bne.n	800188a <__gedf2+0x52>
 80018a4:	2001      	movs	r0, #1
 80018a6:	4240      	negs	r0, r0
 80018a8:	e7ef      	b.n	800188a <__gedf2+0x52>
 80018aa:	003d      	movs	r5, r7
 80018ac:	4325      	orrs	r5, r4
 80018ae:	d11d      	bne.n	80018ec <__gedf2+0xb4>
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d0ee      	beq.n	8001892 <__gedf2+0x5a>
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1e2      	bne.n	800187e <__gedf2+0x46>
 80018b8:	464c      	mov	r4, r9
 80018ba:	4326      	orrs	r6, r4
 80018bc:	d1df      	bne.n	800187e <__gedf2+0x46>
 80018be:	e7e0      	b.n	8001882 <__gedf2+0x4a>
 80018c0:	2000      	movs	r0, #0
 80018c2:	2c00      	cmp	r4, #0
 80018c4:	d0e1      	beq.n	800188a <__gedf2+0x52>
 80018c6:	e7dc      	b.n	8001882 <__gedf2+0x4a>
 80018c8:	429a      	cmp	r2, r3
 80018ca:	dc0a      	bgt.n	80018e2 <__gedf2+0xaa>
 80018cc:	dbe8      	blt.n	80018a0 <__gedf2+0x68>
 80018ce:	454f      	cmp	r7, r9
 80018d0:	d8d7      	bhi.n	8001882 <__gedf2+0x4a>
 80018d2:	d00e      	beq.n	80018f2 <__gedf2+0xba>
 80018d4:	2000      	movs	r0, #0
 80018d6:	454f      	cmp	r7, r9
 80018d8:	d2d7      	bcs.n	800188a <__gedf2+0x52>
 80018da:	2900      	cmp	r1, #0
 80018dc:	d0e2      	beq.n	80018a4 <__gedf2+0x6c>
 80018de:	0008      	movs	r0, r1
 80018e0:	e7d3      	b.n	800188a <__gedf2+0x52>
 80018e2:	4243      	negs	r3, r0
 80018e4:	4158      	adcs	r0, r3
 80018e6:	0040      	lsls	r0, r0, #1
 80018e8:	3801      	subs	r0, #1
 80018ea:	e7ce      	b.n	800188a <__gedf2+0x52>
 80018ec:	2002      	movs	r0, #2
 80018ee:	4240      	negs	r0, r0
 80018f0:	e7cb      	b.n	800188a <__gedf2+0x52>
 80018f2:	45c4      	cmp	ip, r8
 80018f4:	d8c5      	bhi.n	8001882 <__gedf2+0x4a>
 80018f6:	2000      	movs	r0, #0
 80018f8:	45c4      	cmp	ip, r8
 80018fa:	d2c6      	bcs.n	800188a <__gedf2+0x52>
 80018fc:	e7ed      	b.n	80018da <__gedf2+0xa2>
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	000007ff 	.word	0x000007ff

08001904 <__ledf2>:
 8001904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001906:	4647      	mov	r7, r8
 8001908:	46ce      	mov	lr, r9
 800190a:	0004      	movs	r4, r0
 800190c:	0018      	movs	r0, r3
 800190e:	0016      	movs	r6, r2
 8001910:	031b      	lsls	r3, r3, #12
 8001912:	0b1b      	lsrs	r3, r3, #12
 8001914:	4d2c      	ldr	r5, [pc, #176]	; (80019c8 <__ledf2+0xc4>)
 8001916:	004a      	lsls	r2, r1, #1
 8001918:	4699      	mov	r9, r3
 800191a:	b580      	push	{r7, lr}
 800191c:	0043      	lsls	r3, r0, #1
 800191e:	030f      	lsls	r7, r1, #12
 8001920:	46a4      	mov	ip, r4
 8001922:	46b0      	mov	r8, r6
 8001924:	0b3f      	lsrs	r7, r7, #12
 8001926:	0d52      	lsrs	r2, r2, #21
 8001928:	0fc9      	lsrs	r1, r1, #31
 800192a:	0d5b      	lsrs	r3, r3, #21
 800192c:	0fc0      	lsrs	r0, r0, #31
 800192e:	42aa      	cmp	r2, r5
 8001930:	d00d      	beq.n	800194e <__ledf2+0x4a>
 8001932:	42ab      	cmp	r3, r5
 8001934:	d010      	beq.n	8001958 <__ledf2+0x54>
 8001936:	2a00      	cmp	r2, #0
 8001938:	d127      	bne.n	800198a <__ledf2+0x86>
 800193a:	433c      	orrs	r4, r7
 800193c:	2b00      	cmp	r3, #0
 800193e:	d111      	bne.n	8001964 <__ledf2+0x60>
 8001940:	464d      	mov	r5, r9
 8001942:	432e      	orrs	r6, r5
 8001944:	d10e      	bne.n	8001964 <__ledf2+0x60>
 8001946:	2000      	movs	r0, #0
 8001948:	2c00      	cmp	r4, #0
 800194a:	d015      	beq.n	8001978 <__ledf2+0x74>
 800194c:	e00e      	b.n	800196c <__ledf2+0x68>
 800194e:	003d      	movs	r5, r7
 8001950:	4325      	orrs	r5, r4
 8001952:	d110      	bne.n	8001976 <__ledf2+0x72>
 8001954:	4293      	cmp	r3, r2
 8001956:	d118      	bne.n	800198a <__ledf2+0x86>
 8001958:	464d      	mov	r5, r9
 800195a:	432e      	orrs	r6, r5
 800195c:	d10b      	bne.n	8001976 <__ledf2+0x72>
 800195e:	2a00      	cmp	r2, #0
 8001960:	d102      	bne.n	8001968 <__ledf2+0x64>
 8001962:	433c      	orrs	r4, r7
 8001964:	2c00      	cmp	r4, #0
 8001966:	d00b      	beq.n	8001980 <__ledf2+0x7c>
 8001968:	4281      	cmp	r1, r0
 800196a:	d014      	beq.n	8001996 <__ledf2+0x92>
 800196c:	2002      	movs	r0, #2
 800196e:	3901      	subs	r1, #1
 8001970:	4008      	ands	r0, r1
 8001972:	3801      	subs	r0, #1
 8001974:	e000      	b.n	8001978 <__ledf2+0x74>
 8001976:	2002      	movs	r0, #2
 8001978:	bcc0      	pop	{r6, r7}
 800197a:	46b9      	mov	r9, r7
 800197c:	46b0      	mov	r8, r6
 800197e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001980:	2800      	cmp	r0, #0
 8001982:	d1f9      	bne.n	8001978 <__ledf2+0x74>
 8001984:	2001      	movs	r0, #1
 8001986:	4240      	negs	r0, r0
 8001988:	e7f6      	b.n	8001978 <__ledf2+0x74>
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1ec      	bne.n	8001968 <__ledf2+0x64>
 800198e:	464c      	mov	r4, r9
 8001990:	4326      	orrs	r6, r4
 8001992:	d1e9      	bne.n	8001968 <__ledf2+0x64>
 8001994:	e7ea      	b.n	800196c <__ledf2+0x68>
 8001996:	429a      	cmp	r2, r3
 8001998:	dd04      	ble.n	80019a4 <__ledf2+0xa0>
 800199a:	4243      	negs	r3, r0
 800199c:	4158      	adcs	r0, r3
 800199e:	0040      	lsls	r0, r0, #1
 80019a0:	3801      	subs	r0, #1
 80019a2:	e7e9      	b.n	8001978 <__ledf2+0x74>
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dbeb      	blt.n	8001980 <__ledf2+0x7c>
 80019a8:	454f      	cmp	r7, r9
 80019aa:	d8df      	bhi.n	800196c <__ledf2+0x68>
 80019ac:	d006      	beq.n	80019bc <__ledf2+0xb8>
 80019ae:	2000      	movs	r0, #0
 80019b0:	454f      	cmp	r7, r9
 80019b2:	d2e1      	bcs.n	8001978 <__ledf2+0x74>
 80019b4:	2900      	cmp	r1, #0
 80019b6:	d0e5      	beq.n	8001984 <__ledf2+0x80>
 80019b8:	0008      	movs	r0, r1
 80019ba:	e7dd      	b.n	8001978 <__ledf2+0x74>
 80019bc:	45c4      	cmp	ip, r8
 80019be:	d8d5      	bhi.n	800196c <__ledf2+0x68>
 80019c0:	2000      	movs	r0, #0
 80019c2:	45c4      	cmp	ip, r8
 80019c4:	d2d8      	bcs.n	8001978 <__ledf2+0x74>
 80019c6:	e7f5      	b.n	80019b4 <__ledf2+0xb0>
 80019c8:	000007ff 	.word	0x000007ff

080019cc <__aeabi_dmul>:
 80019cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ce:	4645      	mov	r5, r8
 80019d0:	46de      	mov	lr, fp
 80019d2:	4657      	mov	r7, sl
 80019d4:	464e      	mov	r6, r9
 80019d6:	b5e0      	push	{r5, r6, r7, lr}
 80019d8:	001f      	movs	r7, r3
 80019da:	030b      	lsls	r3, r1, #12
 80019dc:	0b1b      	lsrs	r3, r3, #12
 80019de:	469b      	mov	fp, r3
 80019e0:	004d      	lsls	r5, r1, #1
 80019e2:	0fcb      	lsrs	r3, r1, #31
 80019e4:	0004      	movs	r4, r0
 80019e6:	4691      	mov	r9, r2
 80019e8:	4698      	mov	r8, r3
 80019ea:	b087      	sub	sp, #28
 80019ec:	0d6d      	lsrs	r5, r5, #21
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dmul+0x26>
 80019f0:	e1cd      	b.n	8001d8e <__aeabi_dmul+0x3c2>
 80019f2:	4bce      	ldr	r3, [pc, #824]	; (8001d2c <__aeabi_dmul+0x360>)
 80019f4:	429d      	cmp	r5, r3
 80019f6:	d100      	bne.n	80019fa <__aeabi_dmul+0x2e>
 80019f8:	e1e9      	b.n	8001dce <__aeabi_dmul+0x402>
 80019fa:	465a      	mov	r2, fp
 80019fc:	0f43      	lsrs	r3, r0, #29
 80019fe:	00d2      	lsls	r2, r2, #3
 8001a00:	4313      	orrs	r3, r2
 8001a02:	2280      	movs	r2, #128	; 0x80
 8001a04:	0412      	lsls	r2, r2, #16
 8001a06:	431a      	orrs	r2, r3
 8001a08:	00c3      	lsls	r3, r0, #3
 8001a0a:	469a      	mov	sl, r3
 8001a0c:	4bc8      	ldr	r3, [pc, #800]	; (8001d30 <__aeabi_dmul+0x364>)
 8001a0e:	4693      	mov	fp, r2
 8001a10:	469c      	mov	ip, r3
 8001a12:	2300      	movs	r3, #0
 8001a14:	2600      	movs	r6, #0
 8001a16:	4465      	add	r5, ip
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	033c      	lsls	r4, r7, #12
 8001a1c:	007b      	lsls	r3, r7, #1
 8001a1e:	4648      	mov	r0, r9
 8001a20:	0b24      	lsrs	r4, r4, #12
 8001a22:	0d5b      	lsrs	r3, r3, #21
 8001a24:	0fff      	lsrs	r7, r7, #31
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d100      	bne.n	8001a2c <__aeabi_dmul+0x60>
 8001a2a:	e189      	b.n	8001d40 <__aeabi_dmul+0x374>
 8001a2c:	4abf      	ldr	r2, [pc, #764]	; (8001d2c <__aeabi_dmul+0x360>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d019      	beq.n	8001a66 <__aeabi_dmul+0x9a>
 8001a32:	0f42      	lsrs	r2, r0, #29
 8001a34:	00e4      	lsls	r4, r4, #3
 8001a36:	4322      	orrs	r2, r4
 8001a38:	2480      	movs	r4, #128	; 0x80
 8001a3a:	0424      	lsls	r4, r4, #16
 8001a3c:	4314      	orrs	r4, r2
 8001a3e:	4abc      	ldr	r2, [pc, #752]	; (8001d30 <__aeabi_dmul+0x364>)
 8001a40:	2100      	movs	r1, #0
 8001a42:	4694      	mov	ip, r2
 8001a44:	4642      	mov	r2, r8
 8001a46:	4463      	add	r3, ip
 8001a48:	195b      	adds	r3, r3, r5
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	9b01      	ldr	r3, [sp, #4]
 8001a4e:	407a      	eors	r2, r7
 8001a50:	3301      	adds	r3, #1
 8001a52:	00c0      	lsls	r0, r0, #3
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	9302      	str	r3, [sp, #8]
 8001a58:	2e0a      	cmp	r6, #10
 8001a5a:	dd1c      	ble.n	8001a96 <__aeabi_dmul+0xca>
 8001a5c:	003a      	movs	r2, r7
 8001a5e:	2e0b      	cmp	r6, #11
 8001a60:	d05e      	beq.n	8001b20 <__aeabi_dmul+0x154>
 8001a62:	4647      	mov	r7, r8
 8001a64:	e056      	b.n	8001b14 <__aeabi_dmul+0x148>
 8001a66:	4649      	mov	r1, r9
 8001a68:	4bb0      	ldr	r3, [pc, #704]	; (8001d2c <__aeabi_dmul+0x360>)
 8001a6a:	4321      	orrs	r1, r4
 8001a6c:	18eb      	adds	r3, r5, r3
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	2900      	cmp	r1, #0
 8001a72:	d12a      	bne.n	8001aca <__aeabi_dmul+0xfe>
 8001a74:	2080      	movs	r0, #128	; 0x80
 8001a76:	2202      	movs	r2, #2
 8001a78:	0100      	lsls	r0, r0, #4
 8001a7a:	002b      	movs	r3, r5
 8001a7c:	4684      	mov	ip, r0
 8001a7e:	4316      	orrs	r6, r2
 8001a80:	4642      	mov	r2, r8
 8001a82:	4463      	add	r3, ip
 8001a84:	407a      	eors	r2, r7
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	9302      	str	r3, [sp, #8]
 8001a8a:	2e0a      	cmp	r6, #10
 8001a8c:	dd00      	ble.n	8001a90 <__aeabi_dmul+0xc4>
 8001a8e:	e231      	b.n	8001ef4 <__aeabi_dmul+0x528>
 8001a90:	2000      	movs	r0, #0
 8001a92:	2400      	movs	r4, #0
 8001a94:	2102      	movs	r1, #2
 8001a96:	2e02      	cmp	r6, #2
 8001a98:	dc26      	bgt.n	8001ae8 <__aeabi_dmul+0x11c>
 8001a9a:	3e01      	subs	r6, #1
 8001a9c:	2e01      	cmp	r6, #1
 8001a9e:	d852      	bhi.n	8001b46 <__aeabi_dmul+0x17a>
 8001aa0:	2902      	cmp	r1, #2
 8001aa2:	d04c      	beq.n	8001b3e <__aeabi_dmul+0x172>
 8001aa4:	2901      	cmp	r1, #1
 8001aa6:	d000      	beq.n	8001aaa <__aeabi_dmul+0xde>
 8001aa8:	e118      	b.n	8001cdc <__aeabi_dmul+0x310>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2400      	movs	r4, #0
 8001aae:	2500      	movs	r5, #0
 8001ab0:	051b      	lsls	r3, r3, #20
 8001ab2:	4323      	orrs	r3, r4
 8001ab4:	07d2      	lsls	r2, r2, #31
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	0028      	movs	r0, r5
 8001aba:	0019      	movs	r1, r3
 8001abc:	b007      	add	sp, #28
 8001abe:	bcf0      	pop	{r4, r5, r6, r7}
 8001ac0:	46bb      	mov	fp, r7
 8001ac2:	46b2      	mov	sl, r6
 8001ac4:	46a9      	mov	r9, r5
 8001ac6:	46a0      	mov	r8, r4
 8001ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	2203      	movs	r2, #3
 8001ace:	0109      	lsls	r1, r1, #4
 8001ad0:	002b      	movs	r3, r5
 8001ad2:	468c      	mov	ip, r1
 8001ad4:	4316      	orrs	r6, r2
 8001ad6:	4642      	mov	r2, r8
 8001ad8:	4463      	add	r3, ip
 8001ada:	407a      	eors	r2, r7
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	9302      	str	r3, [sp, #8]
 8001ae0:	2e0a      	cmp	r6, #10
 8001ae2:	dd00      	ble.n	8001ae6 <__aeabi_dmul+0x11a>
 8001ae4:	e228      	b.n	8001f38 <__aeabi_dmul+0x56c>
 8001ae6:	2103      	movs	r1, #3
 8001ae8:	2501      	movs	r5, #1
 8001aea:	40b5      	lsls	r5, r6
 8001aec:	46ac      	mov	ip, r5
 8001aee:	26a6      	movs	r6, #166	; 0xa6
 8001af0:	4663      	mov	r3, ip
 8001af2:	00f6      	lsls	r6, r6, #3
 8001af4:	4035      	ands	r5, r6
 8001af6:	4233      	tst	r3, r6
 8001af8:	d10b      	bne.n	8001b12 <__aeabi_dmul+0x146>
 8001afa:	2690      	movs	r6, #144	; 0x90
 8001afc:	00b6      	lsls	r6, r6, #2
 8001afe:	4233      	tst	r3, r6
 8001b00:	d118      	bne.n	8001b34 <__aeabi_dmul+0x168>
 8001b02:	3eb9      	subs	r6, #185	; 0xb9
 8001b04:	3eff      	subs	r6, #255	; 0xff
 8001b06:	421e      	tst	r6, r3
 8001b08:	d01d      	beq.n	8001b46 <__aeabi_dmul+0x17a>
 8001b0a:	46a3      	mov	fp, r4
 8001b0c:	4682      	mov	sl, r0
 8001b0e:	9100      	str	r1, [sp, #0]
 8001b10:	e000      	b.n	8001b14 <__aeabi_dmul+0x148>
 8001b12:	0017      	movs	r7, r2
 8001b14:	9900      	ldr	r1, [sp, #0]
 8001b16:	003a      	movs	r2, r7
 8001b18:	2902      	cmp	r1, #2
 8001b1a:	d010      	beq.n	8001b3e <__aeabi_dmul+0x172>
 8001b1c:	465c      	mov	r4, fp
 8001b1e:	4650      	mov	r0, sl
 8001b20:	2903      	cmp	r1, #3
 8001b22:	d1bf      	bne.n	8001aa4 <__aeabi_dmul+0xd8>
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	031b      	lsls	r3, r3, #12
 8001b28:	431c      	orrs	r4, r3
 8001b2a:	0324      	lsls	r4, r4, #12
 8001b2c:	0005      	movs	r5, r0
 8001b2e:	4b7f      	ldr	r3, [pc, #508]	; (8001d2c <__aeabi_dmul+0x360>)
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	e7bd      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001b34:	2480      	movs	r4, #128	; 0x80
 8001b36:	2200      	movs	r2, #0
 8001b38:	4b7c      	ldr	r3, [pc, #496]	; (8001d2c <__aeabi_dmul+0x360>)
 8001b3a:	0324      	lsls	r4, r4, #12
 8001b3c:	e7b8      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001b3e:	2400      	movs	r4, #0
 8001b40:	2500      	movs	r5, #0
 8001b42:	4b7a      	ldr	r3, [pc, #488]	; (8001d2c <__aeabi_dmul+0x360>)
 8001b44:	e7b4      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001b46:	4653      	mov	r3, sl
 8001b48:	041e      	lsls	r6, r3, #16
 8001b4a:	0c36      	lsrs	r6, r6, #16
 8001b4c:	0c1f      	lsrs	r7, r3, #16
 8001b4e:	0033      	movs	r3, r6
 8001b50:	0c01      	lsrs	r1, r0, #16
 8001b52:	0400      	lsls	r0, r0, #16
 8001b54:	0c00      	lsrs	r0, r0, #16
 8001b56:	4343      	muls	r3, r0
 8001b58:	4698      	mov	r8, r3
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	437b      	muls	r3, r7
 8001b5e:	4699      	mov	r9, r3
 8001b60:	0033      	movs	r3, r6
 8001b62:	434b      	muls	r3, r1
 8001b64:	469c      	mov	ip, r3
 8001b66:	4643      	mov	r3, r8
 8001b68:	000d      	movs	r5, r1
 8001b6a:	0c1b      	lsrs	r3, r3, #16
 8001b6c:	469a      	mov	sl, r3
 8001b6e:	437d      	muls	r5, r7
 8001b70:	44cc      	add	ip, r9
 8001b72:	44d4      	add	ip, sl
 8001b74:	9500      	str	r5, [sp, #0]
 8001b76:	45e1      	cmp	r9, ip
 8001b78:	d904      	bls.n	8001b84 <__aeabi_dmul+0x1b8>
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	025b      	lsls	r3, r3, #9
 8001b7e:	4699      	mov	r9, r3
 8001b80:	444d      	add	r5, r9
 8001b82:	9500      	str	r5, [sp, #0]
 8001b84:	4663      	mov	r3, ip
 8001b86:	0c1b      	lsrs	r3, r3, #16
 8001b88:	001d      	movs	r5, r3
 8001b8a:	4663      	mov	r3, ip
 8001b8c:	041b      	lsls	r3, r3, #16
 8001b8e:	469c      	mov	ip, r3
 8001b90:	4643      	mov	r3, r8
 8001b92:	041b      	lsls	r3, r3, #16
 8001b94:	0c1b      	lsrs	r3, r3, #16
 8001b96:	4698      	mov	r8, r3
 8001b98:	4663      	mov	r3, ip
 8001b9a:	4443      	add	r3, r8
 8001b9c:	9303      	str	r3, [sp, #12]
 8001b9e:	0c23      	lsrs	r3, r4, #16
 8001ba0:	4698      	mov	r8, r3
 8001ba2:	0033      	movs	r3, r6
 8001ba4:	0424      	lsls	r4, r4, #16
 8001ba6:	0c24      	lsrs	r4, r4, #16
 8001ba8:	4363      	muls	r3, r4
 8001baa:	469c      	mov	ip, r3
 8001bac:	0023      	movs	r3, r4
 8001bae:	437b      	muls	r3, r7
 8001bb0:	4699      	mov	r9, r3
 8001bb2:	4643      	mov	r3, r8
 8001bb4:	435e      	muls	r6, r3
 8001bb6:	435f      	muls	r7, r3
 8001bb8:	444e      	add	r6, r9
 8001bba:	4663      	mov	r3, ip
 8001bbc:	46b2      	mov	sl, r6
 8001bbe:	0c1e      	lsrs	r6, r3, #16
 8001bc0:	4456      	add	r6, sl
 8001bc2:	45b1      	cmp	r9, r6
 8001bc4:	d903      	bls.n	8001bce <__aeabi_dmul+0x202>
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	025b      	lsls	r3, r3, #9
 8001bca:	4699      	mov	r9, r3
 8001bcc:	444f      	add	r7, r9
 8001bce:	0c33      	lsrs	r3, r6, #16
 8001bd0:	4699      	mov	r9, r3
 8001bd2:	003b      	movs	r3, r7
 8001bd4:	444b      	add	r3, r9
 8001bd6:	9305      	str	r3, [sp, #20]
 8001bd8:	4663      	mov	r3, ip
 8001bda:	46ac      	mov	ip, r5
 8001bdc:	041f      	lsls	r7, r3, #16
 8001bde:	0c3f      	lsrs	r7, r7, #16
 8001be0:	0436      	lsls	r6, r6, #16
 8001be2:	19f6      	adds	r6, r6, r7
 8001be4:	44b4      	add	ip, r6
 8001be6:	4663      	mov	r3, ip
 8001be8:	9304      	str	r3, [sp, #16]
 8001bea:	465b      	mov	r3, fp
 8001bec:	0c1b      	lsrs	r3, r3, #16
 8001bee:	469c      	mov	ip, r3
 8001bf0:	465b      	mov	r3, fp
 8001bf2:	041f      	lsls	r7, r3, #16
 8001bf4:	0c3f      	lsrs	r7, r7, #16
 8001bf6:	003b      	movs	r3, r7
 8001bf8:	4343      	muls	r3, r0
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	4663      	mov	r3, ip
 8001bfe:	4343      	muls	r3, r0
 8001c00:	469a      	mov	sl, r3
 8001c02:	464b      	mov	r3, r9
 8001c04:	4660      	mov	r0, ip
 8001c06:	0c1b      	lsrs	r3, r3, #16
 8001c08:	469b      	mov	fp, r3
 8001c0a:	4348      	muls	r0, r1
 8001c0c:	4379      	muls	r1, r7
 8001c0e:	4451      	add	r1, sl
 8001c10:	4459      	add	r1, fp
 8001c12:	458a      	cmp	sl, r1
 8001c14:	d903      	bls.n	8001c1e <__aeabi_dmul+0x252>
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	025b      	lsls	r3, r3, #9
 8001c1a:	469a      	mov	sl, r3
 8001c1c:	4450      	add	r0, sl
 8001c1e:	0c0b      	lsrs	r3, r1, #16
 8001c20:	469a      	mov	sl, r3
 8001c22:	464b      	mov	r3, r9
 8001c24:	041b      	lsls	r3, r3, #16
 8001c26:	0c1b      	lsrs	r3, r3, #16
 8001c28:	4699      	mov	r9, r3
 8001c2a:	003b      	movs	r3, r7
 8001c2c:	4363      	muls	r3, r4
 8001c2e:	0409      	lsls	r1, r1, #16
 8001c30:	4645      	mov	r5, r8
 8001c32:	4449      	add	r1, r9
 8001c34:	4699      	mov	r9, r3
 8001c36:	4663      	mov	r3, ip
 8001c38:	435c      	muls	r4, r3
 8001c3a:	436b      	muls	r3, r5
 8001c3c:	469c      	mov	ip, r3
 8001c3e:	464b      	mov	r3, r9
 8001c40:	0c1b      	lsrs	r3, r3, #16
 8001c42:	4698      	mov	r8, r3
 8001c44:	436f      	muls	r7, r5
 8001c46:	193f      	adds	r7, r7, r4
 8001c48:	4447      	add	r7, r8
 8001c4a:	4450      	add	r0, sl
 8001c4c:	42bc      	cmp	r4, r7
 8001c4e:	d903      	bls.n	8001c58 <__aeabi_dmul+0x28c>
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	025b      	lsls	r3, r3, #9
 8001c54:	4698      	mov	r8, r3
 8001c56:	44c4      	add	ip, r8
 8001c58:	9b04      	ldr	r3, [sp, #16]
 8001c5a:	9d00      	ldr	r5, [sp, #0]
 8001c5c:	4698      	mov	r8, r3
 8001c5e:	4445      	add	r5, r8
 8001c60:	42b5      	cmp	r5, r6
 8001c62:	41b6      	sbcs	r6, r6
 8001c64:	4273      	negs	r3, r6
 8001c66:	4698      	mov	r8, r3
 8001c68:	464b      	mov	r3, r9
 8001c6a:	041e      	lsls	r6, r3, #16
 8001c6c:	9b05      	ldr	r3, [sp, #20]
 8001c6e:	043c      	lsls	r4, r7, #16
 8001c70:	4699      	mov	r9, r3
 8001c72:	0c36      	lsrs	r6, r6, #16
 8001c74:	19a4      	adds	r4, r4, r6
 8001c76:	444c      	add	r4, r9
 8001c78:	46a1      	mov	r9, r4
 8001c7a:	4683      	mov	fp, r0
 8001c7c:	186e      	adds	r6, r5, r1
 8001c7e:	44c1      	add	r9, r8
 8001c80:	428e      	cmp	r6, r1
 8001c82:	4189      	sbcs	r1, r1
 8001c84:	44cb      	add	fp, r9
 8001c86:	465d      	mov	r5, fp
 8001c88:	4249      	negs	r1, r1
 8001c8a:	186d      	adds	r5, r5, r1
 8001c8c:	429c      	cmp	r4, r3
 8001c8e:	41a4      	sbcs	r4, r4
 8001c90:	45c1      	cmp	r9, r8
 8001c92:	419b      	sbcs	r3, r3
 8001c94:	4583      	cmp	fp, r0
 8001c96:	4180      	sbcs	r0, r0
 8001c98:	428d      	cmp	r5, r1
 8001c9a:	4189      	sbcs	r1, r1
 8001c9c:	425b      	negs	r3, r3
 8001c9e:	4264      	negs	r4, r4
 8001ca0:	431c      	orrs	r4, r3
 8001ca2:	4240      	negs	r0, r0
 8001ca4:	9b03      	ldr	r3, [sp, #12]
 8001ca6:	4249      	negs	r1, r1
 8001ca8:	4301      	orrs	r1, r0
 8001caa:	0270      	lsls	r0, r6, #9
 8001cac:	0c3f      	lsrs	r7, r7, #16
 8001cae:	4318      	orrs	r0, r3
 8001cb0:	19e4      	adds	r4, r4, r7
 8001cb2:	1e47      	subs	r7, r0, #1
 8001cb4:	41b8      	sbcs	r0, r7
 8001cb6:	1864      	adds	r4, r4, r1
 8001cb8:	4464      	add	r4, ip
 8001cba:	0df6      	lsrs	r6, r6, #23
 8001cbc:	0261      	lsls	r1, r4, #9
 8001cbe:	4330      	orrs	r0, r6
 8001cc0:	0dec      	lsrs	r4, r5, #23
 8001cc2:	026e      	lsls	r6, r5, #9
 8001cc4:	430c      	orrs	r4, r1
 8001cc6:	4330      	orrs	r0, r6
 8001cc8:	01c9      	lsls	r1, r1, #7
 8001cca:	d400      	bmi.n	8001cce <__aeabi_dmul+0x302>
 8001ccc:	e0f1      	b.n	8001eb2 <__aeabi_dmul+0x4e6>
 8001cce:	2101      	movs	r1, #1
 8001cd0:	0843      	lsrs	r3, r0, #1
 8001cd2:	4001      	ands	r1, r0
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	07e0      	lsls	r0, r4, #31
 8001cd8:	4318      	orrs	r0, r3
 8001cda:	0864      	lsrs	r4, r4, #1
 8001cdc:	4915      	ldr	r1, [pc, #84]	; (8001d34 <__aeabi_dmul+0x368>)
 8001cde:	9b02      	ldr	r3, [sp, #8]
 8001ce0:	468c      	mov	ip, r1
 8001ce2:	4463      	add	r3, ip
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	dc00      	bgt.n	8001cea <__aeabi_dmul+0x31e>
 8001ce8:	e097      	b.n	8001e1a <__aeabi_dmul+0x44e>
 8001cea:	0741      	lsls	r1, r0, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dmul+0x336>
 8001cee:	210f      	movs	r1, #15
 8001cf0:	4001      	ands	r1, r0
 8001cf2:	2904      	cmp	r1, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dmul+0x336>
 8001cf6:	1d01      	adds	r1, r0, #4
 8001cf8:	4281      	cmp	r1, r0
 8001cfa:	4180      	sbcs	r0, r0
 8001cfc:	4240      	negs	r0, r0
 8001cfe:	1824      	adds	r4, r4, r0
 8001d00:	0008      	movs	r0, r1
 8001d02:	01e1      	lsls	r1, r4, #7
 8001d04:	d506      	bpl.n	8001d14 <__aeabi_dmul+0x348>
 8001d06:	2180      	movs	r1, #128	; 0x80
 8001d08:	00c9      	lsls	r1, r1, #3
 8001d0a:	468c      	mov	ip, r1
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	; (8001d38 <__aeabi_dmul+0x36c>)
 8001d0e:	401c      	ands	r4, r3
 8001d10:	9b02      	ldr	r3, [sp, #8]
 8001d12:	4463      	add	r3, ip
 8001d14:	4909      	ldr	r1, [pc, #36]	; (8001d3c <__aeabi_dmul+0x370>)
 8001d16:	428b      	cmp	r3, r1
 8001d18:	dd00      	ble.n	8001d1c <__aeabi_dmul+0x350>
 8001d1a:	e710      	b.n	8001b3e <__aeabi_dmul+0x172>
 8001d1c:	0761      	lsls	r1, r4, #29
 8001d1e:	08c5      	lsrs	r5, r0, #3
 8001d20:	0264      	lsls	r4, r4, #9
 8001d22:	055b      	lsls	r3, r3, #21
 8001d24:	430d      	orrs	r5, r1
 8001d26:	0b24      	lsrs	r4, r4, #12
 8001d28:	0d5b      	lsrs	r3, r3, #21
 8001d2a:	e6c1      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001d2c:	000007ff 	.word	0x000007ff
 8001d30:	fffffc01 	.word	0xfffffc01
 8001d34:	000003ff 	.word	0x000003ff
 8001d38:	feffffff 	.word	0xfeffffff
 8001d3c:	000007fe 	.word	0x000007fe
 8001d40:	464b      	mov	r3, r9
 8001d42:	4323      	orrs	r3, r4
 8001d44:	d059      	beq.n	8001dfa <__aeabi_dmul+0x42e>
 8001d46:	2c00      	cmp	r4, #0
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dmul+0x380>
 8001d4a:	e0a3      	b.n	8001e94 <__aeabi_dmul+0x4c8>
 8001d4c:	0020      	movs	r0, r4
 8001d4e:	f000 fd2b 	bl	80027a8 <__clzsi2>
 8001d52:	0001      	movs	r1, r0
 8001d54:	0003      	movs	r3, r0
 8001d56:	390b      	subs	r1, #11
 8001d58:	221d      	movs	r2, #29
 8001d5a:	1a52      	subs	r2, r2, r1
 8001d5c:	4649      	mov	r1, r9
 8001d5e:	0018      	movs	r0, r3
 8001d60:	40d1      	lsrs	r1, r2
 8001d62:	464a      	mov	r2, r9
 8001d64:	3808      	subs	r0, #8
 8001d66:	4082      	lsls	r2, r0
 8001d68:	4084      	lsls	r4, r0
 8001d6a:	0010      	movs	r0, r2
 8001d6c:	430c      	orrs	r4, r1
 8001d6e:	4a74      	ldr	r2, [pc, #464]	; (8001f40 <__aeabi_dmul+0x574>)
 8001d70:	1aeb      	subs	r3, r5, r3
 8001d72:	4694      	mov	ip, r2
 8001d74:	4642      	mov	r2, r8
 8001d76:	4463      	add	r3, ip
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	9b01      	ldr	r3, [sp, #4]
 8001d7c:	407a      	eors	r2, r7
 8001d7e:	3301      	adds	r3, #1
 8001d80:	2100      	movs	r1, #0
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	9302      	str	r3, [sp, #8]
 8001d86:	2e0a      	cmp	r6, #10
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dmul+0x3c0>
 8001d8a:	e667      	b.n	8001a5c <__aeabi_dmul+0x90>
 8001d8c:	e683      	b.n	8001a96 <__aeabi_dmul+0xca>
 8001d8e:	465b      	mov	r3, fp
 8001d90:	4303      	orrs	r3, r0
 8001d92:	469a      	mov	sl, r3
 8001d94:	d02a      	beq.n	8001dec <__aeabi_dmul+0x420>
 8001d96:	465b      	mov	r3, fp
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d06d      	beq.n	8001e78 <__aeabi_dmul+0x4ac>
 8001d9c:	4658      	mov	r0, fp
 8001d9e:	f000 fd03 	bl	80027a8 <__clzsi2>
 8001da2:	0001      	movs	r1, r0
 8001da4:	0003      	movs	r3, r0
 8001da6:	390b      	subs	r1, #11
 8001da8:	221d      	movs	r2, #29
 8001daa:	1a52      	subs	r2, r2, r1
 8001dac:	0021      	movs	r1, r4
 8001dae:	0018      	movs	r0, r3
 8001db0:	465d      	mov	r5, fp
 8001db2:	40d1      	lsrs	r1, r2
 8001db4:	3808      	subs	r0, #8
 8001db6:	4085      	lsls	r5, r0
 8001db8:	000a      	movs	r2, r1
 8001dba:	4084      	lsls	r4, r0
 8001dbc:	432a      	orrs	r2, r5
 8001dbe:	4693      	mov	fp, r2
 8001dc0:	46a2      	mov	sl, r4
 8001dc2:	4d5f      	ldr	r5, [pc, #380]	; (8001f40 <__aeabi_dmul+0x574>)
 8001dc4:	2600      	movs	r6, #0
 8001dc6:	1aed      	subs	r5, r5, r3
 8001dc8:	2300      	movs	r3, #0
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	e625      	b.n	8001a1a <__aeabi_dmul+0x4e>
 8001dce:	465b      	mov	r3, fp
 8001dd0:	4303      	orrs	r3, r0
 8001dd2:	469a      	mov	sl, r3
 8001dd4:	d105      	bne.n	8001de2 <__aeabi_dmul+0x416>
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	469b      	mov	fp, r3
 8001dda:	3302      	adds	r3, #2
 8001ddc:	2608      	movs	r6, #8
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	e61b      	b.n	8001a1a <__aeabi_dmul+0x4e>
 8001de2:	2303      	movs	r3, #3
 8001de4:	4682      	mov	sl, r0
 8001de6:	260c      	movs	r6, #12
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	e616      	b.n	8001a1a <__aeabi_dmul+0x4e>
 8001dec:	2300      	movs	r3, #0
 8001dee:	469b      	mov	fp, r3
 8001df0:	3301      	adds	r3, #1
 8001df2:	2604      	movs	r6, #4
 8001df4:	2500      	movs	r5, #0
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	e60f      	b.n	8001a1a <__aeabi_dmul+0x4e>
 8001dfa:	4642      	mov	r2, r8
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	9501      	str	r5, [sp, #4]
 8001e00:	431e      	orrs	r6, r3
 8001e02:	9b01      	ldr	r3, [sp, #4]
 8001e04:	407a      	eors	r2, r7
 8001e06:	3301      	adds	r3, #1
 8001e08:	2400      	movs	r4, #0
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	9302      	str	r3, [sp, #8]
 8001e12:	2e0a      	cmp	r6, #10
 8001e14:	dd00      	ble.n	8001e18 <__aeabi_dmul+0x44c>
 8001e16:	e621      	b.n	8001a5c <__aeabi_dmul+0x90>
 8001e18:	e63d      	b.n	8001a96 <__aeabi_dmul+0xca>
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	1ac9      	subs	r1, r1, r3
 8001e1e:	2938      	cmp	r1, #56	; 0x38
 8001e20:	dd00      	ble.n	8001e24 <__aeabi_dmul+0x458>
 8001e22:	e642      	b.n	8001aaa <__aeabi_dmul+0xde>
 8001e24:	291f      	cmp	r1, #31
 8001e26:	dd47      	ble.n	8001eb8 <__aeabi_dmul+0x4ec>
 8001e28:	261f      	movs	r6, #31
 8001e2a:	0025      	movs	r5, r4
 8001e2c:	4276      	negs	r6, r6
 8001e2e:	1af3      	subs	r3, r6, r3
 8001e30:	40dd      	lsrs	r5, r3
 8001e32:	002b      	movs	r3, r5
 8001e34:	2920      	cmp	r1, #32
 8001e36:	d005      	beq.n	8001e44 <__aeabi_dmul+0x478>
 8001e38:	4942      	ldr	r1, [pc, #264]	; (8001f44 <__aeabi_dmul+0x578>)
 8001e3a:	9d02      	ldr	r5, [sp, #8]
 8001e3c:	468c      	mov	ip, r1
 8001e3e:	4465      	add	r5, ip
 8001e40:	40ac      	lsls	r4, r5
 8001e42:	4320      	orrs	r0, r4
 8001e44:	1e41      	subs	r1, r0, #1
 8001e46:	4188      	sbcs	r0, r1
 8001e48:	4318      	orrs	r0, r3
 8001e4a:	2307      	movs	r3, #7
 8001e4c:	001d      	movs	r5, r3
 8001e4e:	2400      	movs	r4, #0
 8001e50:	4005      	ands	r5, r0
 8001e52:	4203      	tst	r3, r0
 8001e54:	d04a      	beq.n	8001eec <__aeabi_dmul+0x520>
 8001e56:	230f      	movs	r3, #15
 8001e58:	2400      	movs	r4, #0
 8001e5a:	4003      	ands	r3, r0
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d042      	beq.n	8001ee6 <__aeabi_dmul+0x51a>
 8001e60:	1d03      	adds	r3, r0, #4
 8001e62:	4283      	cmp	r3, r0
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	4240      	negs	r0, r0
 8001e68:	1824      	adds	r4, r4, r0
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	0223      	lsls	r3, r4, #8
 8001e6e:	d53a      	bpl.n	8001ee6 <__aeabi_dmul+0x51a>
 8001e70:	2301      	movs	r3, #1
 8001e72:	2400      	movs	r4, #0
 8001e74:	2500      	movs	r5, #0
 8001e76:	e61b      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001e78:	f000 fc96 	bl	80027a8 <__clzsi2>
 8001e7c:	0001      	movs	r1, r0
 8001e7e:	0003      	movs	r3, r0
 8001e80:	3115      	adds	r1, #21
 8001e82:	3320      	adds	r3, #32
 8001e84:	291c      	cmp	r1, #28
 8001e86:	dd8f      	ble.n	8001da8 <__aeabi_dmul+0x3dc>
 8001e88:	3808      	subs	r0, #8
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	4084      	lsls	r4, r0
 8001e8e:	4692      	mov	sl, r2
 8001e90:	46a3      	mov	fp, r4
 8001e92:	e796      	b.n	8001dc2 <__aeabi_dmul+0x3f6>
 8001e94:	f000 fc88 	bl	80027a8 <__clzsi2>
 8001e98:	0001      	movs	r1, r0
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	3115      	adds	r1, #21
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	291c      	cmp	r1, #28
 8001ea2:	dc00      	bgt.n	8001ea6 <__aeabi_dmul+0x4da>
 8001ea4:	e758      	b.n	8001d58 <__aeabi_dmul+0x38c>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	464c      	mov	r4, r9
 8001eaa:	3a08      	subs	r2, #8
 8001eac:	2000      	movs	r0, #0
 8001eae:	4094      	lsls	r4, r2
 8001eb0:	e75d      	b.n	8001d6e <__aeabi_dmul+0x3a2>
 8001eb2:	9b01      	ldr	r3, [sp, #4]
 8001eb4:	9302      	str	r3, [sp, #8]
 8001eb6:	e711      	b.n	8001cdc <__aeabi_dmul+0x310>
 8001eb8:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <__aeabi_dmul+0x57c>)
 8001eba:	0026      	movs	r6, r4
 8001ebc:	469c      	mov	ip, r3
 8001ebe:	0003      	movs	r3, r0
 8001ec0:	9d02      	ldr	r5, [sp, #8]
 8001ec2:	40cb      	lsrs	r3, r1
 8001ec4:	4465      	add	r5, ip
 8001ec6:	40ae      	lsls	r6, r5
 8001ec8:	431e      	orrs	r6, r3
 8001eca:	0003      	movs	r3, r0
 8001ecc:	40ab      	lsls	r3, r5
 8001ece:	1e58      	subs	r0, r3, #1
 8001ed0:	4183      	sbcs	r3, r0
 8001ed2:	0030      	movs	r0, r6
 8001ed4:	4318      	orrs	r0, r3
 8001ed6:	40cc      	lsrs	r4, r1
 8001ed8:	0743      	lsls	r3, r0, #29
 8001eda:	d0c7      	beq.n	8001e6c <__aeabi_dmul+0x4a0>
 8001edc:	230f      	movs	r3, #15
 8001ede:	4003      	ands	r3, r0
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d1bd      	bne.n	8001e60 <__aeabi_dmul+0x494>
 8001ee4:	e7c2      	b.n	8001e6c <__aeabi_dmul+0x4a0>
 8001ee6:	0765      	lsls	r5, r4, #29
 8001ee8:	0264      	lsls	r4, r4, #9
 8001eea:	0b24      	lsrs	r4, r4, #12
 8001eec:	08c0      	lsrs	r0, r0, #3
 8001eee:	2300      	movs	r3, #0
 8001ef0:	4305      	orrs	r5, r0
 8001ef2:	e5dd      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001ef4:	2500      	movs	r5, #0
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	2e0f      	cmp	r6, #15
 8001efa:	d10c      	bne.n	8001f16 <__aeabi_dmul+0x54a>
 8001efc:	2480      	movs	r4, #128	; 0x80
 8001efe:	465b      	mov	r3, fp
 8001f00:	0324      	lsls	r4, r4, #12
 8001f02:	4223      	tst	r3, r4
 8001f04:	d00e      	beq.n	8001f24 <__aeabi_dmul+0x558>
 8001f06:	4221      	tst	r1, r4
 8001f08:	d10c      	bne.n	8001f24 <__aeabi_dmul+0x558>
 8001f0a:	430c      	orrs	r4, r1
 8001f0c:	0324      	lsls	r4, r4, #12
 8001f0e:	003a      	movs	r2, r7
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <__aeabi_dmul+0x580>)
 8001f12:	0b24      	lsrs	r4, r4, #12
 8001f14:	e5cc      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001f16:	2e0b      	cmp	r6, #11
 8001f18:	d000      	beq.n	8001f1c <__aeabi_dmul+0x550>
 8001f1a:	e5a2      	b.n	8001a62 <__aeabi_dmul+0x96>
 8001f1c:	468b      	mov	fp, r1
 8001f1e:	46aa      	mov	sl, r5
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	e5f7      	b.n	8001b14 <__aeabi_dmul+0x148>
 8001f24:	2480      	movs	r4, #128	; 0x80
 8001f26:	465b      	mov	r3, fp
 8001f28:	0324      	lsls	r4, r4, #12
 8001f2a:	431c      	orrs	r4, r3
 8001f2c:	0324      	lsls	r4, r4, #12
 8001f2e:	4642      	mov	r2, r8
 8001f30:	4655      	mov	r5, sl
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <__aeabi_dmul+0x580>)
 8001f34:	0b24      	lsrs	r4, r4, #12
 8001f36:	e5bb      	b.n	8001ab0 <__aeabi_dmul+0xe4>
 8001f38:	464d      	mov	r5, r9
 8001f3a:	0021      	movs	r1, r4
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e7db      	b.n	8001ef8 <__aeabi_dmul+0x52c>
 8001f40:	fffffc0d 	.word	0xfffffc0d
 8001f44:	0000043e 	.word	0x0000043e
 8001f48:	0000041e 	.word	0x0000041e
 8001f4c:	000007ff 	.word	0x000007ff

08001f50 <__aeabi_dsub>:
 8001f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f52:	4657      	mov	r7, sl
 8001f54:	464e      	mov	r6, r9
 8001f56:	4645      	mov	r5, r8
 8001f58:	46de      	mov	lr, fp
 8001f5a:	b5e0      	push	{r5, r6, r7, lr}
 8001f5c:	000d      	movs	r5, r1
 8001f5e:	0004      	movs	r4, r0
 8001f60:	0019      	movs	r1, r3
 8001f62:	0010      	movs	r0, r2
 8001f64:	032b      	lsls	r3, r5, #12
 8001f66:	0a5b      	lsrs	r3, r3, #9
 8001f68:	0f62      	lsrs	r2, r4, #29
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	00e3      	lsls	r3, r4, #3
 8001f6e:	030c      	lsls	r4, r1, #12
 8001f70:	0a64      	lsrs	r4, r4, #9
 8001f72:	0f47      	lsrs	r7, r0, #29
 8001f74:	4327      	orrs	r7, r4
 8001f76:	4cd0      	ldr	r4, [pc, #832]	; (80022b8 <__aeabi_dsub+0x368>)
 8001f78:	006e      	lsls	r6, r5, #1
 8001f7a:	4691      	mov	r9, r2
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	004a      	lsls	r2, r1, #1
 8001f80:	00c0      	lsls	r0, r0, #3
 8001f82:	4698      	mov	r8, r3
 8001f84:	46a2      	mov	sl, r4
 8001f86:	0d76      	lsrs	r6, r6, #21
 8001f88:	0fed      	lsrs	r5, r5, #31
 8001f8a:	0d52      	lsrs	r2, r2, #21
 8001f8c:	0fc9      	lsrs	r1, r1, #31
 8001f8e:	9001      	str	r0, [sp, #4]
 8001f90:	42a2      	cmp	r2, r4
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x46>
 8001f94:	e0b9      	b.n	800210a <__aeabi_dsub+0x1ba>
 8001f96:	2401      	movs	r4, #1
 8001f98:	4061      	eors	r1, r4
 8001f9a:	468b      	mov	fp, r1
 8001f9c:	428d      	cmp	r5, r1
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x52>
 8001fa0:	e08d      	b.n	80020be <__aeabi_dsub+0x16e>
 8001fa2:	1ab4      	subs	r4, r6, r2
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	dc00      	bgt.n	8001fac <__aeabi_dsub+0x5c>
 8001faa:	e0b7      	b.n	800211c <__aeabi_dsub+0x1cc>
 8001fac:	2a00      	cmp	r2, #0
 8001fae:	d100      	bne.n	8001fb2 <__aeabi_dsub+0x62>
 8001fb0:	e0cb      	b.n	800214a <__aeabi_dsub+0x1fa>
 8001fb2:	4ac1      	ldr	r2, [pc, #772]	; (80022b8 <__aeabi_dsub+0x368>)
 8001fb4:	4296      	cmp	r6, r2
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x6a>
 8001fb8:	e186      	b.n	80022c8 <__aeabi_dsub+0x378>
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	0412      	lsls	r2, r2, #16
 8001fbe:	4317      	orrs	r7, r2
 8001fc0:	4662      	mov	r2, ip
 8001fc2:	2a38      	cmp	r2, #56	; 0x38
 8001fc4:	dd00      	ble.n	8001fc8 <__aeabi_dsub+0x78>
 8001fc6:	e1a4      	b.n	8002312 <__aeabi_dsub+0x3c2>
 8001fc8:	2a1f      	cmp	r2, #31
 8001fca:	dd00      	ble.n	8001fce <__aeabi_dsub+0x7e>
 8001fcc:	e21d      	b.n	800240a <__aeabi_dsub+0x4ba>
 8001fce:	4661      	mov	r1, ip
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	003c      	movs	r4, r7
 8001fd4:	1a52      	subs	r2, r2, r1
 8001fd6:	0001      	movs	r1, r0
 8001fd8:	4090      	lsls	r0, r2
 8001fda:	4094      	lsls	r4, r2
 8001fdc:	1e42      	subs	r2, r0, #1
 8001fde:	4190      	sbcs	r0, r2
 8001fe0:	4662      	mov	r2, ip
 8001fe2:	46a0      	mov	r8, r4
 8001fe4:	4664      	mov	r4, ip
 8001fe6:	40d7      	lsrs	r7, r2
 8001fe8:	464a      	mov	r2, r9
 8001fea:	40e1      	lsrs	r1, r4
 8001fec:	4644      	mov	r4, r8
 8001fee:	1bd2      	subs	r2, r2, r7
 8001ff0:	4691      	mov	r9, r2
 8001ff2:	430c      	orrs	r4, r1
 8001ff4:	4304      	orrs	r4, r0
 8001ff6:	1b1c      	subs	r4, r3, r4
 8001ff8:	42a3      	cmp	r3, r4
 8001ffa:	4192      	sbcs	r2, r2
 8001ffc:	464b      	mov	r3, r9
 8001ffe:	4252      	negs	r2, r2
 8002000:	1a9b      	subs	r3, r3, r2
 8002002:	469a      	mov	sl, r3
 8002004:	4653      	mov	r3, sl
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	d400      	bmi.n	800200c <__aeabi_dsub+0xbc>
 800200a:	e12b      	b.n	8002264 <__aeabi_dsub+0x314>
 800200c:	4653      	mov	r3, sl
 800200e:	025a      	lsls	r2, r3, #9
 8002010:	0a53      	lsrs	r3, r2, #9
 8002012:	469a      	mov	sl, r3
 8002014:	4653      	mov	r3, sl
 8002016:	2b00      	cmp	r3, #0
 8002018:	d100      	bne.n	800201c <__aeabi_dsub+0xcc>
 800201a:	e166      	b.n	80022ea <__aeabi_dsub+0x39a>
 800201c:	4650      	mov	r0, sl
 800201e:	f000 fbc3 	bl	80027a8 <__clzsi2>
 8002022:	0003      	movs	r3, r0
 8002024:	3b08      	subs	r3, #8
 8002026:	2220      	movs	r2, #32
 8002028:	0020      	movs	r0, r4
 800202a:	1ad2      	subs	r2, r2, r3
 800202c:	4651      	mov	r1, sl
 800202e:	40d0      	lsrs	r0, r2
 8002030:	4099      	lsls	r1, r3
 8002032:	0002      	movs	r2, r0
 8002034:	409c      	lsls	r4, r3
 8002036:	430a      	orrs	r2, r1
 8002038:	429e      	cmp	r6, r3
 800203a:	dd00      	ble.n	800203e <__aeabi_dsub+0xee>
 800203c:	e164      	b.n	8002308 <__aeabi_dsub+0x3b8>
 800203e:	1b9b      	subs	r3, r3, r6
 8002040:	1c59      	adds	r1, r3, #1
 8002042:	291f      	cmp	r1, #31
 8002044:	dd00      	ble.n	8002048 <__aeabi_dsub+0xf8>
 8002046:	e0fe      	b.n	8002246 <__aeabi_dsub+0x2f6>
 8002048:	2320      	movs	r3, #32
 800204a:	0010      	movs	r0, r2
 800204c:	0026      	movs	r6, r4
 800204e:	1a5b      	subs	r3, r3, r1
 8002050:	409c      	lsls	r4, r3
 8002052:	4098      	lsls	r0, r3
 8002054:	40ce      	lsrs	r6, r1
 8002056:	40ca      	lsrs	r2, r1
 8002058:	1e63      	subs	r3, r4, #1
 800205a:	419c      	sbcs	r4, r3
 800205c:	4330      	orrs	r0, r6
 800205e:	4692      	mov	sl, r2
 8002060:	2600      	movs	r6, #0
 8002062:	4304      	orrs	r4, r0
 8002064:	0763      	lsls	r3, r4, #29
 8002066:	d009      	beq.n	800207c <__aeabi_dsub+0x12c>
 8002068:	230f      	movs	r3, #15
 800206a:	4023      	ands	r3, r4
 800206c:	2b04      	cmp	r3, #4
 800206e:	d005      	beq.n	800207c <__aeabi_dsub+0x12c>
 8002070:	1d23      	adds	r3, r4, #4
 8002072:	42a3      	cmp	r3, r4
 8002074:	41a4      	sbcs	r4, r4
 8002076:	4264      	negs	r4, r4
 8002078:	44a2      	add	sl, r4
 800207a:	001c      	movs	r4, r3
 800207c:	4653      	mov	r3, sl
 800207e:	021b      	lsls	r3, r3, #8
 8002080:	d400      	bmi.n	8002084 <__aeabi_dsub+0x134>
 8002082:	e0f2      	b.n	800226a <__aeabi_dsub+0x31a>
 8002084:	4b8c      	ldr	r3, [pc, #560]	; (80022b8 <__aeabi_dsub+0x368>)
 8002086:	3601      	adds	r6, #1
 8002088:	429e      	cmp	r6, r3
 800208a:	d100      	bne.n	800208e <__aeabi_dsub+0x13e>
 800208c:	e10f      	b.n	80022ae <__aeabi_dsub+0x35e>
 800208e:	4653      	mov	r3, sl
 8002090:	498a      	ldr	r1, [pc, #552]	; (80022bc <__aeabi_dsub+0x36c>)
 8002092:	08e4      	lsrs	r4, r4, #3
 8002094:	400b      	ands	r3, r1
 8002096:	0019      	movs	r1, r3
 8002098:	075b      	lsls	r3, r3, #29
 800209a:	4323      	orrs	r3, r4
 800209c:	0572      	lsls	r2, r6, #21
 800209e:	024c      	lsls	r4, r1, #9
 80020a0:	0b24      	lsrs	r4, r4, #12
 80020a2:	0d52      	lsrs	r2, r2, #21
 80020a4:	0512      	lsls	r2, r2, #20
 80020a6:	4322      	orrs	r2, r4
 80020a8:	07ed      	lsls	r5, r5, #31
 80020aa:	432a      	orrs	r2, r5
 80020ac:	0018      	movs	r0, r3
 80020ae:	0011      	movs	r1, r2
 80020b0:	b003      	add	sp, #12
 80020b2:	bcf0      	pop	{r4, r5, r6, r7}
 80020b4:	46bb      	mov	fp, r7
 80020b6:	46b2      	mov	sl, r6
 80020b8:	46a9      	mov	r9, r5
 80020ba:	46a0      	mov	r8, r4
 80020bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020be:	1ab4      	subs	r4, r6, r2
 80020c0:	46a4      	mov	ip, r4
 80020c2:	2c00      	cmp	r4, #0
 80020c4:	dd59      	ble.n	800217a <__aeabi_dsub+0x22a>
 80020c6:	2a00      	cmp	r2, #0
 80020c8:	d100      	bne.n	80020cc <__aeabi_dsub+0x17c>
 80020ca:	e0b0      	b.n	800222e <__aeabi_dsub+0x2de>
 80020cc:	4556      	cmp	r6, sl
 80020ce:	d100      	bne.n	80020d2 <__aeabi_dsub+0x182>
 80020d0:	e0fa      	b.n	80022c8 <__aeabi_dsub+0x378>
 80020d2:	2280      	movs	r2, #128	; 0x80
 80020d4:	0412      	lsls	r2, r2, #16
 80020d6:	4317      	orrs	r7, r2
 80020d8:	4662      	mov	r2, ip
 80020da:	2a38      	cmp	r2, #56	; 0x38
 80020dc:	dd00      	ble.n	80020e0 <__aeabi_dsub+0x190>
 80020de:	e0d4      	b.n	800228a <__aeabi_dsub+0x33a>
 80020e0:	2a1f      	cmp	r2, #31
 80020e2:	dc00      	bgt.n	80020e6 <__aeabi_dsub+0x196>
 80020e4:	e1c0      	b.n	8002468 <__aeabi_dsub+0x518>
 80020e6:	0039      	movs	r1, r7
 80020e8:	3a20      	subs	r2, #32
 80020ea:	40d1      	lsrs	r1, r2
 80020ec:	4662      	mov	r2, ip
 80020ee:	2a20      	cmp	r2, #32
 80020f0:	d006      	beq.n	8002100 <__aeabi_dsub+0x1b0>
 80020f2:	4664      	mov	r4, ip
 80020f4:	2240      	movs	r2, #64	; 0x40
 80020f6:	1b12      	subs	r2, r2, r4
 80020f8:	003c      	movs	r4, r7
 80020fa:	4094      	lsls	r4, r2
 80020fc:	4304      	orrs	r4, r0
 80020fe:	9401      	str	r4, [sp, #4]
 8002100:	9c01      	ldr	r4, [sp, #4]
 8002102:	1e62      	subs	r2, r4, #1
 8002104:	4194      	sbcs	r4, r2
 8002106:	430c      	orrs	r4, r1
 8002108:	e0c3      	b.n	8002292 <__aeabi_dsub+0x342>
 800210a:	003c      	movs	r4, r7
 800210c:	4304      	orrs	r4, r0
 800210e:	d02b      	beq.n	8002168 <__aeabi_dsub+0x218>
 8002110:	468b      	mov	fp, r1
 8002112:	428d      	cmp	r5, r1
 8002114:	d02e      	beq.n	8002174 <__aeabi_dsub+0x224>
 8002116:	4c6a      	ldr	r4, [pc, #424]	; (80022c0 <__aeabi_dsub+0x370>)
 8002118:	46a4      	mov	ip, r4
 800211a:	44b4      	add	ip, r6
 800211c:	4664      	mov	r4, ip
 800211e:	2c00      	cmp	r4, #0
 8002120:	d05f      	beq.n	80021e2 <__aeabi_dsub+0x292>
 8002122:	1b94      	subs	r4, r2, r6
 8002124:	46a4      	mov	ip, r4
 8002126:	2e00      	cmp	r6, #0
 8002128:	d000      	beq.n	800212c <__aeabi_dsub+0x1dc>
 800212a:	e120      	b.n	800236e <__aeabi_dsub+0x41e>
 800212c:	464c      	mov	r4, r9
 800212e:	431c      	orrs	r4, r3
 8002130:	d100      	bne.n	8002134 <__aeabi_dsub+0x1e4>
 8002132:	e1c7      	b.n	80024c4 <__aeabi_dsub+0x574>
 8002134:	4661      	mov	r1, ip
 8002136:	1e4c      	subs	r4, r1, #1
 8002138:	2901      	cmp	r1, #1
 800213a:	d100      	bne.n	800213e <__aeabi_dsub+0x1ee>
 800213c:	e223      	b.n	8002586 <__aeabi_dsub+0x636>
 800213e:	4d5e      	ldr	r5, [pc, #376]	; (80022b8 <__aeabi_dsub+0x368>)
 8002140:	45ac      	cmp	ip, r5
 8002142:	d100      	bne.n	8002146 <__aeabi_dsub+0x1f6>
 8002144:	e1d8      	b.n	80024f8 <__aeabi_dsub+0x5a8>
 8002146:	46a4      	mov	ip, r4
 8002148:	e11a      	b.n	8002380 <__aeabi_dsub+0x430>
 800214a:	003a      	movs	r2, r7
 800214c:	4302      	orrs	r2, r0
 800214e:	d100      	bne.n	8002152 <__aeabi_dsub+0x202>
 8002150:	e0e4      	b.n	800231c <__aeabi_dsub+0x3cc>
 8002152:	0022      	movs	r2, r4
 8002154:	3a01      	subs	r2, #1
 8002156:	2c01      	cmp	r4, #1
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x20c>
 800215a:	e1c3      	b.n	80024e4 <__aeabi_dsub+0x594>
 800215c:	4956      	ldr	r1, [pc, #344]	; (80022b8 <__aeabi_dsub+0x368>)
 800215e:	428c      	cmp	r4, r1
 8002160:	d100      	bne.n	8002164 <__aeabi_dsub+0x214>
 8002162:	e0b1      	b.n	80022c8 <__aeabi_dsub+0x378>
 8002164:	4694      	mov	ip, r2
 8002166:	e72b      	b.n	8001fc0 <__aeabi_dsub+0x70>
 8002168:	2401      	movs	r4, #1
 800216a:	4061      	eors	r1, r4
 800216c:	468b      	mov	fp, r1
 800216e:	428d      	cmp	r5, r1
 8002170:	d000      	beq.n	8002174 <__aeabi_dsub+0x224>
 8002172:	e716      	b.n	8001fa2 <__aeabi_dsub+0x52>
 8002174:	4952      	ldr	r1, [pc, #328]	; (80022c0 <__aeabi_dsub+0x370>)
 8002176:	468c      	mov	ip, r1
 8002178:	44b4      	add	ip, r6
 800217a:	4664      	mov	r4, ip
 800217c:	2c00      	cmp	r4, #0
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x232>
 8002180:	e0d3      	b.n	800232a <__aeabi_dsub+0x3da>
 8002182:	1b91      	subs	r1, r2, r6
 8002184:	468c      	mov	ip, r1
 8002186:	2e00      	cmp	r6, #0
 8002188:	d100      	bne.n	800218c <__aeabi_dsub+0x23c>
 800218a:	e15e      	b.n	800244a <__aeabi_dsub+0x4fa>
 800218c:	494a      	ldr	r1, [pc, #296]	; (80022b8 <__aeabi_dsub+0x368>)
 800218e:	428a      	cmp	r2, r1
 8002190:	d100      	bne.n	8002194 <__aeabi_dsub+0x244>
 8002192:	e1be      	b.n	8002512 <__aeabi_dsub+0x5c2>
 8002194:	2180      	movs	r1, #128	; 0x80
 8002196:	464c      	mov	r4, r9
 8002198:	0409      	lsls	r1, r1, #16
 800219a:	430c      	orrs	r4, r1
 800219c:	46a1      	mov	r9, r4
 800219e:	4661      	mov	r1, ip
 80021a0:	2938      	cmp	r1, #56	; 0x38
 80021a2:	dd00      	ble.n	80021a6 <__aeabi_dsub+0x256>
 80021a4:	e1ba      	b.n	800251c <__aeabi_dsub+0x5cc>
 80021a6:	291f      	cmp	r1, #31
 80021a8:	dd00      	ble.n	80021ac <__aeabi_dsub+0x25c>
 80021aa:	e227      	b.n	80025fc <__aeabi_dsub+0x6ac>
 80021ac:	2420      	movs	r4, #32
 80021ae:	1a64      	subs	r4, r4, r1
 80021b0:	4649      	mov	r1, r9
 80021b2:	40a1      	lsls	r1, r4
 80021b4:	001e      	movs	r6, r3
 80021b6:	4688      	mov	r8, r1
 80021b8:	4661      	mov	r1, ip
 80021ba:	40a3      	lsls	r3, r4
 80021bc:	40ce      	lsrs	r6, r1
 80021be:	4641      	mov	r1, r8
 80021c0:	1e5c      	subs	r4, r3, #1
 80021c2:	41a3      	sbcs	r3, r4
 80021c4:	4331      	orrs	r1, r6
 80021c6:	4319      	orrs	r1, r3
 80021c8:	000c      	movs	r4, r1
 80021ca:	4663      	mov	r3, ip
 80021cc:	4649      	mov	r1, r9
 80021ce:	40d9      	lsrs	r1, r3
 80021d0:	187f      	adds	r7, r7, r1
 80021d2:	1824      	adds	r4, r4, r0
 80021d4:	4284      	cmp	r4, r0
 80021d6:	419b      	sbcs	r3, r3
 80021d8:	425b      	negs	r3, r3
 80021da:	469a      	mov	sl, r3
 80021dc:	0016      	movs	r6, r2
 80021de:	44ba      	add	sl, r7
 80021e0:	e05d      	b.n	800229e <__aeabi_dsub+0x34e>
 80021e2:	4c38      	ldr	r4, [pc, #224]	; (80022c4 <__aeabi_dsub+0x374>)
 80021e4:	1c72      	adds	r2, r6, #1
 80021e6:	4222      	tst	r2, r4
 80021e8:	d000      	beq.n	80021ec <__aeabi_dsub+0x29c>
 80021ea:	e0df      	b.n	80023ac <__aeabi_dsub+0x45c>
 80021ec:	464a      	mov	r2, r9
 80021ee:	431a      	orrs	r2, r3
 80021f0:	2e00      	cmp	r6, #0
 80021f2:	d000      	beq.n	80021f6 <__aeabi_dsub+0x2a6>
 80021f4:	e15c      	b.n	80024b0 <__aeabi_dsub+0x560>
 80021f6:	2a00      	cmp	r2, #0
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x2ac>
 80021fa:	e1cf      	b.n	800259c <__aeabi_dsub+0x64c>
 80021fc:	003a      	movs	r2, r7
 80021fe:	4302      	orrs	r2, r0
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x2b4>
 8002202:	e17f      	b.n	8002504 <__aeabi_dsub+0x5b4>
 8002204:	1a1c      	subs	r4, r3, r0
 8002206:	464a      	mov	r2, r9
 8002208:	42a3      	cmp	r3, r4
 800220a:	4189      	sbcs	r1, r1
 800220c:	1bd2      	subs	r2, r2, r7
 800220e:	4249      	negs	r1, r1
 8002210:	1a52      	subs	r2, r2, r1
 8002212:	4692      	mov	sl, r2
 8002214:	0212      	lsls	r2, r2, #8
 8002216:	d400      	bmi.n	800221a <__aeabi_dsub+0x2ca>
 8002218:	e20a      	b.n	8002630 <__aeabi_dsub+0x6e0>
 800221a:	1ac4      	subs	r4, r0, r3
 800221c:	42a0      	cmp	r0, r4
 800221e:	4180      	sbcs	r0, r0
 8002220:	464b      	mov	r3, r9
 8002222:	4240      	negs	r0, r0
 8002224:	1aff      	subs	r7, r7, r3
 8002226:	1a3b      	subs	r3, r7, r0
 8002228:	469a      	mov	sl, r3
 800222a:	465d      	mov	r5, fp
 800222c:	e71a      	b.n	8002064 <__aeabi_dsub+0x114>
 800222e:	003a      	movs	r2, r7
 8002230:	4302      	orrs	r2, r0
 8002232:	d073      	beq.n	800231c <__aeabi_dsub+0x3cc>
 8002234:	0022      	movs	r2, r4
 8002236:	3a01      	subs	r2, #1
 8002238:	2c01      	cmp	r4, #1
 800223a:	d100      	bne.n	800223e <__aeabi_dsub+0x2ee>
 800223c:	e0cb      	b.n	80023d6 <__aeabi_dsub+0x486>
 800223e:	4554      	cmp	r4, sl
 8002240:	d042      	beq.n	80022c8 <__aeabi_dsub+0x378>
 8002242:	4694      	mov	ip, r2
 8002244:	e748      	b.n	80020d8 <__aeabi_dsub+0x188>
 8002246:	0010      	movs	r0, r2
 8002248:	3b1f      	subs	r3, #31
 800224a:	40d8      	lsrs	r0, r3
 800224c:	2920      	cmp	r1, #32
 800224e:	d003      	beq.n	8002258 <__aeabi_dsub+0x308>
 8002250:	2340      	movs	r3, #64	; 0x40
 8002252:	1a5b      	subs	r3, r3, r1
 8002254:	409a      	lsls	r2, r3
 8002256:	4314      	orrs	r4, r2
 8002258:	1e63      	subs	r3, r4, #1
 800225a:	419c      	sbcs	r4, r3
 800225c:	2300      	movs	r3, #0
 800225e:	2600      	movs	r6, #0
 8002260:	469a      	mov	sl, r3
 8002262:	4304      	orrs	r4, r0
 8002264:	0763      	lsls	r3, r4, #29
 8002266:	d000      	beq.n	800226a <__aeabi_dsub+0x31a>
 8002268:	e6fe      	b.n	8002068 <__aeabi_dsub+0x118>
 800226a:	4652      	mov	r2, sl
 800226c:	08e3      	lsrs	r3, r4, #3
 800226e:	0752      	lsls	r2, r2, #29
 8002270:	4313      	orrs	r3, r2
 8002272:	4652      	mov	r2, sl
 8002274:	46b4      	mov	ip, r6
 8002276:	08d2      	lsrs	r2, r2, #3
 8002278:	490f      	ldr	r1, [pc, #60]	; (80022b8 <__aeabi_dsub+0x368>)
 800227a:	458c      	cmp	ip, r1
 800227c:	d02a      	beq.n	80022d4 <__aeabi_dsub+0x384>
 800227e:	0312      	lsls	r2, r2, #12
 8002280:	0b14      	lsrs	r4, r2, #12
 8002282:	4662      	mov	r2, ip
 8002284:	0552      	lsls	r2, r2, #21
 8002286:	0d52      	lsrs	r2, r2, #21
 8002288:	e70c      	b.n	80020a4 <__aeabi_dsub+0x154>
 800228a:	003c      	movs	r4, r7
 800228c:	4304      	orrs	r4, r0
 800228e:	1e62      	subs	r2, r4, #1
 8002290:	4194      	sbcs	r4, r2
 8002292:	18e4      	adds	r4, r4, r3
 8002294:	429c      	cmp	r4, r3
 8002296:	4192      	sbcs	r2, r2
 8002298:	4252      	negs	r2, r2
 800229a:	444a      	add	r2, r9
 800229c:	4692      	mov	sl, r2
 800229e:	4653      	mov	r3, sl
 80022a0:	021b      	lsls	r3, r3, #8
 80022a2:	d5df      	bpl.n	8002264 <__aeabi_dsub+0x314>
 80022a4:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <__aeabi_dsub+0x368>)
 80022a6:	3601      	adds	r6, #1
 80022a8:	429e      	cmp	r6, r3
 80022aa:	d000      	beq.n	80022ae <__aeabi_dsub+0x35e>
 80022ac:	e0a0      	b.n	80023f0 <__aeabi_dsub+0x4a0>
 80022ae:	0032      	movs	r2, r6
 80022b0:	2400      	movs	r4, #0
 80022b2:	2300      	movs	r3, #0
 80022b4:	e6f6      	b.n	80020a4 <__aeabi_dsub+0x154>
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	000007ff 	.word	0x000007ff
 80022bc:	ff7fffff 	.word	0xff7fffff
 80022c0:	fffff801 	.word	0xfffff801
 80022c4:	000007fe 	.word	0x000007fe
 80022c8:	08db      	lsrs	r3, r3, #3
 80022ca:	464a      	mov	r2, r9
 80022cc:	0752      	lsls	r2, r2, #29
 80022ce:	4313      	orrs	r3, r2
 80022d0:	464a      	mov	r2, r9
 80022d2:	08d2      	lsrs	r2, r2, #3
 80022d4:	0019      	movs	r1, r3
 80022d6:	4311      	orrs	r1, r2
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x38c>
 80022da:	e1b5      	b.n	8002648 <__aeabi_dsub+0x6f8>
 80022dc:	2480      	movs	r4, #128	; 0x80
 80022de:	0324      	lsls	r4, r4, #12
 80022e0:	4314      	orrs	r4, r2
 80022e2:	0324      	lsls	r4, r4, #12
 80022e4:	4ad5      	ldr	r2, [pc, #852]	; (800263c <__aeabi_dsub+0x6ec>)
 80022e6:	0b24      	lsrs	r4, r4, #12
 80022e8:	e6dc      	b.n	80020a4 <__aeabi_dsub+0x154>
 80022ea:	0020      	movs	r0, r4
 80022ec:	f000 fa5c 	bl	80027a8 <__clzsi2>
 80022f0:	0003      	movs	r3, r0
 80022f2:	3318      	adds	r3, #24
 80022f4:	2b1f      	cmp	r3, #31
 80022f6:	dc00      	bgt.n	80022fa <__aeabi_dsub+0x3aa>
 80022f8:	e695      	b.n	8002026 <__aeabi_dsub+0xd6>
 80022fa:	0022      	movs	r2, r4
 80022fc:	3808      	subs	r0, #8
 80022fe:	4082      	lsls	r2, r0
 8002300:	2400      	movs	r4, #0
 8002302:	429e      	cmp	r6, r3
 8002304:	dc00      	bgt.n	8002308 <__aeabi_dsub+0x3b8>
 8002306:	e69a      	b.n	800203e <__aeabi_dsub+0xee>
 8002308:	1af6      	subs	r6, r6, r3
 800230a:	4bcd      	ldr	r3, [pc, #820]	; (8002640 <__aeabi_dsub+0x6f0>)
 800230c:	401a      	ands	r2, r3
 800230e:	4692      	mov	sl, r2
 8002310:	e6a8      	b.n	8002064 <__aeabi_dsub+0x114>
 8002312:	003c      	movs	r4, r7
 8002314:	4304      	orrs	r4, r0
 8002316:	1e62      	subs	r2, r4, #1
 8002318:	4194      	sbcs	r4, r2
 800231a:	e66c      	b.n	8001ff6 <__aeabi_dsub+0xa6>
 800231c:	464a      	mov	r2, r9
 800231e:	08db      	lsrs	r3, r3, #3
 8002320:	0752      	lsls	r2, r2, #29
 8002322:	4313      	orrs	r3, r2
 8002324:	464a      	mov	r2, r9
 8002326:	08d2      	lsrs	r2, r2, #3
 8002328:	e7a6      	b.n	8002278 <__aeabi_dsub+0x328>
 800232a:	4cc6      	ldr	r4, [pc, #792]	; (8002644 <__aeabi_dsub+0x6f4>)
 800232c:	1c72      	adds	r2, r6, #1
 800232e:	4222      	tst	r2, r4
 8002330:	d000      	beq.n	8002334 <__aeabi_dsub+0x3e4>
 8002332:	e0ac      	b.n	800248e <__aeabi_dsub+0x53e>
 8002334:	464a      	mov	r2, r9
 8002336:	431a      	orrs	r2, r3
 8002338:	2e00      	cmp	r6, #0
 800233a:	d000      	beq.n	800233e <__aeabi_dsub+0x3ee>
 800233c:	e105      	b.n	800254a <__aeabi_dsub+0x5fa>
 800233e:	2a00      	cmp	r2, #0
 8002340:	d100      	bne.n	8002344 <__aeabi_dsub+0x3f4>
 8002342:	e156      	b.n	80025f2 <__aeabi_dsub+0x6a2>
 8002344:	003a      	movs	r2, r7
 8002346:	4302      	orrs	r2, r0
 8002348:	d100      	bne.n	800234c <__aeabi_dsub+0x3fc>
 800234a:	e0db      	b.n	8002504 <__aeabi_dsub+0x5b4>
 800234c:	181c      	adds	r4, r3, r0
 800234e:	429c      	cmp	r4, r3
 8002350:	419b      	sbcs	r3, r3
 8002352:	444f      	add	r7, r9
 8002354:	46ba      	mov	sl, r7
 8002356:	425b      	negs	r3, r3
 8002358:	449a      	add	sl, r3
 800235a:	4653      	mov	r3, sl
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	d400      	bmi.n	8002362 <__aeabi_dsub+0x412>
 8002360:	e780      	b.n	8002264 <__aeabi_dsub+0x314>
 8002362:	4652      	mov	r2, sl
 8002364:	4bb6      	ldr	r3, [pc, #728]	; (8002640 <__aeabi_dsub+0x6f0>)
 8002366:	2601      	movs	r6, #1
 8002368:	401a      	ands	r2, r3
 800236a:	4692      	mov	sl, r2
 800236c:	e77a      	b.n	8002264 <__aeabi_dsub+0x314>
 800236e:	4cb3      	ldr	r4, [pc, #716]	; (800263c <__aeabi_dsub+0x6ec>)
 8002370:	42a2      	cmp	r2, r4
 8002372:	d100      	bne.n	8002376 <__aeabi_dsub+0x426>
 8002374:	e0c0      	b.n	80024f8 <__aeabi_dsub+0x5a8>
 8002376:	2480      	movs	r4, #128	; 0x80
 8002378:	464d      	mov	r5, r9
 800237a:	0424      	lsls	r4, r4, #16
 800237c:	4325      	orrs	r5, r4
 800237e:	46a9      	mov	r9, r5
 8002380:	4664      	mov	r4, ip
 8002382:	2c38      	cmp	r4, #56	; 0x38
 8002384:	dc53      	bgt.n	800242e <__aeabi_dsub+0x4de>
 8002386:	4661      	mov	r1, ip
 8002388:	2c1f      	cmp	r4, #31
 800238a:	dd00      	ble.n	800238e <__aeabi_dsub+0x43e>
 800238c:	e0cd      	b.n	800252a <__aeabi_dsub+0x5da>
 800238e:	2520      	movs	r5, #32
 8002390:	001e      	movs	r6, r3
 8002392:	1b2d      	subs	r5, r5, r4
 8002394:	464c      	mov	r4, r9
 8002396:	40ab      	lsls	r3, r5
 8002398:	40ac      	lsls	r4, r5
 800239a:	40ce      	lsrs	r6, r1
 800239c:	1e5d      	subs	r5, r3, #1
 800239e:	41ab      	sbcs	r3, r5
 80023a0:	4334      	orrs	r4, r6
 80023a2:	4323      	orrs	r3, r4
 80023a4:	464c      	mov	r4, r9
 80023a6:	40cc      	lsrs	r4, r1
 80023a8:	1b3f      	subs	r7, r7, r4
 80023aa:	e045      	b.n	8002438 <__aeabi_dsub+0x4e8>
 80023ac:	464a      	mov	r2, r9
 80023ae:	1a1c      	subs	r4, r3, r0
 80023b0:	1bd1      	subs	r1, r2, r7
 80023b2:	42a3      	cmp	r3, r4
 80023b4:	4192      	sbcs	r2, r2
 80023b6:	4252      	negs	r2, r2
 80023b8:	4692      	mov	sl, r2
 80023ba:	000a      	movs	r2, r1
 80023bc:	4651      	mov	r1, sl
 80023be:	1a52      	subs	r2, r2, r1
 80023c0:	4692      	mov	sl, r2
 80023c2:	0212      	lsls	r2, r2, #8
 80023c4:	d500      	bpl.n	80023c8 <__aeabi_dsub+0x478>
 80023c6:	e083      	b.n	80024d0 <__aeabi_dsub+0x580>
 80023c8:	4653      	mov	r3, sl
 80023ca:	4323      	orrs	r3, r4
 80023cc:	d000      	beq.n	80023d0 <__aeabi_dsub+0x480>
 80023ce:	e621      	b.n	8002014 <__aeabi_dsub+0xc4>
 80023d0:	2200      	movs	r2, #0
 80023d2:	2500      	movs	r5, #0
 80023d4:	e753      	b.n	800227e <__aeabi_dsub+0x32e>
 80023d6:	181c      	adds	r4, r3, r0
 80023d8:	429c      	cmp	r4, r3
 80023da:	419b      	sbcs	r3, r3
 80023dc:	444f      	add	r7, r9
 80023de:	46ba      	mov	sl, r7
 80023e0:	425b      	negs	r3, r3
 80023e2:	449a      	add	sl, r3
 80023e4:	4653      	mov	r3, sl
 80023e6:	2601      	movs	r6, #1
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	d400      	bmi.n	80023ee <__aeabi_dsub+0x49e>
 80023ec:	e73a      	b.n	8002264 <__aeabi_dsub+0x314>
 80023ee:	2602      	movs	r6, #2
 80023f0:	4652      	mov	r2, sl
 80023f2:	4b93      	ldr	r3, [pc, #588]	; (8002640 <__aeabi_dsub+0x6f0>)
 80023f4:	2101      	movs	r1, #1
 80023f6:	401a      	ands	r2, r3
 80023f8:	0013      	movs	r3, r2
 80023fa:	4021      	ands	r1, r4
 80023fc:	0862      	lsrs	r2, r4, #1
 80023fe:	430a      	orrs	r2, r1
 8002400:	07dc      	lsls	r4, r3, #31
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	469a      	mov	sl, r3
 8002406:	4314      	orrs	r4, r2
 8002408:	e62c      	b.n	8002064 <__aeabi_dsub+0x114>
 800240a:	0039      	movs	r1, r7
 800240c:	3a20      	subs	r2, #32
 800240e:	40d1      	lsrs	r1, r2
 8002410:	4662      	mov	r2, ip
 8002412:	2a20      	cmp	r2, #32
 8002414:	d006      	beq.n	8002424 <__aeabi_dsub+0x4d4>
 8002416:	4664      	mov	r4, ip
 8002418:	2240      	movs	r2, #64	; 0x40
 800241a:	1b12      	subs	r2, r2, r4
 800241c:	003c      	movs	r4, r7
 800241e:	4094      	lsls	r4, r2
 8002420:	4304      	orrs	r4, r0
 8002422:	9401      	str	r4, [sp, #4]
 8002424:	9c01      	ldr	r4, [sp, #4]
 8002426:	1e62      	subs	r2, r4, #1
 8002428:	4194      	sbcs	r4, r2
 800242a:	430c      	orrs	r4, r1
 800242c:	e5e3      	b.n	8001ff6 <__aeabi_dsub+0xa6>
 800242e:	4649      	mov	r1, r9
 8002430:	4319      	orrs	r1, r3
 8002432:	000b      	movs	r3, r1
 8002434:	1e5c      	subs	r4, r3, #1
 8002436:	41a3      	sbcs	r3, r4
 8002438:	1ac4      	subs	r4, r0, r3
 800243a:	42a0      	cmp	r0, r4
 800243c:	419b      	sbcs	r3, r3
 800243e:	425b      	negs	r3, r3
 8002440:	1afb      	subs	r3, r7, r3
 8002442:	469a      	mov	sl, r3
 8002444:	465d      	mov	r5, fp
 8002446:	0016      	movs	r6, r2
 8002448:	e5dc      	b.n	8002004 <__aeabi_dsub+0xb4>
 800244a:	4649      	mov	r1, r9
 800244c:	4319      	orrs	r1, r3
 800244e:	d100      	bne.n	8002452 <__aeabi_dsub+0x502>
 8002450:	e0ae      	b.n	80025b0 <__aeabi_dsub+0x660>
 8002452:	4661      	mov	r1, ip
 8002454:	4664      	mov	r4, ip
 8002456:	3901      	subs	r1, #1
 8002458:	2c01      	cmp	r4, #1
 800245a:	d100      	bne.n	800245e <__aeabi_dsub+0x50e>
 800245c:	e0e0      	b.n	8002620 <__aeabi_dsub+0x6d0>
 800245e:	4c77      	ldr	r4, [pc, #476]	; (800263c <__aeabi_dsub+0x6ec>)
 8002460:	45a4      	cmp	ip, r4
 8002462:	d056      	beq.n	8002512 <__aeabi_dsub+0x5c2>
 8002464:	468c      	mov	ip, r1
 8002466:	e69a      	b.n	800219e <__aeabi_dsub+0x24e>
 8002468:	4661      	mov	r1, ip
 800246a:	2220      	movs	r2, #32
 800246c:	003c      	movs	r4, r7
 800246e:	1a52      	subs	r2, r2, r1
 8002470:	4094      	lsls	r4, r2
 8002472:	0001      	movs	r1, r0
 8002474:	4090      	lsls	r0, r2
 8002476:	46a0      	mov	r8, r4
 8002478:	4664      	mov	r4, ip
 800247a:	1e42      	subs	r2, r0, #1
 800247c:	4190      	sbcs	r0, r2
 800247e:	4662      	mov	r2, ip
 8002480:	40e1      	lsrs	r1, r4
 8002482:	4644      	mov	r4, r8
 8002484:	40d7      	lsrs	r7, r2
 8002486:	430c      	orrs	r4, r1
 8002488:	4304      	orrs	r4, r0
 800248a:	44b9      	add	r9, r7
 800248c:	e701      	b.n	8002292 <__aeabi_dsub+0x342>
 800248e:	496b      	ldr	r1, [pc, #428]	; (800263c <__aeabi_dsub+0x6ec>)
 8002490:	428a      	cmp	r2, r1
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x546>
 8002494:	e70c      	b.n	80022b0 <__aeabi_dsub+0x360>
 8002496:	1818      	adds	r0, r3, r0
 8002498:	4298      	cmp	r0, r3
 800249a:	419b      	sbcs	r3, r3
 800249c:	444f      	add	r7, r9
 800249e:	425b      	negs	r3, r3
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	07dc      	lsls	r4, r3, #31
 80024a4:	0840      	lsrs	r0, r0, #1
 80024a6:	085b      	lsrs	r3, r3, #1
 80024a8:	469a      	mov	sl, r3
 80024aa:	0016      	movs	r6, r2
 80024ac:	4304      	orrs	r4, r0
 80024ae:	e6d9      	b.n	8002264 <__aeabi_dsub+0x314>
 80024b0:	2a00      	cmp	r2, #0
 80024b2:	d000      	beq.n	80024b6 <__aeabi_dsub+0x566>
 80024b4:	e081      	b.n	80025ba <__aeabi_dsub+0x66a>
 80024b6:	003b      	movs	r3, r7
 80024b8:	4303      	orrs	r3, r0
 80024ba:	d11d      	bne.n	80024f8 <__aeabi_dsub+0x5a8>
 80024bc:	2280      	movs	r2, #128	; 0x80
 80024be:	2500      	movs	r5, #0
 80024c0:	0312      	lsls	r2, r2, #12
 80024c2:	e70b      	b.n	80022dc <__aeabi_dsub+0x38c>
 80024c4:	08c0      	lsrs	r0, r0, #3
 80024c6:	077b      	lsls	r3, r7, #29
 80024c8:	465d      	mov	r5, fp
 80024ca:	4303      	orrs	r3, r0
 80024cc:	08fa      	lsrs	r2, r7, #3
 80024ce:	e6d3      	b.n	8002278 <__aeabi_dsub+0x328>
 80024d0:	1ac4      	subs	r4, r0, r3
 80024d2:	42a0      	cmp	r0, r4
 80024d4:	4180      	sbcs	r0, r0
 80024d6:	464b      	mov	r3, r9
 80024d8:	4240      	negs	r0, r0
 80024da:	1aff      	subs	r7, r7, r3
 80024dc:	1a3b      	subs	r3, r7, r0
 80024de:	469a      	mov	sl, r3
 80024e0:	465d      	mov	r5, fp
 80024e2:	e597      	b.n	8002014 <__aeabi_dsub+0xc4>
 80024e4:	1a1c      	subs	r4, r3, r0
 80024e6:	464a      	mov	r2, r9
 80024e8:	42a3      	cmp	r3, r4
 80024ea:	419b      	sbcs	r3, r3
 80024ec:	1bd7      	subs	r7, r2, r7
 80024ee:	425b      	negs	r3, r3
 80024f0:	1afb      	subs	r3, r7, r3
 80024f2:	469a      	mov	sl, r3
 80024f4:	2601      	movs	r6, #1
 80024f6:	e585      	b.n	8002004 <__aeabi_dsub+0xb4>
 80024f8:	08c0      	lsrs	r0, r0, #3
 80024fa:	077b      	lsls	r3, r7, #29
 80024fc:	465d      	mov	r5, fp
 80024fe:	4303      	orrs	r3, r0
 8002500:	08fa      	lsrs	r2, r7, #3
 8002502:	e6e7      	b.n	80022d4 <__aeabi_dsub+0x384>
 8002504:	464a      	mov	r2, r9
 8002506:	08db      	lsrs	r3, r3, #3
 8002508:	0752      	lsls	r2, r2, #29
 800250a:	4313      	orrs	r3, r2
 800250c:	464a      	mov	r2, r9
 800250e:	08d2      	lsrs	r2, r2, #3
 8002510:	e6b5      	b.n	800227e <__aeabi_dsub+0x32e>
 8002512:	08c0      	lsrs	r0, r0, #3
 8002514:	077b      	lsls	r3, r7, #29
 8002516:	4303      	orrs	r3, r0
 8002518:	08fa      	lsrs	r2, r7, #3
 800251a:	e6db      	b.n	80022d4 <__aeabi_dsub+0x384>
 800251c:	4649      	mov	r1, r9
 800251e:	4319      	orrs	r1, r3
 8002520:	000b      	movs	r3, r1
 8002522:	1e59      	subs	r1, r3, #1
 8002524:	418b      	sbcs	r3, r1
 8002526:	001c      	movs	r4, r3
 8002528:	e653      	b.n	80021d2 <__aeabi_dsub+0x282>
 800252a:	464d      	mov	r5, r9
 800252c:	3c20      	subs	r4, #32
 800252e:	40e5      	lsrs	r5, r4
 8002530:	2920      	cmp	r1, #32
 8002532:	d005      	beq.n	8002540 <__aeabi_dsub+0x5f0>
 8002534:	2440      	movs	r4, #64	; 0x40
 8002536:	1a64      	subs	r4, r4, r1
 8002538:	4649      	mov	r1, r9
 800253a:	40a1      	lsls	r1, r4
 800253c:	430b      	orrs	r3, r1
 800253e:	4698      	mov	r8, r3
 8002540:	4643      	mov	r3, r8
 8002542:	1e5c      	subs	r4, r3, #1
 8002544:	41a3      	sbcs	r3, r4
 8002546:	432b      	orrs	r3, r5
 8002548:	e776      	b.n	8002438 <__aeabi_dsub+0x4e8>
 800254a:	2a00      	cmp	r2, #0
 800254c:	d0e1      	beq.n	8002512 <__aeabi_dsub+0x5c2>
 800254e:	003a      	movs	r2, r7
 8002550:	08db      	lsrs	r3, r3, #3
 8002552:	4302      	orrs	r2, r0
 8002554:	d100      	bne.n	8002558 <__aeabi_dsub+0x608>
 8002556:	e6b8      	b.n	80022ca <__aeabi_dsub+0x37a>
 8002558:	464a      	mov	r2, r9
 800255a:	0752      	lsls	r2, r2, #29
 800255c:	2480      	movs	r4, #128	; 0x80
 800255e:	4313      	orrs	r3, r2
 8002560:	464a      	mov	r2, r9
 8002562:	0324      	lsls	r4, r4, #12
 8002564:	08d2      	lsrs	r2, r2, #3
 8002566:	4222      	tst	r2, r4
 8002568:	d007      	beq.n	800257a <__aeabi_dsub+0x62a>
 800256a:	08fe      	lsrs	r6, r7, #3
 800256c:	4226      	tst	r6, r4
 800256e:	d104      	bne.n	800257a <__aeabi_dsub+0x62a>
 8002570:	465d      	mov	r5, fp
 8002572:	0032      	movs	r2, r6
 8002574:	08c3      	lsrs	r3, r0, #3
 8002576:	077f      	lsls	r7, r7, #29
 8002578:	433b      	orrs	r3, r7
 800257a:	0f59      	lsrs	r1, r3, #29
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	0749      	lsls	r1, r1, #29
 8002580:	08db      	lsrs	r3, r3, #3
 8002582:	430b      	orrs	r3, r1
 8002584:	e6a6      	b.n	80022d4 <__aeabi_dsub+0x384>
 8002586:	1ac4      	subs	r4, r0, r3
 8002588:	42a0      	cmp	r0, r4
 800258a:	4180      	sbcs	r0, r0
 800258c:	464b      	mov	r3, r9
 800258e:	4240      	negs	r0, r0
 8002590:	1aff      	subs	r7, r7, r3
 8002592:	1a3b      	subs	r3, r7, r0
 8002594:	469a      	mov	sl, r3
 8002596:	465d      	mov	r5, fp
 8002598:	2601      	movs	r6, #1
 800259a:	e533      	b.n	8002004 <__aeabi_dsub+0xb4>
 800259c:	003b      	movs	r3, r7
 800259e:	4303      	orrs	r3, r0
 80025a0:	d100      	bne.n	80025a4 <__aeabi_dsub+0x654>
 80025a2:	e715      	b.n	80023d0 <__aeabi_dsub+0x480>
 80025a4:	08c0      	lsrs	r0, r0, #3
 80025a6:	077b      	lsls	r3, r7, #29
 80025a8:	465d      	mov	r5, fp
 80025aa:	4303      	orrs	r3, r0
 80025ac:	08fa      	lsrs	r2, r7, #3
 80025ae:	e666      	b.n	800227e <__aeabi_dsub+0x32e>
 80025b0:	08c0      	lsrs	r0, r0, #3
 80025b2:	077b      	lsls	r3, r7, #29
 80025b4:	4303      	orrs	r3, r0
 80025b6:	08fa      	lsrs	r2, r7, #3
 80025b8:	e65e      	b.n	8002278 <__aeabi_dsub+0x328>
 80025ba:	003a      	movs	r2, r7
 80025bc:	08db      	lsrs	r3, r3, #3
 80025be:	4302      	orrs	r2, r0
 80025c0:	d100      	bne.n	80025c4 <__aeabi_dsub+0x674>
 80025c2:	e682      	b.n	80022ca <__aeabi_dsub+0x37a>
 80025c4:	464a      	mov	r2, r9
 80025c6:	0752      	lsls	r2, r2, #29
 80025c8:	2480      	movs	r4, #128	; 0x80
 80025ca:	4313      	orrs	r3, r2
 80025cc:	464a      	mov	r2, r9
 80025ce:	0324      	lsls	r4, r4, #12
 80025d0:	08d2      	lsrs	r2, r2, #3
 80025d2:	4222      	tst	r2, r4
 80025d4:	d007      	beq.n	80025e6 <__aeabi_dsub+0x696>
 80025d6:	08fe      	lsrs	r6, r7, #3
 80025d8:	4226      	tst	r6, r4
 80025da:	d104      	bne.n	80025e6 <__aeabi_dsub+0x696>
 80025dc:	465d      	mov	r5, fp
 80025de:	0032      	movs	r2, r6
 80025e0:	08c3      	lsrs	r3, r0, #3
 80025e2:	077f      	lsls	r7, r7, #29
 80025e4:	433b      	orrs	r3, r7
 80025e6:	0f59      	lsrs	r1, r3, #29
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	08db      	lsrs	r3, r3, #3
 80025ec:	0749      	lsls	r1, r1, #29
 80025ee:	430b      	orrs	r3, r1
 80025f0:	e670      	b.n	80022d4 <__aeabi_dsub+0x384>
 80025f2:	08c0      	lsrs	r0, r0, #3
 80025f4:	077b      	lsls	r3, r7, #29
 80025f6:	4303      	orrs	r3, r0
 80025f8:	08fa      	lsrs	r2, r7, #3
 80025fa:	e640      	b.n	800227e <__aeabi_dsub+0x32e>
 80025fc:	464c      	mov	r4, r9
 80025fe:	3920      	subs	r1, #32
 8002600:	40cc      	lsrs	r4, r1
 8002602:	4661      	mov	r1, ip
 8002604:	2920      	cmp	r1, #32
 8002606:	d006      	beq.n	8002616 <__aeabi_dsub+0x6c6>
 8002608:	4666      	mov	r6, ip
 800260a:	2140      	movs	r1, #64	; 0x40
 800260c:	1b89      	subs	r1, r1, r6
 800260e:	464e      	mov	r6, r9
 8002610:	408e      	lsls	r6, r1
 8002612:	4333      	orrs	r3, r6
 8002614:	4698      	mov	r8, r3
 8002616:	4643      	mov	r3, r8
 8002618:	1e59      	subs	r1, r3, #1
 800261a:	418b      	sbcs	r3, r1
 800261c:	431c      	orrs	r4, r3
 800261e:	e5d8      	b.n	80021d2 <__aeabi_dsub+0x282>
 8002620:	181c      	adds	r4, r3, r0
 8002622:	4284      	cmp	r4, r0
 8002624:	4180      	sbcs	r0, r0
 8002626:	444f      	add	r7, r9
 8002628:	46ba      	mov	sl, r7
 800262a:	4240      	negs	r0, r0
 800262c:	4482      	add	sl, r0
 800262e:	e6d9      	b.n	80023e4 <__aeabi_dsub+0x494>
 8002630:	4653      	mov	r3, sl
 8002632:	4323      	orrs	r3, r4
 8002634:	d100      	bne.n	8002638 <__aeabi_dsub+0x6e8>
 8002636:	e6cb      	b.n	80023d0 <__aeabi_dsub+0x480>
 8002638:	e614      	b.n	8002264 <__aeabi_dsub+0x314>
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	000007ff 	.word	0x000007ff
 8002640:	ff7fffff 	.word	0xff7fffff
 8002644:	000007fe 	.word	0x000007fe
 8002648:	2300      	movs	r3, #0
 800264a:	4a01      	ldr	r2, [pc, #4]	; (8002650 <__aeabi_dsub+0x700>)
 800264c:	001c      	movs	r4, r3
 800264e:	e529      	b.n	80020a4 <__aeabi_dsub+0x154>
 8002650:	000007ff 	.word	0x000007ff

08002654 <__aeabi_dcmpun>:
 8002654:	b570      	push	{r4, r5, r6, lr}
 8002656:	0005      	movs	r5, r0
 8002658:	480c      	ldr	r0, [pc, #48]	; (800268c <__aeabi_dcmpun+0x38>)
 800265a:	031c      	lsls	r4, r3, #12
 800265c:	0016      	movs	r6, r2
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	030a      	lsls	r2, r1, #12
 8002662:	0049      	lsls	r1, r1, #1
 8002664:	0b12      	lsrs	r2, r2, #12
 8002666:	0d49      	lsrs	r1, r1, #21
 8002668:	0b24      	lsrs	r4, r4, #12
 800266a:	0d5b      	lsrs	r3, r3, #21
 800266c:	4281      	cmp	r1, r0
 800266e:	d008      	beq.n	8002682 <__aeabi_dcmpun+0x2e>
 8002670:	4a06      	ldr	r2, [pc, #24]	; (800268c <__aeabi_dcmpun+0x38>)
 8002672:	2000      	movs	r0, #0
 8002674:	4293      	cmp	r3, r2
 8002676:	d103      	bne.n	8002680 <__aeabi_dcmpun+0x2c>
 8002678:	0020      	movs	r0, r4
 800267a:	4330      	orrs	r0, r6
 800267c:	1e43      	subs	r3, r0, #1
 800267e:	4198      	sbcs	r0, r3
 8002680:	bd70      	pop	{r4, r5, r6, pc}
 8002682:	2001      	movs	r0, #1
 8002684:	432a      	orrs	r2, r5
 8002686:	d1fb      	bne.n	8002680 <__aeabi_dcmpun+0x2c>
 8002688:	e7f2      	b.n	8002670 <__aeabi_dcmpun+0x1c>
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	000007ff 	.word	0x000007ff

08002690 <__aeabi_d2iz>:
 8002690:	000a      	movs	r2, r1
 8002692:	b530      	push	{r4, r5, lr}
 8002694:	4c13      	ldr	r4, [pc, #76]	; (80026e4 <__aeabi_d2iz+0x54>)
 8002696:	0053      	lsls	r3, r2, #1
 8002698:	0309      	lsls	r1, r1, #12
 800269a:	0005      	movs	r5, r0
 800269c:	0b09      	lsrs	r1, r1, #12
 800269e:	2000      	movs	r0, #0
 80026a0:	0d5b      	lsrs	r3, r3, #21
 80026a2:	0fd2      	lsrs	r2, r2, #31
 80026a4:	42a3      	cmp	r3, r4
 80026a6:	dd04      	ble.n	80026b2 <__aeabi_d2iz+0x22>
 80026a8:	480f      	ldr	r0, [pc, #60]	; (80026e8 <__aeabi_d2iz+0x58>)
 80026aa:	4283      	cmp	r3, r0
 80026ac:	dd02      	ble.n	80026b4 <__aeabi_d2iz+0x24>
 80026ae:	4b0f      	ldr	r3, [pc, #60]	; (80026ec <__aeabi_d2iz+0x5c>)
 80026b0:	18d0      	adds	r0, r2, r3
 80026b2:	bd30      	pop	{r4, r5, pc}
 80026b4:	2080      	movs	r0, #128	; 0x80
 80026b6:	0340      	lsls	r0, r0, #13
 80026b8:	4301      	orrs	r1, r0
 80026ba:	480d      	ldr	r0, [pc, #52]	; (80026f0 <__aeabi_d2iz+0x60>)
 80026bc:	1ac0      	subs	r0, r0, r3
 80026be:	281f      	cmp	r0, #31
 80026c0:	dd08      	ble.n	80026d4 <__aeabi_d2iz+0x44>
 80026c2:	480c      	ldr	r0, [pc, #48]	; (80026f4 <__aeabi_d2iz+0x64>)
 80026c4:	1ac3      	subs	r3, r0, r3
 80026c6:	40d9      	lsrs	r1, r3
 80026c8:	000b      	movs	r3, r1
 80026ca:	4258      	negs	r0, r3
 80026cc:	2a00      	cmp	r2, #0
 80026ce:	d1f0      	bne.n	80026b2 <__aeabi_d2iz+0x22>
 80026d0:	0018      	movs	r0, r3
 80026d2:	e7ee      	b.n	80026b2 <__aeabi_d2iz+0x22>
 80026d4:	4c08      	ldr	r4, [pc, #32]	; (80026f8 <__aeabi_d2iz+0x68>)
 80026d6:	40c5      	lsrs	r5, r0
 80026d8:	46a4      	mov	ip, r4
 80026da:	4463      	add	r3, ip
 80026dc:	4099      	lsls	r1, r3
 80026de:	000b      	movs	r3, r1
 80026e0:	432b      	orrs	r3, r5
 80026e2:	e7f2      	b.n	80026ca <__aeabi_d2iz+0x3a>
 80026e4:	000003fe 	.word	0x000003fe
 80026e8:	0000041d 	.word	0x0000041d
 80026ec:	7fffffff 	.word	0x7fffffff
 80026f0:	00000433 	.word	0x00000433
 80026f4:	00000413 	.word	0x00000413
 80026f8:	fffffbed 	.word	0xfffffbed

080026fc <__aeabi_i2d>:
 80026fc:	b570      	push	{r4, r5, r6, lr}
 80026fe:	2800      	cmp	r0, #0
 8002700:	d016      	beq.n	8002730 <__aeabi_i2d+0x34>
 8002702:	17c3      	asrs	r3, r0, #31
 8002704:	18c5      	adds	r5, r0, r3
 8002706:	405d      	eors	r5, r3
 8002708:	0fc4      	lsrs	r4, r0, #31
 800270a:	0028      	movs	r0, r5
 800270c:	f000 f84c 	bl	80027a8 <__clzsi2>
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <__aeabi_i2d+0x5c>)
 8002712:	1a1b      	subs	r3, r3, r0
 8002714:	280a      	cmp	r0, #10
 8002716:	dc16      	bgt.n	8002746 <__aeabi_i2d+0x4a>
 8002718:	0002      	movs	r2, r0
 800271a:	002e      	movs	r6, r5
 800271c:	3215      	adds	r2, #21
 800271e:	4096      	lsls	r6, r2
 8002720:	220b      	movs	r2, #11
 8002722:	1a12      	subs	r2, r2, r0
 8002724:	40d5      	lsrs	r5, r2
 8002726:	055b      	lsls	r3, r3, #21
 8002728:	032d      	lsls	r5, r5, #12
 800272a:	0b2d      	lsrs	r5, r5, #12
 800272c:	0d5b      	lsrs	r3, r3, #21
 800272e:	e003      	b.n	8002738 <__aeabi_i2d+0x3c>
 8002730:	2400      	movs	r4, #0
 8002732:	2300      	movs	r3, #0
 8002734:	2500      	movs	r5, #0
 8002736:	2600      	movs	r6, #0
 8002738:	051b      	lsls	r3, r3, #20
 800273a:	432b      	orrs	r3, r5
 800273c:	07e4      	lsls	r4, r4, #31
 800273e:	4323      	orrs	r3, r4
 8002740:	0030      	movs	r0, r6
 8002742:	0019      	movs	r1, r3
 8002744:	bd70      	pop	{r4, r5, r6, pc}
 8002746:	380b      	subs	r0, #11
 8002748:	4085      	lsls	r5, r0
 800274a:	055b      	lsls	r3, r3, #21
 800274c:	032d      	lsls	r5, r5, #12
 800274e:	2600      	movs	r6, #0
 8002750:	0b2d      	lsrs	r5, r5, #12
 8002752:	0d5b      	lsrs	r3, r3, #21
 8002754:	e7f0      	b.n	8002738 <__aeabi_i2d+0x3c>
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	0000041e 	.word	0x0000041e

0800275c <__aeabi_ui2d>:
 800275c:	b510      	push	{r4, lr}
 800275e:	1e04      	subs	r4, r0, #0
 8002760:	d010      	beq.n	8002784 <__aeabi_ui2d+0x28>
 8002762:	f000 f821 	bl	80027a8 <__clzsi2>
 8002766:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <__aeabi_ui2d+0x48>)
 8002768:	1a1b      	subs	r3, r3, r0
 800276a:	280a      	cmp	r0, #10
 800276c:	dc11      	bgt.n	8002792 <__aeabi_ui2d+0x36>
 800276e:	220b      	movs	r2, #11
 8002770:	0021      	movs	r1, r4
 8002772:	1a12      	subs	r2, r2, r0
 8002774:	40d1      	lsrs	r1, r2
 8002776:	3015      	adds	r0, #21
 8002778:	030a      	lsls	r2, r1, #12
 800277a:	055b      	lsls	r3, r3, #21
 800277c:	4084      	lsls	r4, r0
 800277e:	0b12      	lsrs	r2, r2, #12
 8002780:	0d5b      	lsrs	r3, r3, #21
 8002782:	e001      	b.n	8002788 <__aeabi_ui2d+0x2c>
 8002784:	2300      	movs	r3, #0
 8002786:	2200      	movs	r2, #0
 8002788:	051b      	lsls	r3, r3, #20
 800278a:	4313      	orrs	r3, r2
 800278c:	0020      	movs	r0, r4
 800278e:	0019      	movs	r1, r3
 8002790:	bd10      	pop	{r4, pc}
 8002792:	0022      	movs	r2, r4
 8002794:	380b      	subs	r0, #11
 8002796:	4082      	lsls	r2, r0
 8002798:	055b      	lsls	r3, r3, #21
 800279a:	0312      	lsls	r2, r2, #12
 800279c:	2400      	movs	r4, #0
 800279e:	0b12      	lsrs	r2, r2, #12
 80027a0:	0d5b      	lsrs	r3, r3, #21
 80027a2:	e7f1      	b.n	8002788 <__aeabi_ui2d+0x2c>
 80027a4:	0000041e 	.word	0x0000041e

080027a8 <__clzsi2>:
 80027a8:	211c      	movs	r1, #28
 80027aa:	2301      	movs	r3, #1
 80027ac:	041b      	lsls	r3, r3, #16
 80027ae:	4298      	cmp	r0, r3
 80027b0:	d301      	bcc.n	80027b6 <__clzsi2+0xe>
 80027b2:	0c00      	lsrs	r0, r0, #16
 80027b4:	3910      	subs	r1, #16
 80027b6:	0a1b      	lsrs	r3, r3, #8
 80027b8:	4298      	cmp	r0, r3
 80027ba:	d301      	bcc.n	80027c0 <__clzsi2+0x18>
 80027bc:	0a00      	lsrs	r0, r0, #8
 80027be:	3908      	subs	r1, #8
 80027c0:	091b      	lsrs	r3, r3, #4
 80027c2:	4298      	cmp	r0, r3
 80027c4:	d301      	bcc.n	80027ca <__clzsi2+0x22>
 80027c6:	0900      	lsrs	r0, r0, #4
 80027c8:	3904      	subs	r1, #4
 80027ca:	a202      	add	r2, pc, #8	; (adr r2, 80027d4 <__clzsi2+0x2c>)
 80027cc:	5c10      	ldrb	r0, [r2, r0]
 80027ce:	1840      	adds	r0, r0, r1
 80027d0:	4770      	bx	lr
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	02020304 	.word	0x02020304
 80027d8:	01010101 	.word	0x01010101
	...

080027e4 <__clzdi2>:
 80027e4:	b510      	push	{r4, lr}
 80027e6:	2900      	cmp	r1, #0
 80027e8:	d103      	bne.n	80027f2 <__clzdi2+0xe>
 80027ea:	f7ff ffdd 	bl	80027a8 <__clzsi2>
 80027ee:	3020      	adds	r0, #32
 80027f0:	e002      	b.n	80027f8 <__clzdi2+0x14>
 80027f2:	0008      	movs	r0, r1
 80027f4:	f7ff ffd8 	bl	80027a8 <__clzsi2>
 80027f8:	bd10      	pop	{r4, pc}
 80027fa:	46c0      	nop			; (mov r8, r8)

080027fc <DistanceSensor_InputCaptureInterrupt>:
	HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
	HAL_TIM_IC_Stop_IT(sensor->timer, TIM_CHANNEL_1);
}

void DistanceSensor_InputCaptureInterrupt(distancesensor* sensor)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]

		if (HAL_GPIO_ReadPin(sensor->icGPIOPort, sensor->icGPIOPin)) {
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	7d1b      	ldrb	r3, [r3, #20]
 800280c:	b29b      	uxth	r3, r3
 800280e:	0019      	movs	r1, r3
 8002810:	0010      	movs	r0, r2
 8002812:	f001 fe77 	bl	8004504 <HAL_GPIO_ReadPin>
 8002816:	1e03      	subs	r3, r0, #0
 8002818:	d010      	beq.n	800283c <DistanceSensor_InputCaptureInterrupt+0x40>
			sensor->IC_Value1 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // First rising edge
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2100      	movs	r1, #0
 8002820:	0018      	movs	r0, r3
 8002822:	f004 ff87 	bl	8007734 <HAL_TIM_ReadCapturedValue>
 8002826:	0003      	movs	r3, r0
 8002828:	b29a      	uxth	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2104      	movs	r1, #4
 8002834:	0018      	movs	r0, r3
 8002836:	f004 fb15 	bl	8006e64 <HAL_TIM_PWM_Stop>
			DistanceSensor_Handle(sensor);

		}


}
 800283a:	e034      	b.n	80028a6 <DistanceSensor_InputCaptureInterrupt+0xaa>
			sensor->IC_Value2 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // Second rising edge
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2100      	movs	r1, #0
 8002842:	0018      	movs	r0, r3
 8002844:	f004 ff76 	bl	8007734 <HAL_TIM_ReadCapturedValue>
 8002848:	0003      	movs	r3, r0
 800284a:	b29a      	uxth	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	80da      	strh	r2, [r3, #6]
			if (sensor->IC_Value2 > sensor->IC_Value1) {
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	88da      	ldrh	r2, [r3, #6]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	889b      	ldrh	r3, [r3, #4]
 8002858:	429a      	cmp	r2, r3
 800285a:	d909      	bls.n	8002870 <DistanceSensor_InputCaptureInterrupt+0x74>
				sensor->timeDifference = sensor->IC_Value2 - sensor->IC_Value1;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	88db      	ldrh	r3, [r3, #6]
 8002860:	001a      	movs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	889b      	ldrh	r3, [r3, #4]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	001a      	movs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	e00b      	b.n	8002888 <DistanceSensor_InputCaptureInterrupt+0x8c>
				sensor->timeDifference = (TIM_PERIOD + 1 - sensor->IC_Value1) + sensor->IC_Value2; // Handle overflow
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	889b      	ldrh	r3, [r3, #4]
 8002874:	001a      	movs	r2, r3
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	025b      	lsls	r3, r3, #9
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	88d2      	ldrh	r2, [r2, #6]
 8002880:	189b      	adds	r3, r3, r2
 8002882:	001a      	movs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	609a      	str	r2, [r3, #8]
			HAL_TIM_PWM_Start(sensor->timer, TIM_CHANNEL_2);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2104      	movs	r1, #4
 800288e:	0018      	movs	r0, r3
 8002890:	f004 fa0a 	bl	8006ca8 <HAL_TIM_PWM_Start>
			__HAL_TIM_SetCounter(sensor->timer, 65535);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a05      	ldr	r2, [pc, #20]	; (80028b0 <DistanceSensor_InputCaptureInterrupt+0xb4>)
 800289c:	625a      	str	r2, [r3, #36]	; 0x24
			DistanceSensor_Handle(sensor);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	0018      	movs	r0, r3
 80028a2:	f000 f81d 	bl	80028e0 <DistanceSensor_Handle>
}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b002      	add	sp, #8
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	0000ffff 	.word	0x0000ffff

080028b4 <DistanceSensor_GetDistance>:

float DistanceSensor_GetDistance(distancesensor* sensor)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	// Number of microseconds / 58 = distance in cm
	return (float) sensor->timeDifference / 58;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7fe f8e1 	bl	8000a88 <__aeabi_ui2f>
 80028c6:	1c03      	adds	r3, r0, #0
 80028c8:	4904      	ldr	r1, [pc, #16]	; (80028dc <DistanceSensor_GetDistance+0x28>)
 80028ca:	1c18      	adds	r0, r3, #0
 80028cc:	f7fd ff12 	bl	80006f4 <__aeabi_fdiv>
 80028d0:	1c03      	adds	r3, r0, #0
}
 80028d2:	1c18      	adds	r0, r3, #0
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b002      	add	sp, #8
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	42680000 	.word	0x42680000

080028e0 <DistanceSensor_Handle>:

void DistanceSensor_Handle(distancesensor* sensor)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
	float distance = DistanceSensor_GetDistance(sensor);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	0018      	movs	r0, r3
 80028ec:	f7ff ffe2 	bl	80028b4 <DistanceSensor_GetDistance>
 80028f0:	1c03      	adds	r3, r0, #0
 80028f2:	60fb      	str	r3, [r7, #12]
	if (sensor->countAtMaxDistance > 5)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	7b1b      	ldrb	r3, [r3, #12]
 80028f8:	2b05      	cmp	r3, #5
 80028fa:	d918      	bls.n	800292e <DistanceSensor_Handle+0x4e>
	{
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_SET);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6998      	ldr	r0, [r3, #24]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	7f1b      	ldrb	r3, [r3, #28]
 8002904:	b29b      	uxth	r3, r3
 8002906:	2201      	movs	r2, #1
 8002908:	0019      	movs	r1, r3
 800290a:	f001 fe18 	bl	800453e <HAL_GPIO_WritePin>

		if (!Speaker.isActive) Speaker_Start(&Speaker, sensor->ID);
 800290e:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <DistanceSensor_Handle+0xa0>)
 8002910:	791b      	ldrb	r3, [r3, #4]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2201      	movs	r2, #1
 8002916:	4053      	eors	r3, r2
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d02c      	beq.n	8002978 <DistanceSensor_Handle+0x98>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7b5a      	ldrb	r2, [r3, #13]
 8002922:	4b17      	ldr	r3, [pc, #92]	; (8002980 <DistanceSensor_Handle+0xa0>)
 8002924:	0011      	movs	r1, r2
 8002926:	0018      	movs	r0, r3
 8002928:	f000 fc65 	bl	80031f6 <Speaker_Start>
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_RESET);

		if (Speaker.isActive) Speaker_Stop(&Speaker, sensor->ID);

	}
}
 800292c:	e024      	b.n	8002978 <DistanceSensor_Handle+0x98>
	else if (distance < MIN_DISTANCE)
 800292e:	4915      	ldr	r1, [pc, #84]	; (8002984 <DistanceSensor_Handle+0xa4>)
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f7fd fdcb 	bl	80004cc <__aeabi_fcmplt>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d006      	beq.n	8002948 <DistanceSensor_Handle+0x68>
		sensor->countAtMaxDistance++;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7b1b      	ldrb	r3, [r3, #12]
 800293e:	3301      	adds	r3, #1
 8002940:	b2da      	uxtb	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	731a      	strb	r2, [r3, #12]
}
 8002946:	e017      	b.n	8002978 <DistanceSensor_Handle+0x98>
		sensor->countAtMaxDistance = 0;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	731a      	strb	r2, [r3, #12]
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_RESET);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6998      	ldr	r0, [r3, #24]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7f1b      	ldrb	r3, [r3, #28]
 8002956:	b29b      	uxth	r3, r3
 8002958:	2200      	movs	r2, #0
 800295a:	0019      	movs	r1, r3
 800295c:	f001 fdef 	bl	800453e <HAL_GPIO_WritePin>
		if (Speaker.isActive) Speaker_Stop(&Speaker, sensor->ID);
 8002960:	4b07      	ldr	r3, [pc, #28]	; (8002980 <DistanceSensor_Handle+0xa0>)
 8002962:	791b      	ldrb	r3, [r3, #4]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <DistanceSensor_Handle+0x98>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7b5a      	ldrb	r2, [r3, #13]
 800296e:	4b04      	ldr	r3, [pc, #16]	; (8002980 <DistanceSensor_Handle+0xa0>)
 8002970:	0011      	movs	r1, r2
 8002972:	0018      	movs	r0, r3
 8002974:	f000 fc6d 	bl	8003252 <Speaker_Stop>
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b004      	add	sp, #16
 800297e:	bd80      	pop	{r7, pc}
 8002980:	200004bc 	.word	0x200004bc
 8002984:	41200000 	.word	0x41200000

08002988 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) {
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a0a      	ldr	r2, [pc, #40]	; (80029c0 <HAL_TIM_IC_CaptureCallback+0x38>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d104      	bne.n	80029a4 <HAL_TIM_IC_CaptureCallback+0x1c>
		DistanceSensor_InputCaptureInterrupt(&Front);
 800299a:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <HAL_TIM_IC_CaptureCallback+0x3c>)
 800299c:	0018      	movs	r0, r3
 800299e:	f7ff ff2d 	bl	80027fc <DistanceSensor_InputCaptureInterrupt>
	}
	else if (htim->Instance == TIM2) {
		DistanceSensor_InputCaptureInterrupt(&Back);
	}

}
 80029a2:	e009      	b.n	80029b8 <HAL_TIM_IC_CaptureCallback+0x30>
	else if (htim->Instance == TIM2) {
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	05db      	lsls	r3, r3, #23
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d103      	bne.n	80029b8 <HAL_TIM_IC_CaptureCallback+0x30>
		DistanceSensor_InputCaptureInterrupt(&Back);
 80029b0:	4b05      	ldr	r3, [pc, #20]	; (80029c8 <HAL_TIM_IC_CaptureCallback+0x40>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f7ff ff22 	bl	80027fc <DistanceSensor_InputCaptureInterrupt>
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b002      	add	sp, #8
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40000400 	.word	0x40000400
 80029c4:	2000047c 	.word	0x2000047c
 80029c8:	2000049c 	.word	0x2000049c

080029cc <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
	{
		//Front.risingEdge = true;
	}
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b002      	add	sp, #8
 80029da:	bd80      	pop	{r7, pc}

080029dc <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
	{
		//DistanceSensor_StopPWM(&Front);
	}
}
 80029e4:	46c0      	nop			; (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b002      	add	sp, #8
 80029ea:	bd80      	pop	{r7, pc}

080029ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029f2:	f001 f899 	bl	8003b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029f6:	f000 f83b 	bl	8002a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029fa:	f000 fb3f 	bl	800307c <MX_GPIO_Init>
  MX_DMA_Init();
 80029fe:	f000 fb1f 	bl	8003040 <MX_DMA_Init>
  MX_TIM3_Init();
 8002a02:	f000 f9b7 	bl	8002d74 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002a06:	f000 fae7 	bl	8002fd8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002a0a:	f000 f90d 	bl	8002c28 <MX_TIM2_Init>
  MX_TIM17_Init();
 8002a0e:	f000 fa59 	bl	8002ec4 <MX_TIM17_Init>
  MX_I2C1_Init();
 8002a12:	f000 f88b 	bl	8002b2c <MX_I2C1_Init>
  MX_SPI2_Init();
 8002a16:	f000 f8c9 	bl	8002bac <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  //Speaker_Init(&Speaker, &htim17);
  //DistanceSensor_Init(&Front, &htim3, DISTANCE_SENSOR_FRONT_ID, DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin, DISTANCE_SENSOR_FRONT_STATUS_GPIO_Port, DISTANCE_SENSOR_FRONT_STATUS_Pin);
  //DistanceSensor_Init(&Back, &htim2, DISTANCE_SENSOR_BACK_ID, DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin, DISTANCE_SENSOR_BACK_STATUS_GPIO_Port, DISTANCE_SENSOR_BACK_STATUS_Pin);
  //ColorSensor_Init(&ColorSensor, &hi2c1, 0x10);
  RFID_Init(&RFIDModule, &hspi2);
 8002a1a:	4a10      	ldr	r2, [pc, #64]	; (8002a5c <main+0x70>)
 8002a1c:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <main+0x74>)
 8002a1e:	0011      	movs	r1, r2
 8002a20:	0018      	movs	r0, r3
 8002a22:	f000 fb8e 	bl	8003142 <RFID_Init>
  HAL_Delay(100);
 8002a26:	2064      	movs	r0, #100	; 0x64
 8002a28:	f001 f904 	bl	8003c34 <HAL_Delay>
	  HAL_Delay(100);

	*/

	  //RFID_ReadRegister(&RFIDModule, TPrescalerReg, 1, &value, 0);
	  sprintf(Data, "%02X\r\n", value);
 8002a2c:	1dfb      	adds	r3, r7, #7
 8002a2e:	781a      	ldrb	r2, [r3, #0]
 8002a30:	490c      	ldr	r1, [pc, #48]	; (8002a64 <main+0x78>)
 8002a32:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <main+0x7c>)
 8002a34:	0018      	movs	r0, r3
 8002a36:	f006 ffc3 	bl	80099c0 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*) Data, strlen(Data), HAL_MAX_DELAY);
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <main+0x7c>)
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f7fd fb63 	bl	8000108 <strlen>
 8002a42:	0003      	movs	r3, r0
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	2301      	movs	r3, #1
 8002a48:	425b      	negs	r3, r3
 8002a4a:	4907      	ldr	r1, [pc, #28]	; (8002a68 <main+0x7c>)
 8002a4c:	4807      	ldr	r0, [pc, #28]	; (8002a6c <main+0x80>)
 8002a4e:	f005 fd25 	bl	800849c <HAL_UART_Transmit>
	  HAL_Delay(250);
 8002a52:	20fa      	movs	r0, #250	; 0xfa
 8002a54:	f001 f8ee 	bl	8003c34 <HAL_Delay>
	  sprintf(Data, "%02X\r\n", value);
 8002a58:	e7e8      	b.n	8002a2c <main+0x40>
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	200002a0 	.word	0x200002a0
 8002a60:	200004c8 	.word	0x200004c8
 8002a64:	0800bdd0 	.word	0x0800bdd0
 8002a68:	200004cc 	.word	0x200004cc
 8002a6c:	200003e8 	.word	0x200003e8

08002a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b093      	sub	sp, #76	; 0x4c
 8002a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a76:	2410      	movs	r4, #16
 8002a78:	193b      	adds	r3, r7, r4
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	2338      	movs	r3, #56	; 0x38
 8002a7e:	001a      	movs	r2, r3
 8002a80:	2100      	movs	r1, #0
 8002a82:	f007 f809 	bl	8009a98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a86:	003b      	movs	r3, r7
 8002a88:	0018      	movs	r0, r3
 8002a8a:	2310      	movs	r3, #16
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	2100      	movs	r1, #0
 8002a90:	f007 f802 	bl	8009a98 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f002 fd0f 	bl	80054bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a9e:	193b      	adds	r3, r7, r4
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002aa4:	193b      	adds	r3, r7, r4
 8002aa6:	2280      	movs	r2, #128	; 0x80
 8002aa8:	0052      	lsls	r2, r2, #1
 8002aaa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002aac:	0021      	movs	r1, r4
 8002aae:	187b      	adds	r3, r7, r1
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ab4:	187b      	adds	r3, r7, r1
 8002ab6:	2240      	movs	r2, #64	; 0x40
 8002ab8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aba:	187b      	adds	r3, r7, r1
 8002abc:	2202      	movs	r2, #2
 8002abe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ac0:	187b      	adds	r3, r7, r1
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002ac6:	187b      	adds	r3, r7, r1
 8002ac8:	2200      	movs	r2, #0
 8002aca:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002acc:	187b      	adds	r3, r7, r1
 8002ace:	2208      	movs	r2, #8
 8002ad0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ad2:	187b      	adds	r3, r7, r1
 8002ad4:	2280      	movs	r2, #128	; 0x80
 8002ad6:	0292      	lsls	r2, r2, #10
 8002ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002ada:	187b      	adds	r3, r7, r1
 8002adc:	2280      	movs	r2, #128	; 0x80
 8002ade:	0492      	lsls	r2, r2, #18
 8002ae0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ae2:	187b      	adds	r3, r7, r1
 8002ae4:	2280      	movs	r2, #128	; 0x80
 8002ae6:	0592      	lsls	r2, r2, #22
 8002ae8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	0018      	movs	r0, r3
 8002aee:	f002 fd31 	bl	8005554 <HAL_RCC_OscConfig>
 8002af2:	1e03      	subs	r3, r0, #0
 8002af4:	d001      	beq.n	8002afa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002af6:	f000 fb1f 	bl	8003138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002afa:	003b      	movs	r3, r7
 8002afc:	2207      	movs	r2, #7
 8002afe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b00:	003b      	movs	r3, r7
 8002b02:	2202      	movs	r2, #2
 8002b04:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b06:	003b      	movs	r3, r7
 8002b08:	2200      	movs	r2, #0
 8002b0a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b0c:	003b      	movs	r3, r7
 8002b0e:	2200      	movs	r2, #0
 8002b10:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b12:	003b      	movs	r3, r7
 8002b14:	2102      	movs	r1, #2
 8002b16:	0018      	movs	r0, r3
 8002b18:	f003 f836 	bl	8005b88 <HAL_RCC_ClockConfig>
 8002b1c:	1e03      	subs	r3, r0, #0
 8002b1e:	d001      	beq.n	8002b24 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002b20:	f000 fb0a 	bl	8003138 <Error_Handler>
  }
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b013      	add	sp, #76	; 0x4c
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b30:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b32:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <MX_I2C1_Init+0x78>)
 8002b34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8002b36:	4b1a      	ldr	r3, [pc, #104]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b38:	4a1b      	ldr	r2, [pc, #108]	; (8002ba8 <MX_I2C1_Init+0x7c>)
 8002b3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b3c:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b42:	4b17      	ldr	r3, [pc, #92]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b48:	4b15      	ldr	r3, [pc, #84]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b4e:	4b14      	ldr	r3, [pc, #80]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b54:	4b12      	ldr	r3, [pc, #72]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b5a:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b60:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b66:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f001 fd05 	bl	8004578 <HAL_I2C_Init>
 8002b6e:	1e03      	subs	r3, r0, #0
 8002b70:	d001      	beq.n	8002b76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b72:	f000 fae1 	bl	8003138 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b76:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b78:	2100      	movs	r1, #0
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f002 fc06 	bl	800538c <HAL_I2CEx_ConfigAnalogFilter>
 8002b80:	1e03      	subs	r3, r0, #0
 8002b82:	d001      	beq.n	8002b88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b84:	f000 fad8 	bl	8003138 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b88:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <MX_I2C1_Init+0x74>)
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f002 fc49 	bl	8005424 <HAL_I2CEx_ConfigDigitalFilter>
 8002b92:	1e03      	subs	r3, r0, #0
 8002b94:	d001      	beq.n	8002b9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b96:	f000 facf 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	200001f0 	.word	0x200001f0
 8002ba4:	40005400 	.word	0x40005400
 8002ba8:	00602173 	.word	0x00602173

08002bac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bb2:	4a1c      	ldr	r2, [pc, #112]	; (8002c24 <MX_SPI2_Init+0x78>)
 8002bb4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002bb6:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bb8:	2282      	movs	r2, #130	; 0x82
 8002bba:	0052      	lsls	r2, r2, #1
 8002bbc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bbe:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bc4:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bc6:	22e0      	movs	r2, #224	; 0xe0
 8002bc8:	00d2      	lsls	r2, r2, #3
 8002bca:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bcc:	4b14      	ldr	r3, [pc, #80]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bd2:	4b13      	ldr	r3, [pc, #76]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002bd8:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bda:	2280      	movs	r2, #128	; 0x80
 8002bdc:	02d2      	lsls	r2, r2, #11
 8002bde:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002be0:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002be2:	2230      	movs	r2, #48	; 0x30
 8002be4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002be6:	4b0e      	ldr	r3, [pc, #56]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bec:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002bf8:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002bfe:	4b08      	ldr	r3, [pc, #32]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002c06:	2208      	movs	r2, #8
 8002c08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c0a:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <MX_SPI2_Init+0x74>)
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f003 fafd 	bl	800620c <HAL_SPI_Init>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d001      	beq.n	8002c1a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002c16:	f000 fa8f 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	200002a0 	.word	0x200002a0
 8002c24:	40003800 	.word	0x40003800

08002c28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b092      	sub	sp, #72	; 0x48
 8002c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2e:	2338      	movs	r3, #56	; 0x38
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	0018      	movs	r0, r3
 8002c34:	2310      	movs	r3, #16
 8002c36:	001a      	movs	r2, r3
 8002c38:	2100      	movs	r1, #0
 8002c3a:	f006 ff2d 	bl	8009a98 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c3e:	232c      	movs	r3, #44	; 0x2c
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	0018      	movs	r0, r3
 8002c44:	230c      	movs	r3, #12
 8002c46:	001a      	movs	r2, r3
 8002c48:	2100      	movs	r1, #0
 8002c4a:	f006 ff25 	bl	8009a98 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002c4e:	231c      	movs	r3, #28
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	0018      	movs	r0, r3
 8002c54:	2310      	movs	r3, #16
 8002c56:	001a      	movs	r2, r3
 8002c58:	2100      	movs	r1, #0
 8002c5a:	f006 ff1d 	bl	8009a98 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c5e:	003b      	movs	r3, r7
 8002c60:	0018      	movs	r0, r3
 8002c62:	231c      	movs	r3, #28
 8002c64:	001a      	movs	r2, r3
 8002c66:	2100      	movs	r1, #0
 8002c68:	f006 ff16 	bl	8009a98 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c6c:	4b3f      	ldr	r3, [pc, #252]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c6e:	2280      	movs	r2, #128	; 0x80
 8002c70:	05d2      	lsls	r2, r2, #23
 8002c72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8002c74:	4b3d      	ldr	r3, [pc, #244]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c76:	223f      	movs	r2, #63	; 0x3f
 8002c78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c7a:	4b3c      	ldr	r3, [pc, #240]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002c80:	4b3a      	ldr	r3, [pc, #232]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c82:	4a3b      	ldr	r2, [pc, #236]	; (8002d70 <MX_TIM2_Init+0x148>)
 8002c84:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c86:	4b39      	ldr	r3, [pc, #228]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c8c:	4b37      	ldr	r3, [pc, #220]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c8e:	2280      	movs	r2, #128	; 0x80
 8002c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c92:	4b36      	ldr	r3, [pc, #216]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002c94:	0018      	movs	r0, r3
 8002c96:	f003 ff4f 	bl	8006b38 <HAL_TIM_Base_Init>
 8002c9a:	1e03      	subs	r3, r0, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002c9e:	f000 fa4b 	bl	8003138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca2:	2138      	movs	r1, #56	; 0x38
 8002ca4:	187b      	adds	r3, r7, r1
 8002ca6:	2280      	movs	r2, #128	; 0x80
 8002ca8:	0152      	lsls	r2, r2, #5
 8002caa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002cac:	187a      	adds	r2, r7, r1
 8002cae:	4b2f      	ldr	r3, [pc, #188]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002cb0:	0011      	movs	r1, r2
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f004 fc68 	bl	8007588 <HAL_TIM_ConfigClockSource>
 8002cb8:	1e03      	subs	r3, r0, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002cbc:	f000 fa3c 	bl	8003138 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002cc0:	4b2a      	ldr	r3, [pc, #168]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f004 f954 	bl	8006f70 <HAL_TIM_IC_Init>
 8002cc8:	1e03      	subs	r3, r0, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8002ccc:	f000 fa34 	bl	8003138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002cd0:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f003 ff88 	bl	8006be8 <HAL_TIM_PWM_Init>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8002cdc:	f000 fa2c 	bl	8003138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	212c      	movs	r1, #44	; 0x2c
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce8:	187b      	adds	r3, r7, r1
 8002cea:	2200      	movs	r2, #0
 8002cec:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cee:	187a      	adds	r2, r7, r1
 8002cf0:	4b1e      	ldr	r3, [pc, #120]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002cf2:	0011      	movs	r1, r2
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f005 fa5f 	bl	80081b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cfa:	1e03      	subs	r3, r0, #0
 8002cfc:	d001      	beq.n	8002d02 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002cfe:	f000 fa1b 	bl	8003138 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002d02:	211c      	movs	r1, #28
 8002d04:	187b      	adds	r3, r7, r1
 8002d06:	220a      	movs	r2, #10
 8002d08:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002d16:	187b      	adds	r3, r7, r1
 8002d18:	2200      	movs	r2, #0
 8002d1a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d1c:	1879      	adds	r1, r7, r1
 8002d1e:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	0018      	movs	r0, r3
 8002d24:	f004 fa8c 	bl	8007240 <HAL_TIM_IC_ConfigChannel>
 8002d28:	1e03      	subs	r3, r0, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8002d2c:	f000 fa04 	bl	8003138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d30:	003b      	movs	r3, r7
 8002d32:	2260      	movs	r2, #96	; 0x60
 8002d34:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8002d36:	003b      	movs	r3, r7
 8002d38:	220a      	movs	r2, #10
 8002d3a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d3c:	003b      	movs	r3, r7
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d42:	003b      	movs	r3, r7
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d48:	0039      	movs	r1, r7
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002d4c:	2204      	movs	r2, #4
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f004 fb1a 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 8002d54:	1e03      	subs	r3, r0, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM2_Init+0x134>
  {
    Error_Handler();
 8002d58:	f000 f9ee 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002d5c:	4b03      	ldr	r3, [pc, #12]	; (8002d6c <MX_TIM2_Init+0x144>)
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fcb8 	bl	80036d4 <HAL_TIM_MspPostInit>

}
 8002d64:	46c0      	nop			; (mov r8, r8)
 8002d66:	46bd      	mov	sp, r7
 8002d68:	b012      	add	sp, #72	; 0x48
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000304 	.word	0x20000304
 8002d70:	0000ffff 	.word	0x0000ffff

08002d74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b092      	sub	sp, #72	; 0x48
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d7a:	2338      	movs	r3, #56	; 0x38
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	0018      	movs	r0, r3
 8002d80:	2310      	movs	r3, #16
 8002d82:	001a      	movs	r2, r3
 8002d84:	2100      	movs	r1, #0
 8002d86:	f006 fe87 	bl	8009a98 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d8a:	232c      	movs	r3, #44	; 0x2c
 8002d8c:	18fb      	adds	r3, r7, r3
 8002d8e:	0018      	movs	r0, r3
 8002d90:	230c      	movs	r3, #12
 8002d92:	001a      	movs	r2, r3
 8002d94:	2100      	movs	r1, #0
 8002d96:	f006 fe7f 	bl	8009a98 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002d9a:	231c      	movs	r3, #28
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	0018      	movs	r0, r3
 8002da0:	2310      	movs	r3, #16
 8002da2:	001a      	movs	r2, r3
 8002da4:	2100      	movs	r1, #0
 8002da6:	f006 fe77 	bl	8009a98 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002daa:	003b      	movs	r3, r7
 8002dac:	0018      	movs	r0, r3
 8002dae:	231c      	movs	r3, #28
 8002db0:	001a      	movs	r2, r3
 8002db2:	2100      	movs	r1, #0
 8002db4:	f006 fe70 	bl	8009a98 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002db8:	4b3f      	ldr	r3, [pc, #252]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dba:	4a40      	ldr	r2, [pc, #256]	; (8002ebc <MX_TIM3_Init+0x148>)
 8002dbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dc0:	223f      	movs	r2, #63	; 0x3f
 8002dc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc4:	4b3c      	ldr	r3, [pc, #240]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002dca:	4b3b      	ldr	r3, [pc, #236]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dcc:	4a3c      	ldr	r2, [pc, #240]	; (8002ec0 <MX_TIM3_Init+0x14c>)
 8002dce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dd0:	4b39      	ldr	r3, [pc, #228]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002dd6:	4b38      	ldr	r3, [pc, #224]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dd8:	2280      	movs	r2, #128	; 0x80
 8002dda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ddc:	4b36      	ldr	r3, [pc, #216]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dde:	0018      	movs	r0, r3
 8002de0:	f003 feaa 	bl	8006b38 <HAL_TIM_Base_Init>
 8002de4:	1e03      	subs	r3, r0, #0
 8002de6:	d001      	beq.n	8002dec <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002de8:	f000 f9a6 	bl	8003138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dec:	2138      	movs	r1, #56	; 0x38
 8002dee:	187b      	adds	r3, r7, r1
 8002df0:	2280      	movs	r2, #128	; 0x80
 8002df2:	0152      	lsls	r2, r2, #5
 8002df4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002df6:	187a      	adds	r2, r7, r1
 8002df8:	4b2f      	ldr	r3, [pc, #188]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002dfa:	0011      	movs	r1, r2
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f004 fbc3 	bl	8007588 <HAL_TIM_ConfigClockSource>
 8002e02:	1e03      	subs	r3, r0, #0
 8002e04:	d001      	beq.n	8002e0a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002e06:	f000 f997 	bl	8003138 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f004 f8af 	bl	8006f70 <HAL_TIM_IC_Init>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d001      	beq.n	8002e1a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002e16:	f000 f98f 	bl	8003138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e1a:	4b27      	ldr	r3, [pc, #156]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f003 fee3 	bl	8006be8 <HAL_TIM_PWM_Init>
 8002e22:	1e03      	subs	r3, r0, #0
 8002e24:	d001      	beq.n	8002e2a <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8002e26:	f000 f987 	bl	8003138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e2a:	212c      	movs	r1, #44	; 0x2c
 8002e2c:	187b      	adds	r3, r7, r1
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e32:	187b      	adds	r3, r7, r1
 8002e34:	2200      	movs	r2, #0
 8002e36:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e38:	187a      	adds	r2, r7, r1
 8002e3a:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002e3c:	0011      	movs	r1, r2
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f005 f9ba 	bl	80081b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d001      	beq.n	8002e4c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002e48:	f000 f976 	bl	8003138 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002e4c:	211c      	movs	r1, #28
 8002e4e:	187b      	adds	r3, r7, r1
 8002e50:	220a      	movs	r2, #10
 8002e52:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002e54:	187b      	adds	r3, r7, r1
 8002e56:	2201      	movs	r2, #1
 8002e58:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002e5a:	187b      	adds	r3, r7, r1
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002e60:	187b      	adds	r3, r7, r1
 8002e62:	2200      	movs	r2, #0
 8002e64:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002e66:	1879      	adds	r1, r7, r1
 8002e68:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f004 f9e7 	bl	8007240 <HAL_TIM_IC_ConfigChannel>
 8002e72:	1e03      	subs	r3, r0, #0
 8002e74:	d001      	beq.n	8002e7a <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8002e76:	f000 f95f 	bl	8003138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e7a:	003b      	movs	r3, r7
 8002e7c:	2260      	movs	r2, #96	; 0x60
 8002e7e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8002e80:	003b      	movs	r3, r7
 8002e82:	220a      	movs	r2, #10
 8002e84:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e86:	003b      	movs	r3, r7
 8002e88:	2200      	movs	r2, #0
 8002e8a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e8c:	003b      	movs	r3, r7
 8002e8e:	2200      	movs	r2, #0
 8002e90:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e92:	0039      	movs	r1, r7
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002e96:	2204      	movs	r2, #4
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f004 fa75 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 8002e9e:	1e03      	subs	r3, r0, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM3_Init+0x132>
  {
    Error_Handler();
 8002ea2:	f000 f949 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ea6:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <MX_TIM3_Init+0x144>)
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f000 fc13 	bl	80036d4 <HAL_TIM_MspPostInit>

}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b012      	add	sp, #72	; 0x48
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	20000350 	.word	0x20000350
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	0000ffff 	.word	0x0000ffff

08002ec4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b094      	sub	sp, #80	; 0x50
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eca:	2334      	movs	r3, #52	; 0x34
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	0018      	movs	r0, r3
 8002ed0:	231c      	movs	r3, #28
 8002ed2:	001a      	movs	r2, r3
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	f006 fddf 	bl	8009a98 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002eda:	003b      	movs	r3, r7
 8002edc:	0018      	movs	r0, r3
 8002ede:	2334      	movs	r3, #52	; 0x34
 8002ee0:	001a      	movs	r2, r3
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	f006 fdd8 	bl	8009a98 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002ee8:	4b37      	ldr	r3, [pc, #220]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002eea:	4a38      	ldr	r2, [pc, #224]	; (8002fcc <MX_TIM17_Init+0x108>)
 8002eec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 64-1;
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002ef0:	223f      	movs	r2, #63	; 0x3f
 8002ef2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef4:	4b34      	ldr	r3, [pc, #208]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 2273;
 8002efa:	4b33      	ldr	r3, [pc, #204]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002efc:	4a34      	ldr	r2, [pc, #208]	; (8002fd0 <MX_TIM17_Init+0x10c>)
 8002efe:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f00:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002f06:	4b30      	ldr	r3, [pc, #192]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f0c:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f0e:	2280      	movs	r2, #128	; 0x80
 8002f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002f12:	4b2d      	ldr	r3, [pc, #180]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f14:	0018      	movs	r0, r3
 8002f16:	f003 fe0f 	bl	8006b38 <HAL_TIM_Base_Init>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8002f1e:	f000 f90b 	bl	8003138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8002f22:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f24:	0018      	movs	r0, r3
 8002f26:	f003 fe5f 	bl	8006be8 <HAL_TIM_PWM_Init>
 8002f2a:	1e03      	subs	r3, r0, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8002f2e:	f000 f903 	bl	8003138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f32:	2134      	movs	r1, #52	; 0x34
 8002f34:	187b      	adds	r3, r7, r1
 8002f36:	2260      	movs	r2, #96	; 0x60
 8002f38:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1137;
 8002f3a:	187b      	adds	r3, r7, r1
 8002f3c:	4a25      	ldr	r2, [pc, #148]	; (8002fd4 <MX_TIM17_Init+0x110>)
 8002f3e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f40:	187b      	adds	r3, r7, r1
 8002f42:	2200      	movs	r2, #0
 8002f44:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	2200      	movs	r2, #0
 8002f4a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2200      	movs	r2, #0
 8002f50:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f52:	187b      	adds	r3, r7, r1
 8002f54:	2200      	movs	r2, #0
 8002f56:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f58:	187b      	adds	r3, r7, r1
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f5e:	1879      	adds	r1, r7, r1
 8002f60:	4b19      	ldr	r3, [pc, #100]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	0018      	movs	r0, r3
 8002f66:	f004 fa0f 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 8002f6a:	1e03      	subs	r3, r0, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8002f6e:	f000 f8e3 	bl	8003138 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f72:	003b      	movs	r3, r7
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f78:	003b      	movs	r3, r7
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f7e:	003b      	movs	r3, r7
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f84:	003b      	movs	r3, r7
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f8a:	003b      	movs	r3, r7
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f90:	003b      	movs	r3, r7
 8002f92:	2280      	movs	r2, #128	; 0x80
 8002f94:	0192      	lsls	r2, r2, #6
 8002f96:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002f98:	003b      	movs	r3, r7
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f9e:	003b      	movs	r3, r7
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8002fa4:	003a      	movs	r2, r7
 8002fa6:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002fa8:	0011      	movs	r1, r2
 8002faa:	0018      	movs	r0, r3
 8002fac:	f005 f96c 	bl	8008288 <HAL_TIMEx_ConfigBreakDeadTime>
 8002fb0:	1e03      	subs	r3, r0, #0
 8002fb2:	d001      	beq.n	8002fb8 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8002fb4:	f000 f8c0 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8002fb8:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <MX_TIM17_Init+0x104>)
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f000 fb8a 	bl	80036d4 <HAL_TIM_MspPostInit>

}
 8002fc0:	46c0      	nop			; (mov r8, r8)
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b014      	add	sp, #80	; 0x50
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	2000039c 	.word	0x2000039c
 8002fcc:	40014800 	.word	0x40014800
 8002fd0:	000008e1 	.word	0x000008e1
 8002fd4:	00000471 	.word	0x00000471

08002fd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fdc:	4b16      	ldr	r3, [pc, #88]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002fde:	4a17      	ldr	r2, [pc, #92]	; (800303c <MX_USART2_UART_Init+0x64>)
 8002fe0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fe2:	4b15      	ldr	r3, [pc, #84]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002fe4:	22e1      	movs	r2, #225	; 0xe1
 8002fe6:	0252      	lsls	r2, r2, #9
 8002fe8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fea:	4b13      	ldr	r3, [pc, #76]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ff0:	4b11      	ldr	r3, [pc, #68]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ff6:	4b10      	ldr	r3, [pc, #64]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ffc:	4b0e      	ldr	r3, [pc, #56]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8002ffe:	220c      	movs	r2, #12
 8003000:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8003004:	2200      	movs	r2, #0
 8003006:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <MX_USART2_UART_Init+0x60>)
 800300a:	2200      	movs	r2, #0
 800300c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8003010:	2200      	movs	r2, #0
 8003012:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003014:	4b08      	ldr	r3, [pc, #32]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8003016:	2200      	movs	r2, #0
 8003018:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800301a:	4b07      	ldr	r3, [pc, #28]	; (8003038 <MX_USART2_UART_Init+0x60>)
 800301c:	2200      	movs	r2, #0
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <MX_USART2_UART_Init+0x60>)
 8003022:	0018      	movs	r0, r3
 8003024:	f005 f9e4 	bl	80083f0 <HAL_UART_Init>
 8003028:	1e03      	subs	r3, r0, #0
 800302a:	d001      	beq.n	8003030 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800302c:	f000 f884 	bl	8003138 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003030:	46c0      	nop			; (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	200003e8 	.word	0x200003e8
 800303c:	40004400 	.word	0x40004400

08003040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003046:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <MX_DMA_Init+0x38>)
 8003048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800304a:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <MX_DMA_Init+0x38>)
 800304c:	2101      	movs	r1, #1
 800304e:	430a      	orrs	r2, r1
 8003050:	639a      	str	r2, [r3, #56]	; 0x38
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <MX_DMA_Init+0x38>)
 8003054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003056:	2201      	movs	r2, #1
 8003058:	4013      	ands	r3, r2
 800305a:	607b      	str	r3, [r7, #4]
 800305c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	2100      	movs	r1, #0
 8003062:	2009      	movs	r0, #9
 8003064:	f000 feb6 	bl	8003dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003068:	2009      	movs	r0, #9
 800306a:	f000 fec8 	bl	8003dfe <HAL_NVIC_EnableIRQ>

}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	46bd      	mov	sp, r7
 8003072:	b002      	add	sp, #8
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	40021000 	.word	0x40021000

0800307c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800307c:	b590      	push	{r4, r7, lr}
 800307e:	b08b      	sub	sp, #44	; 0x2c
 8003080:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003082:	2414      	movs	r4, #20
 8003084:	193b      	adds	r3, r7, r4
 8003086:	0018      	movs	r0, r3
 8003088:	2314      	movs	r3, #20
 800308a:	001a      	movs	r2, r3
 800308c:	2100      	movs	r1, #0
 800308e:	f006 fd03 	bl	8009a98 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003092:	4b27      	ldr	r3, [pc, #156]	; (8003130 <MX_GPIO_Init+0xb4>)
 8003094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003096:	4b26      	ldr	r3, [pc, #152]	; (8003130 <MX_GPIO_Init+0xb4>)
 8003098:	2104      	movs	r1, #4
 800309a:	430a      	orrs	r2, r1
 800309c:	635a      	str	r2, [r3, #52]	; 0x34
 800309e:	4b24      	ldr	r3, [pc, #144]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a2:	2204      	movs	r2, #4
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
 80030a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030aa:	4b21      	ldr	r3, [pc, #132]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ae:	4b20      	ldr	r3, [pc, #128]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030b0:	2101      	movs	r1, #1
 80030b2:	430a      	orrs	r2, r1
 80030b4:	635a      	str	r2, [r3, #52]	; 0x34
 80030b6:	4b1e      	ldr	r3, [pc, #120]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ba:	2201      	movs	r2, #1
 80030bc:	4013      	ands	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030c2:	4b1b      	ldr	r3, [pc, #108]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030c6:	4b1a      	ldr	r3, [pc, #104]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030c8:	2102      	movs	r1, #2
 80030ca:	430a      	orrs	r2, r1
 80030cc:	635a      	str	r2, [r3, #52]	; 0x34
 80030ce:	4b18      	ldr	r3, [pc, #96]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030d2:	2202      	movs	r2, #2
 80030d4:	4013      	ands	r3, r2
 80030d6:	60bb      	str	r3, [r7, #8]
 80030d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030da:	4b15      	ldr	r3, [pc, #84]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030de:	4b14      	ldr	r3, [pc, #80]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030e0:	2108      	movs	r1, #8
 80030e2:	430a      	orrs	r2, r1
 80030e4:	635a      	str	r2, [r3, #52]	; 0x34
 80030e6:	4b12      	ldr	r3, [pc, #72]	; (8003130 <MX_GPIO_Init+0xb4>)
 80030e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ea:	2208      	movs	r2, #8
 80030ec:	4013      	ands	r3, r2
 80030ee:	607b      	str	r3, [r7, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISTANCE_SENSOR_FRONT_STATUS_Pin|DISTANCE_SENSOR_BACK_STATUS_Pin, GPIO_PIN_RESET);
 80030f2:	23c0      	movs	r3, #192	; 0xc0
 80030f4:	01db      	lsls	r3, r3, #7
 80030f6:	480f      	ldr	r0, [pc, #60]	; (8003134 <MX_GPIO_Init+0xb8>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	0019      	movs	r1, r3
 80030fc:	f001 fa1f 	bl	800453e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DISTANCE_SENSOR_FRONT_STATUS_Pin DISTANCE_SENSOR_BACK_STATUS_Pin */
  GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_STATUS_Pin|DISTANCE_SENSOR_BACK_STATUS_Pin;
 8003100:	193b      	adds	r3, r7, r4
 8003102:	22c0      	movs	r2, #192	; 0xc0
 8003104:	01d2      	lsls	r2, r2, #7
 8003106:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003108:	193b      	adds	r3, r7, r4
 800310a:	2201      	movs	r2, #1
 800310c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310e:	193b      	adds	r3, r7, r4
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003114:	193b      	adds	r3, r7, r4
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800311a:	193b      	adds	r3, r7, r4
 800311c:	4a05      	ldr	r2, [pc, #20]	; (8003134 <MX_GPIO_Init+0xb8>)
 800311e:	0019      	movs	r1, r3
 8003120:	0010      	movs	r0, r2
 8003122:	f001 f88b 	bl	800423c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	b00b      	add	sp, #44	; 0x2c
 800312c:	bd90      	pop	{r4, r7, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	40021000 	.word	0x40021000
 8003134:	50000800 	.word	0x50000800

08003138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800313c:	b672      	cpsid	i
}
 800313e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003140:	e7fe      	b.n	8003140 <Error_Handler+0x8>

08003142 <RFID_Init>:
#include "rfid.h"

void RFID_Init(rfid* sensor, SPI_HandleTypeDef* spi_handle) {
 8003142:	b580      	push	{r7, lr}
 8003144:	b082      	sub	sp, #8
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	6039      	str	r1, [r7, #0]
    sensor->spi = spi_handle;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	601a      	str	r2, [r3, #0]


    // Reset baud rates
	RFID_WriteRegister(sensor, TxModeReg, 0x00); // Sets TX communication to the tag at 106kB/s
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	2124      	movs	r1, #36	; 0x24
 8003158:	0018      	movs	r0, r3
 800315a:	f000 f834 	bl	80031c6 <RFID_WriteRegister>
	RFID_WriteRegister(sensor, RxModeReg, 0x00); // Sets RX communication to the tag at 106kB/s
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	2126      	movs	r1, #38	; 0x26
 8003164:	0018      	movs	r0, r3
 8003166:	f000 f82e 	bl	80031c6 <RFID_WriteRegister>
	// Reset ModWidthReg
	RFID_WriteRegister(sensor, ModWidthReg, 0x26); // Controls the setting of modulation width.
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2226      	movs	r2, #38	; 0x26
 800316e:	2148      	movs	r1, #72	; 0x48
 8003170:	0018      	movs	r0, r3
 8003172:	f000 f828 	bl	80031c6 <RFID_WriteRegister>

	// When communicating with a PICC we need a timeout if something goes wrong.
	// f_timer = 13.56 MHz / (2*TPreScaler+1) where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo].
	// TPrescaler_Hi are the four low bits in TModeReg. TPrescaler_Lo is TPrescalerReg.

	RFID_WriteRegister(sensor, TModeReg, 0x80);			// TAuto=1; timer starts automatically at the end of the transmission in all communication modes at all speeds
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2280      	movs	r2, #128	; 0x80
 800317a:	2154      	movs	r1, #84	; 0x54
 800317c:	0018      	movs	r0, r3
 800317e:	f000 f822 	bl	80031c6 <RFID_WriteRegister>
	RFID_WriteRegister(sensor, TPrescalerReg, 0xA9);		// TPreScaler = TModeReg[3..0]:TPrescalerReg, ie 0x0A9 = 169 => f_timer=40kHz, ie a timer period of 25μs
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	22a9      	movs	r2, #169	; 0xa9
 8003186:	2156      	movs	r1, #86	; 0x56
 8003188:	0018      	movs	r0, r3
 800318a:	f000 f81c 	bl	80031c6 <RFID_WriteRegister>
	RFID_WriteRegister(sensor, TReloadRegH, 0x03);		// Reload timer with 0x3E8 = 1000, ie 25ms before timeout.
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2203      	movs	r2, #3
 8003192:	2158      	movs	r1, #88	; 0x58
 8003194:	0018      	movs	r0, r3
 8003196:	f000 f816 	bl	80031c6 <RFID_WriteRegister>
	RFID_WriteRegister(sensor, TReloadRegL, 0xE8);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	22e8      	movs	r2, #232	; 0xe8
 800319e:	215a      	movs	r1, #90	; 0x5a
 80031a0:	0018      	movs	r0, r3
 80031a2:	f000 f810 	bl	80031c6 <RFID_WriteRegister>

	RFID_WriteRegister(sensor, TxASKReg, 0x40);		// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2240      	movs	r2, #64	; 0x40
 80031aa:	212a      	movs	r1, #42	; 0x2a
 80031ac:	0018      	movs	r0, r3
 80031ae:	f000 f80a 	bl	80031c6 <RFID_WriteRegister>
	RFID_WriteRegister(sensor, ModeReg, 0x3D);		// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	223d      	movs	r2, #61	; 0x3d
 80031b6:	2122      	movs	r1, #34	; 0x22
 80031b8:	0018      	movs	r0, r3
 80031ba:	f000 f804 	bl	80031c6 <RFID_WriteRegister>
	//RFID_AntennaOn(sensor);						// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	46bd      	mov	sp, r7
 80031c2:	b002      	add	sp, #8
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <RFID_WriteRegister>:

void RFID_WriteRegister(rfid* sensor, rfid_register reg, uint8_t value)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	0008      	movs	r0, r1
 80031d0:	0011      	movs	r1, r2
 80031d2:	1cfb      	adds	r3, r7, #3
 80031d4:	1c02      	adds	r2, r0, #0
 80031d6:	701a      	strb	r2, [r3, #0]
 80031d8:	1cbb      	adds	r3, r7, #2
 80031da:	1c0a      	adds	r2, r1, #0
 80031dc:	701a      	strb	r2, [r3, #0]

	HAL_SPI_Transmit(sensor->spi, &value, 1, HAL_MAX_DELAY);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	2301      	movs	r3, #1
 80031e4:	425b      	negs	r3, r3
 80031e6:	1cb9      	adds	r1, r7, #2
 80031e8:	2201      	movs	r2, #1
 80031ea:	f003 f8c7 	bl	800637c <HAL_SPI_Transmit>
}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b002      	add	sp, #8
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <Speaker_Start>:


}

void Speaker_Start(speaker* speaker, uint8_t ID)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	000a      	movs	r2, r1
 8003200:	1cfb      	adds	r3, r7, #3
 8003202:	701a      	strb	r2, [r3, #0]
	speaker->featureFault[ID] = true;
 8003204:	1cfb      	adds	r3, r7, #3
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	18d3      	adds	r3, r2, r3
 800320c:	2201      	movs	r2, #1
 800320e:	715a      	strb	r2, [r3, #5]
	if (speaker->featureFault[0] && speaker->featureFault[1] && speaker->featureFault[2] && speaker->featureFault[3])
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	795b      	ldrb	r3, [r3, #5]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d017      	beq.n	800324a <Speaker_Start+0x54>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	799b      	ldrb	r3, [r3, #6]
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d012      	beq.n	800324a <Speaker_Start+0x54>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	79db      	ldrb	r3, [r3, #7]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <Speaker_Start+0x54>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	7a1b      	ldrb	r3, [r3, #8]
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <Speaker_Start+0x54>
	{
		speaker->isActive = true;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	711a      	strb	r2, [r3, #4]
		HAL_TIM_PWM_Start(speaker->timer, TIM_CHANNEL_1);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2100      	movs	r1, #0
 8003244:	0018      	movs	r0, r3
 8003246:	f003 fd2f 	bl	8006ca8 <HAL_TIM_PWM_Start>
	}

}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	46bd      	mov	sp, r7
 800324e:	b002      	add	sp, #8
 8003250:	bd80      	pop	{r7, pc}

08003252 <Speaker_Stop>:

void Speaker_Stop(speaker* speaker, uint8_t ID)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
 800325a:	000a      	movs	r2, r1
 800325c:	1cfb      	adds	r3, r7, #3
 800325e:	701a      	strb	r2, [r3, #0]
	speaker->featureFault[ID] = false;
 8003260:	1cfb      	adds	r3, r7, #3
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	18d3      	adds	r3, r2, r3
 8003268:	2200      	movs	r2, #0
 800326a:	715a      	strb	r2, [r3, #5]
	if (!(speaker->featureFault[0] || speaker->featureFault[1] || speaker->featureFault[2] || speaker->featureFault[3]))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	795b      	ldrb	r3, [r3, #5]
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2201      	movs	r2, #1
 8003274:	4053      	eors	r3, r2
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d020      	beq.n	80032be <Speaker_Stop+0x6c>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	799b      	ldrb	r3, [r3, #6]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2201      	movs	r2, #1
 8003284:	4053      	eors	r3, r2
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d018      	beq.n	80032be <Speaker_Stop+0x6c>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	79db      	ldrb	r3, [r3, #7]
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2201      	movs	r2, #1
 8003294:	4053      	eors	r3, r2
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d010      	beq.n	80032be <Speaker_Stop+0x6c>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	7a1b      	ldrb	r3, [r3, #8]
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2201      	movs	r2, #1
 80032a4:	4053      	eors	r3, r2
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <Speaker_Stop+0x6c>
	{
		speaker->isActive = false;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	711a      	strb	r2, [r3, #4]
		HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2100      	movs	r1, #0
 80032b8:	0018      	movs	r0, r3
 80032ba:	f003 fdd3 	bl	8006e64 <HAL_TIM_PWM_Stop>
	}
}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b002      	add	sp, #8
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ce:	4b0f      	ldr	r3, [pc, #60]	; (800330c <HAL_MspInit+0x44>)
 80032d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032d2:	4b0e      	ldr	r3, [pc, #56]	; (800330c <HAL_MspInit+0x44>)
 80032d4:	2101      	movs	r1, #1
 80032d6:	430a      	orrs	r2, r1
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40
 80032da:	4b0c      	ldr	r3, [pc, #48]	; (800330c <HAL_MspInit+0x44>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	2201      	movs	r2, #1
 80032e0:	4013      	ands	r3, r2
 80032e2:	607b      	str	r3, [r7, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032e6:	4b09      	ldr	r3, [pc, #36]	; (800330c <HAL_MspInit+0x44>)
 80032e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032ea:	4b08      	ldr	r3, [pc, #32]	; (800330c <HAL_MspInit+0x44>)
 80032ec:	2180      	movs	r1, #128	; 0x80
 80032ee:	0549      	lsls	r1, r1, #21
 80032f0:	430a      	orrs	r2, r1
 80032f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80032f4:	4b05      	ldr	r3, [pc, #20]	; (800330c <HAL_MspInit+0x44>)
 80032f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032f8:	2380      	movs	r3, #128	; 0x80
 80032fa:	055b      	lsls	r3, r3, #21
 80032fc:	4013      	ands	r3, r2
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	46bd      	mov	sp, r7
 8003306:	b002      	add	sp, #8
 8003308:	bd80      	pop	{r7, pc}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	40021000 	.word	0x40021000

08003310 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b095      	sub	sp, #84	; 0x54
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003318:	233c      	movs	r3, #60	; 0x3c
 800331a:	18fb      	adds	r3, r7, r3
 800331c:	0018      	movs	r0, r3
 800331e:	2314      	movs	r3, #20
 8003320:	001a      	movs	r2, r3
 8003322:	2100      	movs	r1, #0
 8003324:	f006 fbb8 	bl	8009a98 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003328:	2410      	movs	r4, #16
 800332a:	193b      	adds	r3, r7, r4
 800332c:	0018      	movs	r0, r3
 800332e:	232c      	movs	r3, #44	; 0x2c
 8003330:	001a      	movs	r2, r3
 8003332:	2100      	movs	r1, #0
 8003334:	f006 fbb0 	bl	8009a98 <memset>
  if(hi2c->Instance==I2C1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a3d      	ldr	r2, [pc, #244]	; (8003434 <HAL_I2C_MspInit+0x124>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d173      	bne.n	800342a <HAL_I2C_MspInit+0x11a>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003342:	193b      	adds	r3, r7, r4
 8003344:	2220      	movs	r2, #32
 8003346:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003348:	193b      	adds	r3, r7, r4
 800334a:	2200      	movs	r2, #0
 800334c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800334e:	193b      	adds	r3, r7, r4
 8003350:	0018      	movs	r0, r3
 8003352:	f002 fdc3 	bl	8005edc <HAL_RCCEx_PeriphCLKConfig>
 8003356:	1e03      	subs	r3, r0, #0
 8003358:	d001      	beq.n	800335e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800335a:	f7ff feed 	bl	8003138 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335e:	4b36      	ldr	r3, [pc, #216]	; (8003438 <HAL_I2C_MspInit+0x128>)
 8003360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003362:	4b35      	ldr	r3, [pc, #212]	; (8003438 <HAL_I2C_MspInit+0x128>)
 8003364:	2101      	movs	r1, #1
 8003366:	430a      	orrs	r2, r1
 8003368:	635a      	str	r2, [r3, #52]	; 0x34
 800336a:	4b33      	ldr	r3, [pc, #204]	; (8003438 <HAL_I2C_MspInit+0x128>)
 800336c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800336e:	2201      	movs	r2, #1
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003376:	213c      	movs	r1, #60	; 0x3c
 8003378:	187b      	adds	r3, r7, r1
 800337a:	22c0      	movs	r2, #192	; 0xc0
 800337c:	00d2      	lsls	r2, r2, #3
 800337e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003380:	187b      	adds	r3, r7, r1
 8003382:	2212      	movs	r2, #18
 8003384:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003386:	187b      	adds	r3, r7, r1
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338c:	187b      	adds	r3, r7, r1
 800338e:	2200      	movs	r2, #0
 8003390:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003392:	187b      	adds	r3, r7, r1
 8003394:	2206      	movs	r2, #6
 8003396:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003398:	187a      	adds	r2, r7, r1
 800339a:	23a0      	movs	r3, #160	; 0xa0
 800339c:	05db      	lsls	r3, r3, #23
 800339e:	0011      	movs	r1, r2
 80033a0:	0018      	movs	r0, r3
 80033a2:	f000 ff4b 	bl	800423c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033a6:	4b24      	ldr	r3, [pc, #144]	; (8003438 <HAL_I2C_MspInit+0x128>)
 80033a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033aa:	4b23      	ldr	r3, [pc, #140]	; (8003438 <HAL_I2C_MspInit+0x128>)
 80033ac:	2180      	movs	r1, #128	; 0x80
 80033ae:	0389      	lsls	r1, r1, #14
 80033b0:	430a      	orrs	r2, r1
 80033b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80033b4:	4b20      	ldr	r3, [pc, #128]	; (8003438 <HAL_I2C_MspInit+0x128>)
 80033b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	039b      	lsls	r3, r3, #14
 80033bc:	4013      	ands	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 80033c2:	4b1e      	ldr	r3, [pc, #120]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033c4:	4a1e      	ldr	r2, [pc, #120]	; (8003440 <HAL_I2C_MspInit+0x130>)
 80033c6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 80033c8:	4b1c      	ldr	r3, [pc, #112]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033ca:	220a      	movs	r2, #10
 80033cc:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033ce:	4b1b      	ldr	r3, [pc, #108]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033d4:	4b19      	ldr	r3, [pc, #100]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033da:	4b18      	ldr	r3, [pc, #96]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033dc:	2280      	movs	r2, #128	; 0x80
 80033de:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033e0:	4b16      	ldr	r3, [pc, #88]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033e2:	2280      	movs	r2, #128	; 0x80
 80033e4:	0052      	lsls	r2, r2, #1
 80033e6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033e8:	4b14      	ldr	r3, [pc, #80]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033ea:	2280      	movs	r2, #128	; 0x80
 80033ec:	00d2      	lsls	r2, r2, #3
 80033ee:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80033f0:	4b12      	ldr	r3, [pc, #72]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80033f6:	4b11      	ldr	r3, [pc, #68]	; (800343c <HAL_I2C_MspInit+0x12c>)
 80033f8:	2280      	movs	r2, #128	; 0x80
 80033fa:	0152      	lsls	r2, r2, #5
 80033fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80033fe:	4b0f      	ldr	r3, [pc, #60]	; (800343c <HAL_I2C_MspInit+0x12c>)
 8003400:	0018      	movs	r0, r3
 8003402:	f000 fd19 	bl	8003e38 <HAL_DMA_Init>
 8003406:	1e03      	subs	r3, r0, #0
 8003408:	d001      	beq.n	800340e <HAL_I2C_MspInit+0xfe>
    {
      Error_Handler();
 800340a:	f7ff fe95 	bl	8003138 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a0a      	ldr	r2, [pc, #40]	; (800343c <HAL_I2C_MspInit+0x12c>)
 8003412:	63da      	str	r2, [r3, #60]	; 0x3c
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_I2C_MspInit+0x12c>)
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800341a:	2200      	movs	r2, #0
 800341c:	2100      	movs	r1, #0
 800341e:	2017      	movs	r0, #23
 8003420:	f000 fcd8 	bl	8003dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003424:	2017      	movs	r0, #23
 8003426:	f000 fcea 	bl	8003dfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b015      	add	sp, #84	; 0x54
 8003430:	bd90      	pop	{r4, r7, pc}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	40005400 	.word	0x40005400
 8003438:	40021000 	.word	0x40021000
 800343c:	20000244 	.word	0x20000244
 8003440:	40020008 	.word	0x40020008

08003444 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003444:	b590      	push	{r4, r7, lr}
 8003446:	b08b      	sub	sp, #44	; 0x2c
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344c:	2414      	movs	r4, #20
 800344e:	193b      	adds	r3, r7, r4
 8003450:	0018      	movs	r0, r3
 8003452:	2314      	movs	r3, #20
 8003454:	001a      	movs	r2, r3
 8003456:	2100      	movs	r1, #0
 8003458:	f006 fb1e 	bl	8009a98 <memset>
  if(hspi->Instance==SPI2)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a47      	ldr	r2, [pc, #284]	; (8003580 <HAL_SPI_MspInit+0x13c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d000      	beq.n	8003468 <HAL_SPI_MspInit+0x24>
 8003466:	e087      	b.n	8003578 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003468:	4b46      	ldr	r3, [pc, #280]	; (8003584 <HAL_SPI_MspInit+0x140>)
 800346a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800346c:	4b45      	ldr	r3, [pc, #276]	; (8003584 <HAL_SPI_MspInit+0x140>)
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	01c9      	lsls	r1, r1, #7
 8003472:	430a      	orrs	r2, r1
 8003474:	63da      	str	r2, [r3, #60]	; 0x3c
 8003476:	4b43      	ldr	r3, [pc, #268]	; (8003584 <HAL_SPI_MspInit+0x140>)
 8003478:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	01db      	lsls	r3, r3, #7
 800347e:	4013      	ands	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003484:	4b3f      	ldr	r3, [pc, #252]	; (8003584 <HAL_SPI_MspInit+0x140>)
 8003486:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003488:	4b3e      	ldr	r3, [pc, #248]	; (8003584 <HAL_SPI_MspInit+0x140>)
 800348a:	2101      	movs	r1, #1
 800348c:	430a      	orrs	r2, r1
 800348e:	635a      	str	r2, [r3, #52]	; 0x34
 8003490:	4b3c      	ldr	r3, [pc, #240]	; (8003584 <HAL_SPI_MspInit+0x140>)
 8003492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003494:	2201      	movs	r2, #1
 8003496:	4013      	ands	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800349c:	4b39      	ldr	r3, [pc, #228]	; (8003584 <HAL_SPI_MspInit+0x140>)
 800349e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034a0:	4b38      	ldr	r3, [pc, #224]	; (8003584 <HAL_SPI_MspInit+0x140>)
 80034a2:	2102      	movs	r1, #2
 80034a4:	430a      	orrs	r2, r1
 80034a6:	635a      	str	r2, [r3, #52]	; 0x34
 80034a8:	4b36      	ldr	r3, [pc, #216]	; (8003584 <HAL_SPI_MspInit+0x140>)
 80034aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI2_MOSI
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80034b4:	193b      	adds	r3, r7, r4
 80034b6:	2210      	movs	r2, #16
 80034b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ba:	193b      	adds	r3, r7, r4
 80034bc:	2202      	movs	r2, #2
 80034be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	193b      	adds	r3, r7, r4
 80034c2:	2200      	movs	r2, #0
 80034c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c6:	193b      	adds	r3, r7, r4
 80034c8:	2200      	movs	r2, #0
 80034ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80034cc:	193b      	adds	r3, r7, r4
 80034ce:	2201      	movs	r2, #1
 80034d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d2:	193a      	adds	r2, r7, r4
 80034d4:	23a0      	movs	r3, #160	; 0xa0
 80034d6:	05db      	lsls	r3, r3, #23
 80034d8:	0011      	movs	r1, r2
 80034da:	0018      	movs	r0, r3
 80034dc:	f000 feae 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80034e0:	193b      	adds	r3, r7, r4
 80034e2:	2204      	movs	r2, #4
 80034e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	2202      	movs	r2, #2
 80034ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ec:	193b      	adds	r3, r7, r4
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	193b      	adds	r3, r7, r4
 80034f4:	2200      	movs	r2, #0
 80034f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80034f8:	193b      	adds	r3, r7, r4
 80034fa:	2201      	movs	r2, #1
 80034fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034fe:	193b      	adds	r3, r7, r4
 8003500:	4a21      	ldr	r2, [pc, #132]	; (8003588 <HAL_SPI_MspInit+0x144>)
 8003502:	0019      	movs	r1, r3
 8003504:	0010      	movs	r0, r2
 8003506:	f000 fe99 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800350a:	0021      	movs	r1, r4
 800350c:	187b      	adds	r3, r7, r1
 800350e:	2280      	movs	r2, #128	; 0x80
 8003510:	00d2      	lsls	r2, r2, #3
 8003512:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003514:	000c      	movs	r4, r1
 8003516:	193b      	adds	r3, r7, r4
 8003518:	2202      	movs	r2, #2
 800351a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	193b      	adds	r3, r7, r4
 800351e:	2200      	movs	r2, #0
 8003520:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003522:	193b      	adds	r3, r7, r4
 8003524:	2200      	movs	r2, #0
 8003526:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003528:	193b      	adds	r3, r7, r4
 800352a:	2205      	movs	r2, #5
 800352c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352e:	193b      	adds	r3, r7, r4
 8003530:	4a15      	ldr	r2, [pc, #84]	; (8003588 <HAL_SPI_MspInit+0x144>)
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f000 fe81 	bl	800423c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800353a:	0021      	movs	r1, r4
 800353c:	187b      	adds	r3, r7, r1
 800353e:	2280      	movs	r2, #128	; 0x80
 8003540:	0152      	lsls	r2, r2, #5
 8003542:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003544:	187b      	adds	r3, r7, r1
 8003546:	2202      	movs	r2, #2
 8003548:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354a:	187b      	adds	r3, r7, r1
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003550:	187b      	adds	r3, r7, r1
 8003552:	2200      	movs	r2, #0
 8003554:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003556:	187b      	adds	r3, r7, r1
 8003558:	2200      	movs	r2, #0
 800355a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800355c:	187b      	adds	r3, r7, r1
 800355e:	4a0a      	ldr	r2, [pc, #40]	; (8003588 <HAL_SPI_MspInit+0x144>)
 8003560:	0019      	movs	r1, r3
 8003562:	0010      	movs	r0, r2
 8003564:	f000 fe6a 	bl	800423c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003568:	2200      	movs	r2, #0
 800356a:	2100      	movs	r1, #0
 800356c:	201a      	movs	r0, #26
 800356e:	f000 fc31 	bl	8003dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003572:	201a      	movs	r0, #26
 8003574:	f000 fc43 	bl	8003dfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003578:	46c0      	nop			; (mov r8, r8)
 800357a:	46bd      	mov	sp, r7
 800357c:	b00b      	add	sp, #44	; 0x2c
 800357e:	bd90      	pop	{r4, r7, pc}
 8003580:	40003800 	.word	0x40003800
 8003584:	40021000 	.word	0x40021000
 8003588:	50000400 	.word	0x50000400

0800358c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800358c:	b590      	push	{r4, r7, lr}
 800358e:	b08d      	sub	sp, #52	; 0x34
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003594:	241c      	movs	r4, #28
 8003596:	193b      	adds	r3, r7, r4
 8003598:	0018      	movs	r0, r3
 800359a:	2314      	movs	r3, #20
 800359c:	001a      	movs	r2, r3
 800359e:	2100      	movs	r1, #0
 80035a0:	f006 fa7a 	bl	8009a98 <memset>
  if(htim_base->Instance==TIM2)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	2380      	movs	r3, #128	; 0x80
 80035aa:	05db      	lsls	r3, r3, #23
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d137      	bne.n	8003620 <HAL_TIM_Base_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035b0:	4b45      	ldr	r3, [pc, #276]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035b4:	4b44      	ldr	r3, [pc, #272]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035b6:	2101      	movs	r1, #1
 80035b8:	430a      	orrs	r2, r1
 80035ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80035bc:	4b42      	ldr	r3, [pc, #264]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	2201      	movs	r2, #1
 80035c2:	4013      	ands	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
 80035c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c8:	4b3f      	ldr	r3, [pc, #252]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035cc:	4b3e      	ldr	r3, [pc, #248]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035ce:	2101      	movs	r1, #1
 80035d0:	430a      	orrs	r2, r1
 80035d2:	635a      	str	r2, [r3, #52]	; 0x34
 80035d4:	4b3c      	ldr	r3, [pc, #240]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80035d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d8:	2201      	movs	r2, #1
 80035da:	4013      	ands	r3, r2
 80035dc:	617b      	str	r3, [r7, #20]
 80035de:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin;
 80035e0:	0021      	movs	r1, r4
 80035e2:	187b      	adds	r3, r7, r1
 80035e4:	2201      	movs	r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	2202      	movs	r2, #2
 80035ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	187b      	adds	r3, r7, r1
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	2200      	movs	r2, #0
 80035f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2202      	movs	r2, #2
 80035fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8003600:	187a      	adds	r2, r7, r1
 8003602:	23a0      	movs	r3, #160	; 0xa0
 8003604:	05db      	lsls	r3, r3, #23
 8003606:	0011      	movs	r1, r2
 8003608:	0018      	movs	r0, r3
 800360a:	f000 fe17 	bl	800423c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800360e:	2200      	movs	r2, #0
 8003610:	2100      	movs	r1, #0
 8003612:	200f      	movs	r0, #15
 8003614:	f000 fbde 	bl	8003dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003618:	200f      	movs	r0, #15
 800361a:	f000 fbf0 	bl	8003dfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800361e:	e04f      	b.n	80036c0 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM3)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a29      	ldr	r2, [pc, #164]	; (80036cc <HAL_TIM_Base_MspInit+0x140>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d137      	bne.n	800369a <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800362a:	4b27      	ldr	r3, [pc, #156]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 800362c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800362e:	4b26      	ldr	r3, [pc, #152]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 8003630:	2102      	movs	r1, #2
 8003632:	430a      	orrs	r2, r1
 8003634:	63da      	str	r2, [r3, #60]	; 0x3c
 8003636:	4b24      	ldr	r3, [pc, #144]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 8003638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800363a:	2202      	movs	r2, #2
 800363c:	4013      	ands	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
 8003640:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003642:	4b21      	ldr	r3, [pc, #132]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 8003644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 8003648:	2101      	movs	r1, #1
 800364a:	430a      	orrs	r2, r1
 800364c:	635a      	str	r2, [r3, #52]	; 0x34
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 8003650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003652:	2201      	movs	r2, #1
 8003654:	4013      	ands	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin;
 800365a:	211c      	movs	r1, #28
 800365c:	187b      	adds	r3, r7, r1
 800365e:	2240      	movs	r2, #64	; 0x40
 8003660:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003662:	187b      	adds	r3, r7, r1
 8003664:	2202      	movs	r2, #2
 8003666:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003668:	187b      	adds	r3, r7, r1
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800366e:	187b      	adds	r3, r7, r1
 8003670:	2200      	movs	r2, #0
 8003672:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003674:	187b      	adds	r3, r7, r1
 8003676:	2201      	movs	r2, #1
 8003678:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 800367a:	187a      	adds	r2, r7, r1
 800367c:	23a0      	movs	r3, #160	; 0xa0
 800367e:	05db      	lsls	r3, r3, #23
 8003680:	0011      	movs	r1, r2
 8003682:	0018      	movs	r0, r3
 8003684:	f000 fdda 	bl	800423c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003688:	2200      	movs	r2, #0
 800368a:	2100      	movs	r1, #0
 800368c:	2010      	movs	r0, #16
 800368e:	f000 fba1 	bl	8003dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003692:	2010      	movs	r0, #16
 8003694:	f000 fbb3 	bl	8003dfe <HAL_NVIC_EnableIRQ>
}
 8003698:	e012      	b.n	80036c0 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM17)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a0c      	ldr	r2, [pc, #48]	; (80036d0 <HAL_TIM_Base_MspInit+0x144>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d10d      	bne.n	80036c0 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80036a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036a8:	4b07      	ldr	r3, [pc, #28]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80036aa:	2180      	movs	r1, #128	; 0x80
 80036ac:	02c9      	lsls	r1, r1, #11
 80036ae:	430a      	orrs	r2, r1
 80036b0:	641a      	str	r2, [r3, #64]	; 0x40
 80036b2:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_TIM_Base_MspInit+0x13c>)
 80036b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	02db      	lsls	r3, r3, #11
 80036ba:	4013      	ands	r3, r2
 80036bc:	60bb      	str	r3, [r7, #8]
 80036be:	68bb      	ldr	r3, [r7, #8]
}
 80036c0:	46c0      	nop			; (mov r8, r8)
 80036c2:	46bd      	mov	sp, r7
 80036c4:	b00d      	add	sp, #52	; 0x34
 80036c6:	bd90      	pop	{r4, r7, pc}
 80036c8:	40021000 	.word	0x40021000
 80036cc:	40000400 	.word	0x40000400
 80036d0:	40014800 	.word	0x40014800

080036d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036d4:	b590      	push	{r4, r7, lr}
 80036d6:	b08b      	sub	sp, #44	; 0x2c
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036dc:	2414      	movs	r4, #20
 80036de:	193b      	adds	r3, r7, r4
 80036e0:	0018      	movs	r0, r3
 80036e2:	2314      	movs	r3, #20
 80036e4:	001a      	movs	r2, r3
 80036e6:	2100      	movs	r1, #0
 80036e8:	f006 f9d6 	bl	8009a98 <memset>
  if(htim->Instance==TIM2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	2380      	movs	r3, #128	; 0x80
 80036f2:	05db      	lsls	r3, r3, #23
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d123      	bne.n	8003740 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f8:	4b3b      	ldr	r3, [pc, #236]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 80036fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036fc:	4b3a      	ldr	r3, [pc, #232]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 80036fe:	2101      	movs	r1, #1
 8003700:	430a      	orrs	r2, r1
 8003702:	635a      	str	r2, [r3, #52]	; 0x34
 8003704:	4b38      	ldr	r3, [pc, #224]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 8003706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003708:	2201      	movs	r2, #1
 800370a:	4013      	ands	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_PULSE_Pin;
 8003710:	0021      	movs	r1, r4
 8003712:	187b      	adds	r3, r7, r1
 8003714:	2202      	movs	r2, #2
 8003716:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003718:	187b      	adds	r3, r7, r1
 800371a:	2202      	movs	r2, #2
 800371c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371e:	187b      	adds	r3, r7, r1
 8003720:	2200      	movs	r2, #0
 8003722:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003724:	187b      	adds	r3, r7, r1
 8003726:	2200      	movs	r2, #0
 8003728:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800372a:	187b      	adds	r3, r7, r1
 800372c:	2202      	movs	r2, #2
 800372e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_PULSE_GPIO_Port, &GPIO_InitStruct);
 8003730:	187a      	adds	r2, r7, r1
 8003732:	23a0      	movs	r3, #160	; 0xa0
 8003734:	05db      	lsls	r3, r3, #23
 8003736:	0011      	movs	r1, r2
 8003738:	0018      	movs	r0, r3
 800373a:	f000 fd7f 	bl	800423c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800373e:	e04f      	b.n	80037e0 <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM3)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a29      	ldr	r2, [pc, #164]	; (80037ec <HAL_TIM_MspPostInit+0x118>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d123      	bne.n	8003792 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800374a:	4b27      	ldr	r3, [pc, #156]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 800374c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800374e:	4b26      	ldr	r3, [pc, #152]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 8003750:	2101      	movs	r1, #1
 8003752:	430a      	orrs	r2, r1
 8003754:	635a      	str	r2, [r3, #52]	; 0x34
 8003756:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 8003758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375a:	2201      	movs	r2, #1
 800375c:	4013      	ands	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_PULSE_Pin;
 8003762:	2114      	movs	r1, #20
 8003764:	187b      	adds	r3, r7, r1
 8003766:	2280      	movs	r2, #128	; 0x80
 8003768:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800376a:	187b      	adds	r3, r7, r1
 800376c:	2202      	movs	r2, #2
 800376e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003770:	187b      	adds	r3, r7, r1
 8003772:	2200      	movs	r2, #0
 8003774:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003776:	187b      	adds	r3, r7, r1
 8003778:	2200      	movs	r2, #0
 800377a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800377c:	187b      	adds	r3, r7, r1
 800377e:	2201      	movs	r2, #1
 8003780:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_PULSE_GPIO_Port, &GPIO_InitStruct);
 8003782:	187a      	adds	r2, r7, r1
 8003784:	23a0      	movs	r3, #160	; 0xa0
 8003786:	05db      	lsls	r3, r3, #23
 8003788:	0011      	movs	r1, r2
 800378a:	0018      	movs	r0, r3
 800378c:	f000 fd56 	bl	800423c <HAL_GPIO_Init>
}
 8003790:	e026      	b.n	80037e0 <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM17)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a16      	ldr	r2, [pc, #88]	; (80037f0 <HAL_TIM_MspPostInit+0x11c>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d121      	bne.n	80037e0 <HAL_TIM_MspPostInit+0x10c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800379c:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 800379e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037a0:	4b11      	ldr	r3, [pc, #68]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 80037a2:	2108      	movs	r1, #8
 80037a4:	430a      	orrs	r2, r1
 80037a6:	635a      	str	r2, [r3, #52]	; 0x34
 80037a8:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <HAL_TIM_MspPostInit+0x114>)
 80037aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ac:	2208      	movs	r2, #8
 80037ae:	4013      	ands	r3, r2
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037b4:	2114      	movs	r1, #20
 80037b6:	187b      	adds	r3, r7, r1
 80037b8:	2202      	movs	r2, #2
 80037ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037bc:	187b      	adds	r3, r7, r1
 80037be:	2202      	movs	r2, #2
 80037c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	187b      	adds	r3, r7, r1
 80037c4:	2200      	movs	r2, #0
 80037c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c8:	187b      	adds	r3, r7, r1
 80037ca:	2200      	movs	r2, #0
 80037cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 80037ce:	187b      	adds	r3, r7, r1
 80037d0:	2202      	movs	r2, #2
 80037d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037d4:	187b      	adds	r3, r7, r1
 80037d6:	4a07      	ldr	r2, [pc, #28]	; (80037f4 <HAL_TIM_MspPostInit+0x120>)
 80037d8:	0019      	movs	r1, r3
 80037da:	0010      	movs	r0, r2
 80037dc:	f000 fd2e 	bl	800423c <HAL_GPIO_Init>
}
 80037e0:	46c0      	nop			; (mov r8, r8)
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b00b      	add	sp, #44	; 0x2c
 80037e6:	bd90      	pop	{r4, r7, pc}
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40014800 	.word	0x40014800
 80037f4:	50000c00 	.word	0x50000c00

080037f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037f8:	b590      	push	{r4, r7, lr}
 80037fa:	b08b      	sub	sp, #44	; 0x2c
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003800:	2414      	movs	r4, #20
 8003802:	193b      	adds	r3, r7, r4
 8003804:	0018      	movs	r0, r3
 8003806:	2314      	movs	r3, #20
 8003808:	001a      	movs	r2, r3
 800380a:	2100      	movs	r1, #0
 800380c:	f006 f944 	bl	8009a98 <memset>
  if(huart->Instance==USART2)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a1b      	ldr	r2, [pc, #108]	; (8003884 <HAL_UART_MspInit+0x8c>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d130      	bne.n	800387c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800381a:	4b1b      	ldr	r3, [pc, #108]	; (8003888 <HAL_UART_MspInit+0x90>)
 800381c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800381e:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <HAL_UART_MspInit+0x90>)
 8003820:	2180      	movs	r1, #128	; 0x80
 8003822:	0289      	lsls	r1, r1, #10
 8003824:	430a      	orrs	r2, r1
 8003826:	63da      	str	r2, [r3, #60]	; 0x3c
 8003828:	4b17      	ldr	r3, [pc, #92]	; (8003888 <HAL_UART_MspInit+0x90>)
 800382a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800382c:	2380      	movs	r3, #128	; 0x80
 800382e:	029b      	lsls	r3, r3, #10
 8003830:	4013      	ands	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003836:	4b14      	ldr	r3, [pc, #80]	; (8003888 <HAL_UART_MspInit+0x90>)
 8003838:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <HAL_UART_MspInit+0x90>)
 800383c:	2101      	movs	r1, #1
 800383e:	430a      	orrs	r2, r1
 8003840:	635a      	str	r2, [r3, #52]	; 0x34
 8003842:	4b11      	ldr	r3, [pc, #68]	; (8003888 <HAL_UART_MspInit+0x90>)
 8003844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003846:	2201      	movs	r2, #1
 8003848:	4013      	ands	r3, r2
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800384e:	0021      	movs	r1, r4
 8003850:	187b      	adds	r3, r7, r1
 8003852:	220c      	movs	r2, #12
 8003854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	187b      	adds	r3, r7, r1
 8003858:	2202      	movs	r2, #2
 800385a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385c:	187b      	adds	r3, r7, r1
 800385e:	2200      	movs	r2, #0
 8003860:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003862:	187b      	adds	r3, r7, r1
 8003864:	2200      	movs	r2, #0
 8003866:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003868:	187b      	adds	r3, r7, r1
 800386a:	2201      	movs	r2, #1
 800386c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386e:	187a      	adds	r2, r7, r1
 8003870:	23a0      	movs	r3, #160	; 0xa0
 8003872:	05db      	lsls	r3, r3, #23
 8003874:	0011      	movs	r1, r2
 8003876:	0018      	movs	r0, r3
 8003878:	f000 fce0 	bl	800423c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800387c:	46c0      	nop			; (mov r8, r8)
 800387e:	46bd      	mov	sp, r7
 8003880:	b00b      	add	sp, #44	; 0x2c
 8003882:	bd90      	pop	{r4, r7, pc}
 8003884:	40004400 	.word	0x40004400
 8003888:	40021000 	.word	0x40021000

0800388c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003890:	e7fe      	b.n	8003890 <NMI_Handler+0x4>

08003892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003896:	e7fe      	b.n	8003896 <HardFault_Handler+0x4>

08003898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800389c:	46c0      	nop			; (mov r8, r8)
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038b0:	f000 f9a4 	bl	8003bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038b4:	46c0      	nop			; (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80038c0:	4b03      	ldr	r3, [pc, #12]	; (80038d0 <DMA1_Channel1_IRQHandler+0x14>)
 80038c2:	0018      	movs	r0, r3
 80038c4:	f000 fbac 	bl	8004020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80038c8:	46c0      	nop			; (mov r8, r8)
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	46c0      	nop			; (mov r8, r8)
 80038d0:	20000244 	.word	0x20000244

080038d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <TIM2_IRQHandler+0x14>)
 80038da:	0018      	movs	r0, r3
 80038dc:	f003 fba8 	bl	8007030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80038e0:	46c0      	nop			; (mov r8, r8)
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	46c0      	nop			; (mov r8, r8)
 80038e8:	20000304 	.word	0x20000304

080038ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80038f0:	4b03      	ldr	r3, [pc, #12]	; (8003900 <TIM3_IRQHandler+0x14>)
 80038f2:	0018      	movs	r0, r3
 80038f4:	f003 fb9c 	bl	8007030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			; (mov r8, r8)
 8003900:	20000350 	.word	0x20000350

08003904 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003908:	4b09      	ldr	r3, [pc, #36]	; (8003930 <I2C1_IRQHandler+0x2c>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699a      	ldr	r2, [r3, #24]
 800390e:	23e0      	movs	r3, #224	; 0xe0
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	4013      	ands	r3, r2
 8003914:	d004      	beq.n	8003920 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8003916:	4b06      	ldr	r3, [pc, #24]	; (8003930 <I2C1_IRQHandler+0x2c>)
 8003918:	0018      	movs	r0, r3
 800391a:	f000 feed 	bl	80046f8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800391e:	e003      	b.n	8003928 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8003920:	4b03      	ldr	r3, [pc, #12]	; (8003930 <I2C1_IRQHandler+0x2c>)
 8003922:	0018      	movs	r0, r3
 8003924:	f000 fece 	bl	80046c4 <HAL_I2C_EV_IRQHandler>
}
 8003928:	46c0      	nop			; (mov r8, r8)
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	200001f0 	.word	0x200001f0

08003934 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003938:	4b03      	ldr	r3, [pc, #12]	; (8003948 <SPI2_IRQHandler+0x14>)
 800393a:	0018      	movs	r0, r3
 800393c:	f002 fe7e 	bl	800663c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	200002a0 	.word	0x200002a0

0800394c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  return 1;
 8003950:	2301      	movs	r3, #1
}
 8003952:	0018      	movs	r0, r3
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <_kill>:

int _kill(int pid, int sig)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003962:	f006 f8f3 	bl	8009b4c <__errno>
 8003966:	0003      	movs	r3, r0
 8003968:	2216      	movs	r2, #22
 800396a:	601a      	str	r2, [r3, #0]
  return -1;
 800396c:	2301      	movs	r3, #1
 800396e:	425b      	negs	r3, r3
}
 8003970:	0018      	movs	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	b002      	add	sp, #8
 8003976:	bd80      	pop	{r7, pc}

08003978 <_exit>:

void _exit (int status)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003980:	2301      	movs	r3, #1
 8003982:	425a      	negs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	0011      	movs	r1, r2
 8003988:	0018      	movs	r0, r3
 800398a:	f7ff ffe5 	bl	8003958 <_kill>
  while (1) {}    /* Make sure we hang here */
 800398e:	e7fe      	b.n	800398e <_exit+0x16>

08003990 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	e00a      	b.n	80039b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80039a2:	e000      	b.n	80039a6 <_read+0x16>
 80039a4:	bf00      	nop
 80039a6:	0001      	movs	r1, r0
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	60ba      	str	r2, [r7, #8]
 80039ae:	b2ca      	uxtb	r2, r1
 80039b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	3301      	adds	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	429a      	cmp	r2, r3
 80039be:	dbf0      	blt.n	80039a2 <_read+0x12>
  }

  return len;
 80039c0:	687b      	ldr	r3, [r7, #4]
}
 80039c2:	0018      	movs	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b006      	add	sp, #24
 80039c8:	bd80      	pop	{r7, pc}

080039ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b086      	sub	sp, #24
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039d6:	2300      	movs	r3, #0
 80039d8:	617b      	str	r3, [r7, #20]
 80039da:	e009      	b.n	80039f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	1c5a      	adds	r2, r3, #1
 80039e0:	60ba      	str	r2, [r7, #8]
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	0018      	movs	r0, r3
 80039e6:	e000      	b.n	80039ea <_write+0x20>
 80039e8:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	3301      	adds	r3, #1
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	dbf1      	blt.n	80039dc <_write+0x12>
  }
  return len;
 80039f8:	687b      	ldr	r3, [r7, #4]
}
 80039fa:	0018      	movs	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b006      	add	sp, #24
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <_close>:

int _close(int file)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	425b      	negs	r3, r3
}
 8003a0e:	0018      	movs	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b002      	add	sp, #8
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b082      	sub	sp, #8
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
 8003a1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2280      	movs	r2, #128	; 0x80
 8003a24:	0192      	lsls	r2, r2, #6
 8003a26:	605a      	str	r2, [r3, #4]
  return 0;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b002      	add	sp, #8
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <_isatty>:

int _isatty(int file)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b082      	sub	sp, #8
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a3a:	2301      	movs	r3, #1
}
 8003a3c:	0018      	movs	r0, r3
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	b002      	add	sp, #8
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	0018      	movs	r0, r3
 8003a54:	46bd      	mov	sp, r7
 8003a56:	b004      	add	sp, #16
 8003a58:	bd80      	pop	{r7, pc}
	...

08003a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a64:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <_sbrk+0x5c>)
 8003a66:	4b15      	ldr	r3, [pc, #84]	; (8003abc <_sbrk+0x60>)
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a70:	4b13      	ldr	r3, [pc, #76]	; (8003ac0 <_sbrk+0x64>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a78:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <_sbrk+0x64>)
 8003a7a:	4a12      	ldr	r2, [pc, #72]	; (8003ac4 <_sbrk+0x68>)
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a7e:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <_sbrk+0x64>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	18d3      	adds	r3, r2, r3
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d207      	bcs.n	8003a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a8c:	f006 f85e 	bl	8009b4c <__errno>
 8003a90:	0003      	movs	r3, r0
 8003a92:	220c      	movs	r2, #12
 8003a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a96:	2301      	movs	r3, #1
 8003a98:	425b      	negs	r3, r3
 8003a9a:	e009      	b.n	8003ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a9c:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <_sbrk+0x64>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <_sbrk+0x64>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	18d2      	adds	r2, r2, r3
 8003aaa:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <_sbrk+0x64>)
 8003aac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003aae:	68fb      	ldr	r3, [r7, #12]
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b006      	add	sp, #24
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20002000 	.word	0x20002000
 8003abc:	00000400 	.word	0x00000400
 8003ac0:	2000050c 	.word	0x2000050c
 8003ac4:	20000660 	.word	0x20000660

08003ac8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ad4:	480d      	ldr	r0, [pc, #52]	; (8003b0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003ad6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ad8:	f7ff fff6 	bl	8003ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003adc:	480c      	ldr	r0, [pc, #48]	; (8003b10 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ade:	490d      	ldr	r1, [pc, #52]	; (8003b14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ae0:	4a0d      	ldr	r2, [pc, #52]	; (8003b18 <LoopForever+0xe>)
  movs r3, #0
 8003ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae4:	e002      	b.n	8003aec <LoopCopyDataInit>

08003ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aea:	3304      	adds	r3, #4

08003aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003af0:	d3f9      	bcc.n	8003ae6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003af2:	4a0a      	ldr	r2, [pc, #40]	; (8003b1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003af4:	4c0a      	ldr	r4, [pc, #40]	; (8003b20 <LoopForever+0x16>)
  movs r3, #0
 8003af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003af8:	e001      	b.n	8003afe <LoopFillZerobss>

08003afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003afc:	3204      	adds	r2, #4

08003afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b00:	d3fb      	bcc.n	8003afa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003b02:	f006 f829 	bl	8009b58 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003b06:	f7fe ff71 	bl	80029ec <main>

08003b0a <LoopForever>:

LoopForever:
  b LoopForever
 8003b0a:	e7fe      	b.n	8003b0a <LoopForever>
  ldr   r0, =_estack
 8003b0c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b14:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003b18:	0800c2e4 	.word	0x0800c2e4
  ldr r2, =_sbss
 8003b1c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003b20:	20000660 	.word	0x20000660

08003b24 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b24:	e7fe      	b.n	8003b24 <ADC1_IRQHandler>
	...

08003b28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b2e:	1dfb      	adds	r3, r7, #7
 8003b30:	2200      	movs	r2, #0
 8003b32:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <HAL_Init+0x3c>)
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	4b0a      	ldr	r3, [pc, #40]	; (8003b64 <HAL_Init+0x3c>)
 8003b3a:	2180      	movs	r1, #128	; 0x80
 8003b3c:	0049      	lsls	r1, r1, #1
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b42:	2003      	movs	r0, #3
 8003b44:	f000 f810 	bl	8003b68 <HAL_InitTick>
 8003b48:	1e03      	subs	r3, r0, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003b4c:	1dfb      	adds	r3, r7, #7
 8003b4e:	2201      	movs	r2, #1
 8003b50:	701a      	strb	r2, [r3, #0]
 8003b52:	e001      	b.n	8003b58 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003b54:	f7ff fbb8 	bl	80032c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b58:	1dfb      	adds	r3, r7, #7
 8003b5a:	781b      	ldrb	r3, [r3, #0]
}
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b002      	add	sp, #8
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40022000 	.word	0x40022000

08003b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b68:	b590      	push	{r4, r7, lr}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b70:	230f      	movs	r3, #15
 8003b72:	18fb      	adds	r3, r7, r3
 8003b74:	2200      	movs	r2, #0
 8003b76:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003b78:	4b1d      	ldr	r3, [pc, #116]	; (8003bf0 <HAL_InitTick+0x88>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d02b      	beq.n	8003bd8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003b80:	4b1c      	ldr	r3, [pc, #112]	; (8003bf4 <HAL_InitTick+0x8c>)
 8003b82:	681c      	ldr	r4, [r3, #0]
 8003b84:	4b1a      	ldr	r3, [pc, #104]	; (8003bf0 <HAL_InitTick+0x88>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	0019      	movs	r1, r3
 8003b8a:	23fa      	movs	r3, #250	; 0xfa
 8003b8c:	0098      	lsls	r0, r3, #2
 8003b8e:	f7fc fad7 	bl	8000140 <__udivsi3>
 8003b92:	0003      	movs	r3, r0
 8003b94:	0019      	movs	r1, r3
 8003b96:	0020      	movs	r0, r4
 8003b98:	f7fc fad2 	bl	8000140 <__udivsi3>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f000 f93d 	bl	8003e1e <HAL_SYSTICK_Config>
 8003ba4:	1e03      	subs	r3, r0, #0
 8003ba6:	d112      	bne.n	8003bce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d80a      	bhi.n	8003bc4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	425b      	negs	r3, r3
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f000 f90c 	bl	8003dd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003bbc:	4b0e      	ldr	r3, [pc, #56]	; (8003bf8 <HAL_InitTick+0x90>)
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	e00d      	b.n	8003be0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003bc4:	230f      	movs	r3, #15
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	2201      	movs	r2, #1
 8003bca:	701a      	strb	r2, [r3, #0]
 8003bcc:	e008      	b.n	8003be0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003bce:	230f      	movs	r3, #15
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	701a      	strb	r2, [r3, #0]
 8003bd6:	e003      	b.n	8003be0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bd8:	230f      	movs	r3, #15
 8003bda:	18fb      	adds	r3, r7, r3
 8003bdc:	2201      	movs	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003be0:	230f      	movs	r3, #15
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
}
 8003be6:	0018      	movs	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b005      	add	sp, #20
 8003bec:	bd90      	pop	{r4, r7, pc}
 8003bee:	46c0      	nop			; (mov r8, r8)
 8003bf0:	20000008 	.word	0x20000008
 8003bf4:	20000000 	.word	0x20000000
 8003bf8:	20000004 	.word	0x20000004

08003bfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <HAL_IncTick+0x1c>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	001a      	movs	r2, r3
 8003c06:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <HAL_IncTick+0x20>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	18d2      	adds	r2, r2, r3
 8003c0c:	4b03      	ldr	r3, [pc, #12]	; (8003c1c <HAL_IncTick+0x20>)
 8003c0e:	601a      	str	r2, [r3, #0]
}
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	20000008 	.word	0x20000008
 8003c1c:	20000510 	.word	0x20000510

08003c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  return uwTick;
 8003c24:	4b02      	ldr	r3, [pc, #8]	; (8003c30 <HAL_GetTick+0x10>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	0018      	movs	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	20000510 	.word	0x20000510

08003c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c3c:	f7ff fff0 	bl	8003c20 <HAL_GetTick>
 8003c40:	0003      	movs	r3, r0
 8003c42:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	d005      	beq.n	8003c5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c4e:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <HAL_Delay+0x44>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	001a      	movs	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	189b      	adds	r3, r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	f7ff ffe0 	bl	8003c20 <HAL_GetTick>
 8003c60:	0002      	movs	r2, r0
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d8f7      	bhi.n	8003c5c <HAL_Delay+0x28>
  {
  }
}
 8003c6c:	46c0      	nop			; (mov r8, r8)
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b004      	add	sp, #16
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	20000008 	.word	0x20000008

08003c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	0002      	movs	r2, r0
 8003c84:	1dfb      	adds	r3, r7, #7
 8003c86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c88:	1dfb      	adds	r3, r7, #7
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b7f      	cmp	r3, #127	; 0x7f
 8003c8e:	d809      	bhi.n	8003ca4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c90:	1dfb      	adds	r3, r7, #7
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	001a      	movs	r2, r3
 8003c96:	231f      	movs	r3, #31
 8003c98:	401a      	ands	r2, r3
 8003c9a:	4b04      	ldr	r3, [pc, #16]	; (8003cac <__NVIC_EnableIRQ+0x30>)
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	4091      	lsls	r1, r2
 8003ca0:	000a      	movs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003ca4:	46c0      	nop			; (mov r8, r8)
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b002      	add	sp, #8
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	e000e100 	.word	0xe000e100

08003cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cb0:	b590      	push	{r4, r7, lr}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	0002      	movs	r2, r0
 8003cb8:	6039      	str	r1, [r7, #0]
 8003cba:	1dfb      	adds	r3, r7, #7
 8003cbc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003cbe:	1dfb      	adds	r3, r7, #7
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b7f      	cmp	r3, #127	; 0x7f
 8003cc4:	d828      	bhi.n	8003d18 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003cc6:	4a2f      	ldr	r2, [pc, #188]	; (8003d84 <__NVIC_SetPriority+0xd4>)
 8003cc8:	1dfb      	adds	r3, r7, #7
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	b25b      	sxtb	r3, r3
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	33c0      	adds	r3, #192	; 0xc0
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	589b      	ldr	r3, [r3, r2]
 8003cd6:	1dfa      	adds	r2, r7, #7
 8003cd8:	7812      	ldrb	r2, [r2, #0]
 8003cda:	0011      	movs	r1, r2
 8003cdc:	2203      	movs	r2, #3
 8003cde:	400a      	ands	r2, r1
 8003ce0:	00d2      	lsls	r2, r2, #3
 8003ce2:	21ff      	movs	r1, #255	; 0xff
 8003ce4:	4091      	lsls	r1, r2
 8003ce6:	000a      	movs	r2, r1
 8003ce8:	43d2      	mvns	r2, r2
 8003cea:	401a      	ands	r2, r3
 8003cec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	019b      	lsls	r3, r3, #6
 8003cf2:	22ff      	movs	r2, #255	; 0xff
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	1dfb      	adds	r3, r7, #7
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	0018      	movs	r0, r3
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	4003      	ands	r3, r0
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d04:	481f      	ldr	r0, [pc, #124]	; (8003d84 <__NVIC_SetPriority+0xd4>)
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	b25b      	sxtb	r3, r3
 8003d0c:	089b      	lsrs	r3, r3, #2
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	33c0      	adds	r3, #192	; 0xc0
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003d16:	e031      	b.n	8003d7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d18:	4a1b      	ldr	r2, [pc, #108]	; (8003d88 <__NVIC_SetPriority+0xd8>)
 8003d1a:	1dfb      	adds	r3, r7, #7
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	0019      	movs	r1, r3
 8003d20:	230f      	movs	r3, #15
 8003d22:	400b      	ands	r3, r1
 8003d24:	3b08      	subs	r3, #8
 8003d26:	089b      	lsrs	r3, r3, #2
 8003d28:	3306      	adds	r3, #6
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	18d3      	adds	r3, r2, r3
 8003d2e:	3304      	adds	r3, #4
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	1dfa      	adds	r2, r7, #7
 8003d34:	7812      	ldrb	r2, [r2, #0]
 8003d36:	0011      	movs	r1, r2
 8003d38:	2203      	movs	r2, #3
 8003d3a:	400a      	ands	r2, r1
 8003d3c:	00d2      	lsls	r2, r2, #3
 8003d3e:	21ff      	movs	r1, #255	; 0xff
 8003d40:	4091      	lsls	r1, r2
 8003d42:	000a      	movs	r2, r1
 8003d44:	43d2      	mvns	r2, r2
 8003d46:	401a      	ands	r2, r3
 8003d48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	019b      	lsls	r3, r3, #6
 8003d4e:	22ff      	movs	r2, #255	; 0xff
 8003d50:	401a      	ands	r2, r3
 8003d52:	1dfb      	adds	r3, r7, #7
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	0018      	movs	r0, r3
 8003d58:	2303      	movs	r3, #3
 8003d5a:	4003      	ands	r3, r0
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d60:	4809      	ldr	r0, [pc, #36]	; (8003d88 <__NVIC_SetPriority+0xd8>)
 8003d62:	1dfb      	adds	r3, r7, #7
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	001c      	movs	r4, r3
 8003d68:	230f      	movs	r3, #15
 8003d6a:	4023      	ands	r3, r4
 8003d6c:	3b08      	subs	r3, #8
 8003d6e:	089b      	lsrs	r3, r3, #2
 8003d70:	430a      	orrs	r2, r1
 8003d72:	3306      	adds	r3, #6
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	18c3      	adds	r3, r0, r3
 8003d78:	3304      	adds	r3, #4
 8003d7a:	601a      	str	r2, [r3, #0]
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b003      	add	sp, #12
 8003d82:	bd90      	pop	{r4, r7, pc}
 8003d84:	e000e100 	.word	0xe000e100
 8003d88:	e000ed00 	.word	0xe000ed00

08003d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	1e5a      	subs	r2, r3, #1
 8003d98:	2380      	movs	r3, #128	; 0x80
 8003d9a:	045b      	lsls	r3, r3, #17
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d301      	bcc.n	8003da4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003da0:	2301      	movs	r3, #1
 8003da2:	e010      	b.n	8003dc6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003da4:	4b0a      	ldr	r3, [pc, #40]	; (8003dd0 <SysTick_Config+0x44>)
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	3a01      	subs	r2, #1
 8003daa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dac:	2301      	movs	r3, #1
 8003dae:	425b      	negs	r3, r3
 8003db0:	2103      	movs	r1, #3
 8003db2:	0018      	movs	r0, r3
 8003db4:	f7ff ff7c 	bl	8003cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003db8:	4b05      	ldr	r3, [pc, #20]	; (8003dd0 <SysTick_Config+0x44>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dbe:	4b04      	ldr	r3, [pc, #16]	; (8003dd0 <SysTick_Config+0x44>)
 8003dc0:	2207      	movs	r2, #7
 8003dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b002      	add	sp, #8
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	e000e010 	.word	0xe000e010

08003dd4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	210f      	movs	r1, #15
 8003de0:	187b      	adds	r3, r7, r1
 8003de2:	1c02      	adds	r2, r0, #0
 8003de4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	b25b      	sxtb	r3, r3
 8003dee:	0011      	movs	r1, r2
 8003df0:	0018      	movs	r0, r3
 8003df2:	f7ff ff5d 	bl	8003cb0 <__NVIC_SetPriority>
}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	b004      	add	sp, #16
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	0002      	movs	r2, r0
 8003e06:	1dfb      	adds	r3, r7, #7
 8003e08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	b25b      	sxtb	r3, r3
 8003e10:	0018      	movs	r0, r3
 8003e12:	f7ff ff33 	bl	8003c7c <__NVIC_EnableIRQ>
}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b002      	add	sp, #8
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f7ff ffaf 	bl	8003d8c <SysTick_Config>
 8003e2e:	0003      	movs	r3, r0
}
 8003e30:	0018      	movs	r0, r3
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b002      	add	sp, #8
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e077      	b.n	8003f3a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a3d      	ldr	r2, [pc, #244]	; (8003f44 <HAL_DMA_Init+0x10c>)
 8003e50:	4694      	mov	ip, r2
 8003e52:	4463      	add	r3, ip
 8003e54:	2114      	movs	r1, #20
 8003e56:	0018      	movs	r0, r3
 8003e58:	f7fc f972 	bl	8000140 <__udivsi3>
 8003e5c:	0003      	movs	r3, r0
 8003e5e:	009a      	lsls	r2, r3, #2
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2225      	movs	r2, #37	; 0x25
 8003e68:	2102      	movs	r1, #2
 8003e6a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4934      	ldr	r1, [pc, #208]	; (8003f48 <HAL_DMA_Init+0x110>)
 8003e78:	400a      	ands	r2, r1
 8003e7a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6819      	ldr	r1, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f000 f971 	bl	800419c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	2380      	movs	r3, #128	; 0x80
 8003ec0:	01db      	lsls	r3, r3, #7
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d102      	bne.n	8003ecc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	213f      	movs	r1, #63	; 0x3f
 8003ed6:	400a      	ands	r2, r1
 8003ed8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003ee2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d011      	beq.n	8003f10 <HAL_DMA_Init+0xd8>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d80d      	bhi.n	8003f10 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	f000 f97c 	bl	80041f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	e008      	b.n	8003f22 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2225      	movs	r2, #37	; 0x25
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2224      	movs	r2, #36	; 0x24
 8003f34:	2100      	movs	r1, #0
 8003f36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	b002      	add	sp, #8
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	46c0      	nop			; (mov r8, r8)
 8003f44:	bffdfff8 	.word	0xbffdfff8
 8003f48:	ffff800f 	.word	0xffff800f

08003f4c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f54:	210f      	movs	r1, #15
 8003f56:	187b      	adds	r3, r7, r1
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2225      	movs	r2, #37	; 0x25
 8003f60:	5c9b      	ldrb	r3, [r3, r2]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d006      	beq.n	8003f76 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003f6e:	187b      	adds	r3, r7, r1
 8003f70:	2201      	movs	r2, #1
 8003f72:	701a      	strb	r2, [r3, #0]
 8003f74:	e049      	b.n	800400a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	210e      	movs	r1, #14
 8003f82:	438a      	bics	r2, r1
 8003f84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2101      	movs	r1, #1
 8003f92:	438a      	bics	r2, r1
 8003f94:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa0:	491d      	ldr	r1, [pc, #116]	; (8004018 <HAL_DMA_Abort_IT+0xcc>)
 8003fa2:	400a      	ands	r2, r1
 8003fa4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8003fa6:	4b1d      	ldr	r3, [pc, #116]	; (800401c <HAL_DMA_Abort_IT+0xd0>)
 8003fa8:	6859      	ldr	r1, [r3, #4]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	221c      	movs	r2, #28
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	4b19      	ldr	r3, [pc, #100]	; (800401c <HAL_DMA_Abort_IT+0xd0>)
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003fc4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00c      	beq.n	8003fe8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd8:	490f      	ldr	r1, [pc, #60]	; (8004018 <HAL_DMA_Abort_IT+0xcc>)
 8003fda:	400a      	ands	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003fe6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2225      	movs	r2, #37	; 0x25
 8003fec:	2101      	movs	r1, #1
 8003fee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2224      	movs	r2, #36	; 0x24
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d004      	beq.n	800400a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	0010      	movs	r0, r2
 8004008:	4798      	blx	r3
    }
  }
  return status;
 800400a:	230f      	movs	r3, #15
 800400c:	18fb      	adds	r3, r7, r3
 800400e:	781b      	ldrb	r3, [r3, #0]
}
 8004010:	0018      	movs	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	b004      	add	sp, #16
 8004016:	bd80      	pop	{r7, pc}
 8004018:	fffffeff 	.word	0xfffffeff
 800401c:	40020000 	.word	0x40020000

08004020 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8004028:	4b55      	ldr	r3, [pc, #340]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	221c      	movs	r2, #28
 800403c:	4013      	ands	r3, r2
 800403e:	2204      	movs	r2, #4
 8004040:	409a      	lsls	r2, r3
 8004042:	0013      	movs	r3, r2
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4013      	ands	r3, r2
 8004048:	d027      	beq.n	800409a <HAL_DMA_IRQHandler+0x7a>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2204      	movs	r2, #4
 800404e:	4013      	ands	r3, r2
 8004050:	d023      	beq.n	800409a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2220      	movs	r2, #32
 800405a:	4013      	ands	r3, r2
 800405c:	d107      	bne.n	800406e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2104      	movs	r1, #4
 800406a:	438a      	bics	r2, r1
 800406c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800406e:	4b44      	ldr	r3, [pc, #272]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 8004070:	6859      	ldr	r1, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	221c      	movs	r2, #28
 8004078:	4013      	ands	r3, r2
 800407a:	2204      	movs	r2, #4
 800407c:	409a      	lsls	r2, r3
 800407e:	4b40      	ldr	r3, [pc, #256]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 8004080:	430a      	orrs	r2, r1
 8004082:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	2b00      	cmp	r3, #0
 800408a:	d100      	bne.n	800408e <HAL_DMA_IRQHandler+0x6e>
 800408c:	e073      	b.n	8004176 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	0010      	movs	r0, r2
 8004096:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004098:	e06d      	b.n	8004176 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	221c      	movs	r2, #28
 80040a0:	4013      	ands	r3, r2
 80040a2:	2202      	movs	r2, #2
 80040a4:	409a      	lsls	r2, r3
 80040a6:	0013      	movs	r3, r2
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	4013      	ands	r3, r2
 80040ac:	d02e      	beq.n	800410c <HAL_DMA_IRQHandler+0xec>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	2202      	movs	r2, #2
 80040b2:	4013      	ands	r3, r2
 80040b4:	d02a      	beq.n	800410c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2220      	movs	r2, #32
 80040be:	4013      	ands	r3, r2
 80040c0:	d10b      	bne.n	80040da <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	210a      	movs	r1, #10
 80040ce:	438a      	bics	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2225      	movs	r2, #37	; 0x25
 80040d6:	2101      	movs	r1, #1
 80040d8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80040da:	4b29      	ldr	r3, [pc, #164]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 80040dc:	6859      	ldr	r1, [r3, #4]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	221c      	movs	r2, #28
 80040e4:	4013      	ands	r3, r2
 80040e6:	2202      	movs	r2, #2
 80040e8:	409a      	lsls	r2, r3
 80040ea:	4b25      	ldr	r3, [pc, #148]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 80040ec:	430a      	orrs	r2, r1
 80040ee:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2224      	movs	r2, #36	; 0x24
 80040f4:	2100      	movs	r1, #0
 80040f6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d03a      	beq.n	8004176 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	0010      	movs	r0, r2
 8004108:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800410a:	e034      	b.n	8004176 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	221c      	movs	r2, #28
 8004112:	4013      	ands	r3, r2
 8004114:	2208      	movs	r2, #8
 8004116:	409a      	lsls	r2, r3
 8004118:	0013      	movs	r3, r2
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4013      	ands	r3, r2
 800411e:	d02b      	beq.n	8004178 <HAL_DMA_IRQHandler+0x158>
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2208      	movs	r2, #8
 8004124:	4013      	ands	r3, r2
 8004126:	d027      	beq.n	8004178 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	210e      	movs	r1, #14
 8004134:	438a      	bics	r2, r1
 8004136:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004138:	4b11      	ldr	r3, [pc, #68]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 800413a:	6859      	ldr	r1, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004140:	221c      	movs	r2, #28
 8004142:	4013      	ands	r3, r2
 8004144:	2201      	movs	r2, #1
 8004146:	409a      	lsls	r2, r3
 8004148:	4b0d      	ldr	r3, [pc, #52]	; (8004180 <HAL_DMA_IRQHandler+0x160>)
 800414a:	430a      	orrs	r2, r1
 800414c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2225      	movs	r2, #37	; 0x25
 8004158:	2101      	movs	r1, #1
 800415a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2224      	movs	r2, #36	; 0x24
 8004160:	2100      	movs	r1, #0
 8004162:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004168:	2b00      	cmp	r3, #0
 800416a:	d005      	beq.n	8004178 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	0010      	movs	r0, r2
 8004174:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	46c0      	nop			; (mov r8, r8)
}
 800417a:	46bd      	mov	sp, r7
 800417c:	b004      	add	sp, #16
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40020000 	.word	0x40020000

08004184 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2225      	movs	r2, #37	; 0x25
 8004190:	5c9b      	ldrb	r3, [r3, r2]
 8004192:	b2db      	uxtb	r3, r3
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	b002      	add	sp, #8
 800419a:	bd80      	pop	{r7, pc}

0800419c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a8:	089b      	lsrs	r3, r3, #2
 80041aa:	4a10      	ldr	r2, [pc, #64]	; (80041ec <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80041ac:	4694      	mov	ip, r2
 80041ae:	4463      	add	r3, ip
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	001a      	movs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	001a      	movs	r2, r3
 80041be:	23ff      	movs	r3, #255	; 0xff
 80041c0:	4013      	ands	r3, r2
 80041c2:	3b08      	subs	r3, #8
 80041c4:	2114      	movs	r1, #20
 80041c6:	0018      	movs	r0, r3
 80041c8:	f7fb ffba 	bl	8000140 <__udivsi3>
 80041cc:	0003      	movs	r3, r0
 80041ce:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a07      	ldr	r2, [pc, #28]	; (80041f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80041d4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	221f      	movs	r2, #31
 80041da:	4013      	ands	r3, r2
 80041dc:	2201      	movs	r2, #1
 80041de:	409a      	lsls	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80041e4:	46c0      	nop			; (mov r8, r8)
 80041e6:	46bd      	mov	sp, r7
 80041e8:	b004      	add	sp, #16
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	10008200 	.word	0x10008200
 80041f0:	40020880 	.word	0x40020880

080041f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	223f      	movs	r2, #63	; 0x3f
 8004202:	4013      	ands	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4a0a      	ldr	r2, [pc, #40]	; (8004234 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800420a:	4694      	mov	ip, r2
 800420c:	4463      	add	r3, ip
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	001a      	movs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a07      	ldr	r2, [pc, #28]	; (8004238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800421a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	3b01      	subs	r3, #1
 8004220:	2203      	movs	r2, #3
 8004222:	4013      	ands	r3, r2
 8004224:	2201      	movs	r2, #1
 8004226:	409a      	lsls	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800422c:	46c0      	nop			; (mov r8, r8)
 800422e:	46bd      	mov	sp, r7
 8004230:	b004      	add	sp, #16
 8004232:	bd80      	pop	{r7, pc}
 8004234:	1000823f 	.word	0x1000823f
 8004238:	40020940 	.word	0x40020940

0800423c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004246:	2300      	movs	r3, #0
 8004248:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800424a:	e147      	b.n	80044dc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2101      	movs	r1, #1
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4091      	lsls	r1, r2
 8004256:	000a      	movs	r2, r1
 8004258:	4013      	ands	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d100      	bne.n	8004264 <HAL_GPIO_Init+0x28>
 8004262:	e138      	b.n	80044d6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	2203      	movs	r2, #3
 800426a:	4013      	ands	r3, r2
 800426c:	2b01      	cmp	r3, #1
 800426e:	d005      	beq.n	800427c <HAL_GPIO_Init+0x40>
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2203      	movs	r2, #3
 8004276:	4013      	ands	r3, r2
 8004278:	2b02      	cmp	r3, #2
 800427a:	d130      	bne.n	80042de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	2203      	movs	r2, #3
 8004288:	409a      	lsls	r2, r3
 800428a:	0013      	movs	r3, r2
 800428c:	43da      	mvns	r2, r3
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4013      	ands	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	409a      	lsls	r2, r3
 800429e:	0013      	movs	r3, r2
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042b2:	2201      	movs	r2, #1
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	409a      	lsls	r2, r3
 80042b8:	0013      	movs	r3, r2
 80042ba:	43da      	mvns	r2, r3
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	4013      	ands	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	091b      	lsrs	r3, r3, #4
 80042c8:	2201      	movs	r2, #1
 80042ca:	401a      	ands	r2, r3
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	409a      	lsls	r2, r3
 80042d0:	0013      	movs	r3, r2
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2203      	movs	r2, #3
 80042e4:	4013      	ands	r3, r2
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	d017      	beq.n	800431a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	2203      	movs	r2, #3
 80042f6:	409a      	lsls	r2, r3
 80042f8:	0013      	movs	r3, r2
 80042fa:	43da      	mvns	r2, r3
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	4013      	ands	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	409a      	lsls	r2, r3
 800430c:	0013      	movs	r3, r2
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	4313      	orrs	r3, r2
 8004312:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2203      	movs	r2, #3
 8004320:	4013      	ands	r3, r2
 8004322:	2b02      	cmp	r3, #2
 8004324:	d123      	bne.n	800436e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	08da      	lsrs	r2, r3, #3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3208      	adds	r2, #8
 800432e:	0092      	lsls	r2, r2, #2
 8004330:	58d3      	ldr	r3, [r2, r3]
 8004332:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2207      	movs	r2, #7
 8004338:	4013      	ands	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	220f      	movs	r2, #15
 800433e:	409a      	lsls	r2, r3
 8004340:	0013      	movs	r3, r2
 8004342:	43da      	mvns	r2, r3
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	691a      	ldr	r2, [r3, #16]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2107      	movs	r1, #7
 8004352:	400b      	ands	r3, r1
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	409a      	lsls	r2, r3
 8004358:	0013      	movs	r3, r2
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	08da      	lsrs	r2, r3, #3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3208      	adds	r2, #8
 8004368:	0092      	lsls	r2, r2, #2
 800436a:	6939      	ldr	r1, [r7, #16]
 800436c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	2203      	movs	r2, #3
 800437a:	409a      	lsls	r2, r3
 800437c:	0013      	movs	r3, r2
 800437e:	43da      	mvns	r2, r3
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4013      	ands	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2203      	movs	r2, #3
 800438c:	401a      	ands	r2, r3
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	409a      	lsls	r2, r3
 8004394:	0013      	movs	r3, r2
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	23c0      	movs	r3, #192	; 0xc0
 80043a8:	029b      	lsls	r3, r3, #10
 80043aa:	4013      	ands	r3, r2
 80043ac:	d100      	bne.n	80043b0 <HAL_GPIO_Init+0x174>
 80043ae:	e092      	b.n	80044d6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80043b0:	4a50      	ldr	r2, [pc, #320]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	089b      	lsrs	r3, r3, #2
 80043b6:	3318      	adds	r3, #24
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	589b      	ldr	r3, [r3, r2]
 80043bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2203      	movs	r2, #3
 80043c2:	4013      	ands	r3, r2
 80043c4:	00db      	lsls	r3, r3, #3
 80043c6:	220f      	movs	r2, #15
 80043c8:	409a      	lsls	r2, r3
 80043ca:	0013      	movs	r3, r2
 80043cc:	43da      	mvns	r2, r3
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	4013      	ands	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	23a0      	movs	r3, #160	; 0xa0
 80043d8:	05db      	lsls	r3, r3, #23
 80043da:	429a      	cmp	r2, r3
 80043dc:	d013      	beq.n	8004406 <HAL_GPIO_Init+0x1ca>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a45      	ldr	r2, [pc, #276]	; (80044f8 <HAL_GPIO_Init+0x2bc>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00d      	beq.n	8004402 <HAL_GPIO_Init+0x1c6>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a44      	ldr	r2, [pc, #272]	; (80044fc <HAL_GPIO_Init+0x2c0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d007      	beq.n	80043fe <HAL_GPIO_Init+0x1c2>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a43      	ldr	r2, [pc, #268]	; (8004500 <HAL_GPIO_Init+0x2c4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d101      	bne.n	80043fa <HAL_GPIO_Init+0x1be>
 80043f6:	2303      	movs	r3, #3
 80043f8:	e006      	b.n	8004408 <HAL_GPIO_Init+0x1cc>
 80043fa:	2305      	movs	r3, #5
 80043fc:	e004      	b.n	8004408 <HAL_GPIO_Init+0x1cc>
 80043fe:	2302      	movs	r3, #2
 8004400:	e002      	b.n	8004408 <HAL_GPIO_Init+0x1cc>
 8004402:	2301      	movs	r3, #1
 8004404:	e000      	b.n	8004408 <HAL_GPIO_Init+0x1cc>
 8004406:	2300      	movs	r3, #0
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	2103      	movs	r1, #3
 800440c:	400a      	ands	r2, r1
 800440e:	00d2      	lsls	r2, r2, #3
 8004410:	4093      	lsls	r3, r2
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004418:	4936      	ldr	r1, [pc, #216]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	089b      	lsrs	r3, r3, #2
 800441e:	3318      	adds	r3, #24
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004426:	4b33      	ldr	r3, [pc, #204]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	43da      	mvns	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	2380      	movs	r3, #128	; 0x80
 800443c:	035b      	lsls	r3, r3, #13
 800443e:	4013      	ands	r3, r2
 8004440:	d003      	beq.n	800444a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800444a:	4b2a      	ldr	r3, [pc, #168]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004450:	4b28      	ldr	r3, [pc, #160]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	43da      	mvns	r2, r3
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4013      	ands	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	2380      	movs	r3, #128	; 0x80
 8004466:	039b      	lsls	r3, r3, #14
 8004468:	4013      	ands	r3, r2
 800446a:	d003      	beq.n	8004474 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4313      	orrs	r3, r2
 8004472:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004474:	4b1f      	ldr	r3, [pc, #124]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800447a:	4a1e      	ldr	r2, [pc, #120]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 800447c:	2384      	movs	r3, #132	; 0x84
 800447e:	58d3      	ldr	r3, [r2, r3]
 8004480:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	43da      	mvns	r2, r3
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	4013      	ands	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	2380      	movs	r3, #128	; 0x80
 8004492:	029b      	lsls	r3, r3, #10
 8004494:	4013      	ands	r3, r2
 8004496:	d003      	beq.n	80044a0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044a0:	4914      	ldr	r1, [pc, #80]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 80044a2:	2284      	movs	r2, #132	; 0x84
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80044a8:	4a12      	ldr	r2, [pc, #72]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 80044aa:	2380      	movs	r3, #128	; 0x80
 80044ac:	58d3      	ldr	r3, [r2, r3]
 80044ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	43da      	mvns	r2, r3
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	4013      	ands	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	2380      	movs	r3, #128	; 0x80
 80044c0:	025b      	lsls	r3, r3, #9
 80044c2:	4013      	ands	r3, r2
 80044c4:	d003      	beq.n	80044ce <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044ce:	4909      	ldr	r1, [pc, #36]	; (80044f4 <HAL_GPIO_Init+0x2b8>)
 80044d0:	2280      	movs	r2, #128	; 0x80
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	3301      	adds	r3, #1
 80044da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	40da      	lsrs	r2, r3
 80044e4:	1e13      	subs	r3, r2, #0
 80044e6:	d000      	beq.n	80044ea <HAL_GPIO_Init+0x2ae>
 80044e8:	e6b0      	b.n	800424c <HAL_GPIO_Init+0x10>
  }
}
 80044ea:	46c0      	nop			; (mov r8, r8)
 80044ec:	46c0      	nop			; (mov r8, r8)
 80044ee:	46bd      	mov	sp, r7
 80044f0:	b006      	add	sp, #24
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40021800 	.word	0x40021800
 80044f8:	50000400 	.word	0x50000400
 80044fc:	50000800 	.word	0x50000800
 8004500:	50000c00 	.word	0x50000c00

08004504 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	000a      	movs	r2, r1
 800450e:	1cbb      	adds	r3, r7, #2
 8004510:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	1cba      	adds	r2, r7, #2
 8004518:	8812      	ldrh	r2, [r2, #0]
 800451a:	4013      	ands	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800451e:	230f      	movs	r3, #15
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	2201      	movs	r2, #1
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e003      	b.n	8004530 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004528:	230f      	movs	r3, #15
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004530:	230f      	movs	r3, #15
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	781b      	ldrb	r3, [r3, #0]
}
 8004536:	0018      	movs	r0, r3
 8004538:	46bd      	mov	sp, r7
 800453a:	b004      	add	sp, #16
 800453c:	bd80      	pop	{r7, pc}

0800453e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	0008      	movs	r0, r1
 8004548:	0011      	movs	r1, r2
 800454a:	1cbb      	adds	r3, r7, #2
 800454c:	1c02      	adds	r2, r0, #0
 800454e:	801a      	strh	r2, [r3, #0]
 8004550:	1c7b      	adds	r3, r7, #1
 8004552:	1c0a      	adds	r2, r1, #0
 8004554:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004556:	1c7b      	adds	r3, r7, #1
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d004      	beq.n	8004568 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800455e:	1cbb      	adds	r3, r7, #2
 8004560:	881a      	ldrh	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004566:	e003      	b.n	8004570 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004568:	1cbb      	adds	r3, r7, #2
 800456a:	881a      	ldrh	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004570:	46c0      	nop			; (mov r8, r8)
 8004572:	46bd      	mov	sp, r7
 8004574:	b002      	add	sp, #8
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e08f      	b.n	80046aa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2241      	movs	r2, #65	; 0x41
 800458e:	5c9b      	ldrb	r3, [r3, r2]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d107      	bne.n	80045a6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2240      	movs	r2, #64	; 0x40
 800459a:	2100      	movs	r1, #0
 800459c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	0018      	movs	r0, r3
 80045a2:	f7fe feb5 	bl	8003310 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2241      	movs	r2, #65	; 0x41
 80045aa:	2124      	movs	r1, #36	; 0x24
 80045ac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2101      	movs	r1, #1
 80045ba:	438a      	bics	r2, r1
 80045bc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	493b      	ldr	r1, [pc, #236]	; (80046b4 <HAL_I2C_Init+0x13c>)
 80045c8:	400a      	ands	r2, r1
 80045ca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689a      	ldr	r2, [r3, #8]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4938      	ldr	r1, [pc, #224]	; (80046b8 <HAL_I2C_Init+0x140>)
 80045d8:	400a      	ands	r2, r1
 80045da:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d108      	bne.n	80045f6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2180      	movs	r1, #128	; 0x80
 80045ee:	0209      	lsls	r1, r1, #8
 80045f0:	430a      	orrs	r2, r1
 80045f2:	609a      	str	r2, [r3, #8]
 80045f4:	e007      	b.n	8004606 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2184      	movs	r1, #132	; 0x84
 8004600:	0209      	lsls	r1, r1, #8
 8004602:	430a      	orrs	r2, r1
 8004604:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d109      	bne.n	8004622 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2180      	movs	r1, #128	; 0x80
 800461a:	0109      	lsls	r1, r1, #4
 800461c:	430a      	orrs	r2, r1
 800461e:	605a      	str	r2, [r3, #4]
 8004620:	e007      	b.n	8004632 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4923      	ldr	r1, [pc, #140]	; (80046bc <HAL_I2C_Init+0x144>)
 800462e:	400a      	ands	r2, r1
 8004630:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4920      	ldr	r1, [pc, #128]	; (80046c0 <HAL_I2C_Init+0x148>)
 800463e:	430a      	orrs	r2, r1
 8004640:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68da      	ldr	r2, [r3, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	491a      	ldr	r1, [pc, #104]	; (80046b8 <HAL_I2C_Init+0x140>)
 800464e:	400a      	ands	r2, r1
 8004650:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	431a      	orrs	r2, r3
 800465c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	69d9      	ldr	r1, [r3, #28]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1a      	ldr	r2, [r3, #32]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2101      	movs	r1, #1
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2241      	movs	r2, #65	; 0x41
 8004696:	2120      	movs	r1, #32
 8004698:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2242      	movs	r2, #66	; 0x42
 80046a4:	2100      	movs	r1, #0
 80046a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	0018      	movs	r0, r3
 80046ac:	46bd      	mov	sp, r7
 80046ae:	b002      	add	sp, #8
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	f0ffffff 	.word	0xf0ffffff
 80046b8:	ffff7fff 	.word	0xffff7fff
 80046bc:	fffff7ff 	.word	0xfffff7ff
 80046c0:	02008000 	.word	0x02008000

080046c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	68f9      	ldr	r1, [r7, #12]
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	4798      	blx	r3
  }
}
 80046f0:	46c0      	nop			; (mov r8, r8)
 80046f2:	46bd      	mov	sp, r7
 80046f4:	b004      	add	sp, #16
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4013      	ands	r3, r2
 8004718:	d00e      	beq.n	8004738 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	2280      	movs	r2, #128	; 0x80
 800471e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004720:	d00a      	beq.n	8004738 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004726:	2201      	movs	r2, #1
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2280      	movs	r2, #128	; 0x80
 8004734:	0052      	lsls	r2, r2, #1
 8004736:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004738:	697a      	ldr	r2, [r7, #20]
 800473a:	2380      	movs	r3, #128	; 0x80
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	4013      	ands	r3, r2
 8004740:	d00e      	beq.n	8004760 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	2280      	movs	r2, #128	; 0x80
 8004746:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004748:	d00a      	beq.n	8004760 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	2208      	movs	r2, #8
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2280      	movs	r2, #128	; 0x80
 800475c:	00d2      	lsls	r2, r2, #3
 800475e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4013      	ands	r3, r2
 8004768:	d00e      	beq.n	8004788 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	2280      	movs	r2, #128	; 0x80
 800476e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004770:	d00a      	beq.n	8004788 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004776:	2202      	movs	r2, #2
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2280      	movs	r2, #128	; 0x80
 8004784:	0092      	lsls	r2, r2, #2
 8004786:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	220b      	movs	r2, #11
 8004792:	4013      	ands	r3, r2
 8004794:	d005      	beq.n	80047a2 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	0011      	movs	r1, r2
 800479c:	0018      	movs	r0, r3
 800479e:	f000 fc25 	bl	8004fec <I2C_ITError>
  }
}
 80047a2:	46c0      	nop			; (mov r8, r8)
 80047a4:	46bd      	mov	sp, r7
 80047a6:	b006      	add	sp, #24
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b082      	sub	sp, #8
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b082      	sub	sp, #8
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b002      	add	sp, #8
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	0008      	movs	r0, r1
 80047d4:	0011      	movs	r1, r2
 80047d6:	1cfb      	adds	r3, r7, #3
 80047d8:	1c02      	adds	r2, r0, #0
 80047da:	701a      	strb	r2, [r3, #0]
 80047dc:	003b      	movs	r3, r7
 80047de:	1c0a      	adds	r2, r1, #0
 80047e0:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	46bd      	mov	sp, r7
 80047e6:	b002      	add	sp, #8
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b002      	add	sp, #8
 80047f8:	bd80      	pop	{r7, pc}

080047fa <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b082      	sub	sp, #8
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	46bd      	mov	sp, r7
 8004806:	b002      	add	sp, #8
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b082      	sub	sp, #8
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	46bd      	mov	sp, r7
 8004816:	b002      	add	sp, #8
 8004818:	bd80      	pop	{r7, pc}
	...

0800481c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2240      	movs	r2, #64	; 0x40
 8004836:	5c9b      	ldrb	r3, [r3, r2]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <I2C_Slave_ISR_IT+0x24>
 800483c:	2302      	movs	r3, #2
 800483e:	e0e7      	b.n	8004a10 <I2C_Slave_ISR_IT+0x1f4>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2240      	movs	r2, #64	; 0x40
 8004844:	2101      	movs	r1, #1
 8004846:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	2220      	movs	r2, #32
 800484c:	4013      	ands	r3, r2
 800484e:	d00a      	beq.n	8004866 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004856:	d006      	beq.n	8004866 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	0011      	movs	r1, r2
 800485e:	0018      	movs	r0, r3
 8004860:	f000 f9e4 	bl	8004c2c <I2C_ITSlaveCplt>
 8004864:	e0cf      	b.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	2210      	movs	r2, #16
 800486a:	4013      	ands	r3, r2
 800486c:	d052      	beq.n	8004914 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2210      	movs	r2, #16
 8004872:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004874:	d04e      	beq.n	8004914 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487a:	b29b      	uxth	r3, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	d12d      	bne.n	80048dc <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2241      	movs	r2, #65	; 0x41
 8004884:	5c9b      	ldrb	r3, [r3, r2]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b28      	cmp	r3, #40	; 0x28
 800488a:	d10b      	bne.n	80048a4 <I2C_Slave_ISR_IT+0x88>
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	2380      	movs	r3, #128	; 0x80
 8004890:	049b      	lsls	r3, r3, #18
 8004892:	429a      	cmp	r2, r3
 8004894:	d106      	bne.n	80048a4 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	0011      	movs	r1, r2
 800489c:	0018      	movs	r0, r3
 800489e:	f000 fb4d 	bl	8004f3c <I2C_ITListenCplt>
 80048a2:	e036      	b.n	8004912 <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2241      	movs	r2, #65	; 0x41
 80048a8:	5c9b      	ldrb	r3, [r3, r2]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b29      	cmp	r3, #41	; 0x29
 80048ae:	d110      	bne.n	80048d2 <I2C_Slave_ISR_IT+0xb6>
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	4a59      	ldr	r2, [pc, #356]	; (8004a18 <I2C_Slave_ISR_IT+0x1fc>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00c      	beq.n	80048d2 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2210      	movs	r2, #16
 80048be:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	0018      	movs	r0, r3
 80048c4:	f000 fcbd 	bl	8005242 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	0018      	movs	r0, r3
 80048cc:	f000 f94a 	bl	8004b64 <I2C_ITSlaveSeqCplt>
 80048d0:	e01f      	b.n	8004912 <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2210      	movs	r2, #16
 80048d8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80048da:	e091      	b.n	8004a00 <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2210      	movs	r2, #16
 80048e2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e8:	2204      	movs	r2, #4
 80048ea:	431a      	orrs	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d005      	beq.n	8004902 <I2C_Slave_ISR_IT+0xe6>
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	2380      	movs	r3, #128	; 0x80
 80048fa:	045b      	lsls	r3, r3, #17
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d000      	beq.n	8004902 <I2C_Slave_ISR_IT+0xe6>
 8004900:	e07e      	b.n	8004a00 <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	0011      	movs	r1, r2
 800490a:	0018      	movs	r0, r3
 800490c:	f000 fb6e 	bl	8004fec <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004910:	e076      	b.n	8004a00 <I2C_Slave_ISR_IT+0x1e4>
 8004912:	e075      	b.n	8004a00 <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	2204      	movs	r2, #4
 8004918:	4013      	ands	r3, r2
 800491a:	d02f      	beq.n	800497c <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2204      	movs	r2, #4
 8004920:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004922:	d02b      	beq.n	800497c <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004928:	b29b      	uxth	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d018      	beq.n	8004960 <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	1c5a      	adds	r2, r3, #1
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494a:	3b01      	subs	r3, #1
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d14c      	bne.n	8004a04 <I2C_Slave_ISR_IT+0x1e8>
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	4a2a      	ldr	r2, [pc, #168]	; (8004a18 <I2C_Slave_ISR_IT+0x1fc>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d048      	beq.n	8004a04 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	0018      	movs	r0, r3
 8004976:	f000 f8f5 	bl	8004b64 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800497a:	e043      	b.n	8004a04 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	2208      	movs	r2, #8
 8004980:	4013      	ands	r3, r2
 8004982:	d00a      	beq.n	800499a <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2208      	movs	r2, #8
 8004988:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800498a:	d006      	beq.n	800499a <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	0011      	movs	r1, r2
 8004992:	0018      	movs	r0, r3
 8004994:	f000 f842 	bl	8004a1c <I2C_ITAddrCplt>
 8004998:	e035      	b.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2202      	movs	r2, #2
 800499e:	4013      	ands	r3, r2
 80049a0:	d031      	beq.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049a8:	d02d      	beq.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d018      	beq.n	80049e6 <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	781a      	ldrb	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	851a      	strh	r2, [r3, #40]	; 0x28
 80049e4:	e00f      	b.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	2380      	movs	r3, #128	; 0x80
 80049ea:	045b      	lsls	r3, r3, #17
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d002      	beq.n	80049f6 <I2C_Slave_ISR_IT+0x1da>
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d107      	bne.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f000 f8b3 	bl	8004b64 <I2C_ITSlaveSeqCplt>
 80049fe:	e002      	b.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 8004a00:	46c0      	nop			; (mov r8, r8)
 8004a02:	e000      	b.n	8004a06 <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 8004a04:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2240      	movs	r2, #64	; 0x40
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	0018      	movs	r0, r3
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b006      	add	sp, #24
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	ffff0000 	.word	0xffff0000

08004a1c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a1c:	b5b0      	push	{r4, r5, r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2241      	movs	r2, #65	; 0x41
 8004a2a:	5c9b      	ldrb	r3, [r3, r2]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	001a      	movs	r2, r3
 8004a30:	2328      	movs	r3, #40	; 0x28
 8004a32:	4013      	ands	r3, r2
 8004a34:	2b28      	cmp	r3, #40	; 0x28
 8004a36:	d000      	beq.n	8004a3a <I2C_ITAddrCplt+0x1e>
 8004a38:	e088      	b.n	8004b4c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	0c1b      	lsrs	r3, r3, #16
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	250f      	movs	r5, #15
 8004a46:	197b      	adds	r3, r7, r5
 8004a48:	2101      	movs	r1, #1
 8004a4a:	400a      	ands	r2, r1
 8004a4c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	0c1b      	lsrs	r3, r3, #16
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	200c      	movs	r0, #12
 8004a5a:	183b      	adds	r3, r7, r0
 8004a5c:	21fe      	movs	r1, #254	; 0xfe
 8004a5e:	400a      	ands	r2, r1
 8004a60:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	240a      	movs	r4, #10
 8004a6c:	193b      	adds	r3, r7, r4
 8004a6e:	0592      	lsls	r2, r2, #22
 8004a70:	0d92      	lsrs	r2, r2, #22
 8004a72:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	2308      	movs	r3, #8
 8004a7e:	18fb      	adds	r3, r7, r3
 8004a80:	21fe      	movs	r1, #254	; 0xfe
 8004a82:	400a      	ands	r2, r1
 8004a84:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d148      	bne.n	8004b20 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004a8e:	0021      	movs	r1, r4
 8004a90:	187b      	adds	r3, r7, r1
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	09db      	lsrs	r3, r3, #7
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	183b      	adds	r3, r7, r0
 8004a9a:	881b      	ldrh	r3, [r3, #0]
 8004a9c:	4053      	eors	r3, r2
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	001a      	movs	r2, r3
 8004aa2:	2306      	movs	r3, #6
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d120      	bne.n	8004aea <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004aa8:	183b      	adds	r3, r7, r0
 8004aaa:	187a      	adds	r2, r7, r1
 8004aac:	8812      	ldrh	r2, [r2, #0]
 8004aae:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d14c      	bne.n	8004b5c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2208      	movs	r2, #8
 8004ace:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2240      	movs	r2, #64	; 0x40
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ad8:	183b      	adds	r3, r7, r0
 8004ada:	881a      	ldrh	r2, [r3, #0]
 8004adc:	197b      	adds	r3, r7, r5
 8004ade:	7819      	ldrb	r1, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f7ff fe71 	bl	80047ca <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004ae8:	e038      	b.n	8004b5c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004aea:	240c      	movs	r4, #12
 8004aec:	193b      	adds	r3, r7, r4
 8004aee:	2208      	movs	r2, #8
 8004af0:	18ba      	adds	r2, r7, r2
 8004af2:	8812      	ldrh	r2, [r2, #0]
 8004af4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004af6:	2380      	movs	r3, #128	; 0x80
 8004af8:	021a      	lsls	r2, r3, #8
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	0011      	movs	r1, r2
 8004afe:	0018      	movs	r0, r3
 8004b00:	f000 fbe0 	bl	80052c4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2240      	movs	r2, #64	; 0x40
 8004b08:	2100      	movs	r1, #0
 8004b0a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b0c:	193b      	adds	r3, r7, r4
 8004b0e:	881a      	ldrh	r2, [r3, #0]
 8004b10:	230f      	movs	r3, #15
 8004b12:	18fb      	adds	r3, r7, r3
 8004b14:	7819      	ldrb	r1, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f7ff fe56 	bl	80047ca <HAL_I2C_AddrCallback>
}
 8004b1e:	e01d      	b.n	8004b5c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004b20:	2380      	movs	r3, #128	; 0x80
 8004b22:	021a      	lsls	r2, r3, #8
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	0011      	movs	r1, r2
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f000 fbcb 	bl	80052c4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2240      	movs	r2, #64	; 0x40
 8004b32:	2100      	movs	r1, #0
 8004b34:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b36:	230c      	movs	r3, #12
 8004b38:	18fb      	adds	r3, r7, r3
 8004b3a:	881a      	ldrh	r2, [r3, #0]
 8004b3c:	230f      	movs	r3, #15
 8004b3e:	18fb      	adds	r3, r7, r3
 8004b40:	7819      	ldrb	r1, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	0018      	movs	r0, r3
 8004b46:	f7ff fe40 	bl	80047ca <HAL_I2C_AddrCallback>
}
 8004b4a:	e007      	b.n	8004b5c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2208      	movs	r2, #8
 8004b52:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2240      	movs	r2, #64	; 0x40
 8004b58:	2100      	movs	r1, #0
 8004b5a:	5499      	strb	r1, [r3, r2]
}
 8004b5c:	46c0      	nop			; (mov r8, r8)
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	b004      	add	sp, #16
 8004b62:	bdb0      	pop	{r4, r5, r7, pc}

08004b64 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2242      	movs	r2, #66	; 0x42
 8004b78:	2100      	movs	r1, #0
 8004b7a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	01db      	lsls	r3, r3, #7
 8004b82:	4013      	ands	r3, r2
 8004b84:	d008      	beq.n	8004b98 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4924      	ldr	r1, [pc, #144]	; (8004c24 <I2C_ITSlaveSeqCplt+0xc0>)
 8004b92:	400a      	ands	r2, r1
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	e00c      	b.n	8004bb2 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	2380      	movs	r3, #128	; 0x80
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d007      	beq.n	8004bb2 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	491e      	ldr	r1, [pc, #120]	; (8004c28 <I2C_ITSlaveSeqCplt+0xc4>)
 8004bae:	400a      	ands	r2, r1
 8004bb0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2241      	movs	r2, #65	; 0x41
 8004bb6:	5c9b      	ldrb	r3, [r3, r2]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b29      	cmp	r3, #41	; 0x29
 8004bbc:	d114      	bne.n	8004be8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2241      	movs	r2, #65	; 0x41
 8004bc2:	2128      	movs	r1, #40	; 0x28
 8004bc4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2221      	movs	r2, #33	; 0x21
 8004bca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2101      	movs	r1, #1
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	f000 fb77 	bl	80052c4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2240      	movs	r2, #64	; 0x40
 8004bda:	2100      	movs	r1, #0
 8004bdc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	0018      	movs	r0, r3
 8004be2:	f7ff fde2 	bl	80047aa <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004be6:	e019      	b.n	8004c1c <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2241      	movs	r2, #65	; 0x41
 8004bec:	5c9b      	ldrb	r3, [r3, r2]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf2:	d113      	bne.n	8004c1c <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2241      	movs	r2, #65	; 0x41
 8004bf8:	2128      	movs	r1, #40	; 0x28
 8004bfa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2222      	movs	r2, #34	; 0x22
 8004c00:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2102      	movs	r1, #2
 8004c06:	0018      	movs	r0, r3
 8004c08:	f000 fb5c 	bl	80052c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2240      	movs	r2, #64	; 0x40
 8004c10:	2100      	movs	r1, #0
 8004c12:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	0018      	movs	r0, r3
 8004c18:	f7ff fdcf 	bl	80047ba <HAL_I2C_SlaveRxCpltCallback>
}
 8004c1c:	46c0      	nop			; (mov r8, r8)
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b004      	add	sp, #16
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	ffffbfff 	.word	0xffffbfff
 8004c28:	ffff7fff 	.word	0xffff7fff

08004c2c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004c48:	200b      	movs	r0, #11
 8004c4a:	183b      	adds	r3, r7, r0
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	2141      	movs	r1, #65	; 0x41
 8004c50:	5c52      	ldrb	r2, [r2, r1]
 8004c52:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c5c:	183b      	adds	r3, r7, r0
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	2b21      	cmp	r3, #33	; 0x21
 8004c62:	d003      	beq.n	8004c6c <I2C_ITSlaveCplt+0x40>
 8004c64:	183b      	adds	r3, r7, r0
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	2b29      	cmp	r3, #41	; 0x29
 8004c6a:	d109      	bne.n	8004c80 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004c6c:	4aac      	ldr	r2, [pc, #688]	; (8004f20 <I2C_ITSlaveCplt+0x2f4>)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	0011      	movs	r1, r2
 8004c72:	0018      	movs	r0, r3
 8004c74:	f000 fb26 	bl	80052c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2221      	movs	r2, #33	; 0x21
 8004c7c:	631a      	str	r2, [r3, #48]	; 0x30
 8004c7e:	e020      	b.n	8004cc2 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c80:	220b      	movs	r2, #11
 8004c82:	18bb      	adds	r3, r7, r2
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b22      	cmp	r3, #34	; 0x22
 8004c88:	d003      	beq.n	8004c92 <I2C_ITSlaveCplt+0x66>
 8004c8a:	18bb      	adds	r3, r7, r2
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	2b2a      	cmp	r3, #42	; 0x2a
 8004c90:	d109      	bne.n	8004ca6 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004c92:	4aa4      	ldr	r2, [pc, #656]	; (8004f24 <I2C_ITSlaveCplt+0x2f8>)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	0011      	movs	r1, r2
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f000 fb13 	bl	80052c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2222      	movs	r2, #34	; 0x22
 8004ca2:	631a      	str	r2, [r3, #48]	; 0x30
 8004ca4:	e00d      	b.n	8004cc2 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004ca6:	230b      	movs	r3, #11
 8004ca8:	18fb      	adds	r3, r7, r3
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b28      	cmp	r3, #40	; 0x28
 8004cae:	d108      	bne.n	8004cc2 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004cb0:	4a9d      	ldr	r2, [pc, #628]	; (8004f28 <I2C_ITSlaveCplt+0x2fc>)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	0011      	movs	r1, r2
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f000 fb04 	bl	80052c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2180      	movs	r1, #128	; 0x80
 8004cce:	0209      	lsls	r1, r1, #8
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4993      	ldr	r1, [pc, #588]	; (8004f2c <I2C_ITSlaveCplt+0x300>)
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	f000 faab 	bl	8005242 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	2380      	movs	r3, #128	; 0x80
 8004cf0:	01db      	lsls	r3, r3, #7
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	498b      	ldr	r1, [pc, #556]	; (8004f30 <I2C_ITSlaveCplt+0x304>)
 8004d02:	400a      	ands	r2, r1
 8004d04:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d01f      	beq.n	8004d4e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d1c:	e017      	b.n	8004d4e <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	2380      	movs	r3, #128	; 0x80
 8004d22:	021b      	lsls	r3, r3, #8
 8004d24:	4013      	ands	r3, r2
 8004d26:	d012      	beq.n	8004d4e <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4980      	ldr	r1, [pc, #512]	; (8004f34 <I2C_ITSlaveCplt+0x308>)
 8004d34:	400a      	ands	r2, r1
 8004d36:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d006      	beq.n	8004d4e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2204      	movs	r2, #4
 8004d52:	4013      	ands	r3, r2
 8004d54:	d020      	beq.n	8004d98 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2204      	movs	r2, #4
 8004d5a:	4393      	bics	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	b2d2      	uxtb	r2, r2
 8004d6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d005      	beq.n	8004dae <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da6:	2204      	movs	r2, #4
 8004da8:	431a      	orrs	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2210      	movs	r2, #16
 8004db2:	4013      	ands	r3, r2
 8004db4:	d04f      	beq.n	8004e56 <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2210      	movs	r2, #16
 8004dba:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004dbc:	d04b      	beq.n	8004e56 <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d12d      	bne.n	8004e24 <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2241      	movs	r2, #65	; 0x41
 8004dcc:	5c9b      	ldrb	r3, [r3, r2]
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b28      	cmp	r3, #40	; 0x28
 8004dd2:	d10b      	bne.n	8004dec <I2C_ITSlaveCplt+0x1c0>
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	2380      	movs	r3, #128	; 0x80
 8004dd8:	049b      	lsls	r3, r3, #18
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d106      	bne.n	8004dec <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	0011      	movs	r1, r2
 8004de4:	0018      	movs	r0, r3
 8004de6:	f000 f8a9 	bl	8004f3c <I2C_ITListenCplt>
 8004dea:	e034      	b.n	8004e56 <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2241      	movs	r2, #65	; 0x41
 8004df0:	5c9b      	ldrb	r3, [r3, r2]
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b29      	cmp	r3, #41	; 0x29
 8004df6:	d110      	bne.n	8004e1a <I2C_ITSlaveCplt+0x1ee>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4a4f      	ldr	r2, [pc, #316]	; (8004f38 <I2C_ITSlaveCplt+0x30c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d00c      	beq.n	8004e1a <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2210      	movs	r2, #16
 8004e06:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f000 fa19 	bl	8005242 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7ff fea6 	bl	8004b64 <I2C_ITSlaveSeqCplt>
 8004e18:	e01d      	b.n	8004e56 <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2210      	movs	r2, #16
 8004e20:	61da      	str	r2, [r3, #28]
 8004e22:	e018      	b.n	8004e56 <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2210      	movs	r2, #16
 8004e2a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e30:	2204      	movs	r2, #4
 8004e32:	431a      	orrs	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d004      	beq.n	8004e48 <I2C_ITSlaveCplt+0x21c>
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	2380      	movs	r3, #128	; 0x80
 8004e42:	045b      	lsls	r3, r3, #17
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d106      	bne.n	8004e56 <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	0011      	movs	r1, r2
 8004e50:	0018      	movs	r0, r3
 8004e52:	f000 f8cb 	bl	8004fec <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2242      	movs	r2, #66	; 0x42
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d013      	beq.n	8004e94 <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	0011      	movs	r1, r2
 8004e74:	0018      	movs	r0, r3
 8004e76:	f000 f8b9 	bl	8004fec <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2241      	movs	r2, #65	; 0x41
 8004e7e:	5c9b      	ldrb	r3, [r3, r2]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b28      	cmp	r3, #40	; 0x28
 8004e84:	d147      	bne.n	8004f16 <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	0011      	movs	r1, r2
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f000 f855 	bl	8004f3c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e92:	e040      	b.n	8004f16 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	4a27      	ldr	r2, [pc, #156]	; (8004f38 <I2C_ITSlaveCplt+0x30c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d016      	beq.n	8004ecc <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	f7ff fe5f 	bl	8004b64 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a23      	ldr	r2, [pc, #140]	; (8004f38 <I2C_ITSlaveCplt+0x30c>)
 8004eaa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2241      	movs	r2, #65	; 0x41
 8004eb0:	2120      	movs	r1, #32
 8004eb2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2240      	movs	r2, #64	; 0x40
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7ff fc90 	bl	80047ea <HAL_I2C_ListenCpltCallback>
}
 8004eca:	e024      	b.n	8004f16 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2241      	movs	r2, #65	; 0x41
 8004ed0:	5c9b      	ldrb	r3, [r3, r2]
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b22      	cmp	r3, #34	; 0x22
 8004ed6:	d10f      	bne.n	8004ef8 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2241      	movs	r2, #65	; 0x41
 8004edc:	2120      	movs	r1, #32
 8004ede:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2240      	movs	r2, #64	; 0x40
 8004eea:	2100      	movs	r1, #0
 8004eec:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	f7ff fc62 	bl	80047ba <HAL_I2C_SlaveRxCpltCallback>
}
 8004ef6:	e00e      	b.n	8004f16 <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2241      	movs	r2, #65	; 0x41
 8004efc:	2120      	movs	r1, #32
 8004efe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2240      	movs	r2, #64	; 0x40
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	0018      	movs	r0, r3
 8004f12:	f7ff fc4a 	bl	80047aa <HAL_I2C_SlaveTxCpltCallback>
}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	b006      	add	sp, #24
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	00008001 	.word	0x00008001
 8004f24:	00008002 	.word	0x00008002
 8004f28:	00008003 	.word	0x00008003
 8004f2c:	fe00e800 	.word	0xfe00e800
 8004f30:	ffffbfff 	.word	0xffffbfff
 8004f34:	ffff7fff 	.word	0xffff7fff
 8004f38:	ffff0000 	.word	0xffff0000

08004f3c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a26      	ldr	r2, [pc, #152]	; (8004fe4 <I2C_ITListenCplt+0xa8>)
 8004f4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2241      	movs	r2, #65	; 0x41
 8004f56:	2120      	movs	r1, #32
 8004f58:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2242      	movs	r2, #66	; 0x42
 8004f5e:	2100      	movs	r1, #0
 8004f60:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d022      	beq.n	8004fb6 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d012      	beq.n	8004fb6 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f94:	3b01      	subs	r3, #1
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fae:	2204      	movs	r2, #4
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004fb6:	4a0c      	ldr	r2, [pc, #48]	; (8004fe8 <I2C_ITListenCplt+0xac>)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	0011      	movs	r1, r2
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 f981 	bl	80052c4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2210      	movs	r2, #16
 8004fc8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2240      	movs	r2, #64	; 0x40
 8004fce:	2100      	movs	r1, #0
 8004fd0:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f7ff fc08 	bl	80047ea <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004fda:	46c0      	nop			; (mov r8, r8)
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b002      	add	sp, #8
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	ffff0000 	.word	0xffff0000
 8004fe8:	00008003 	.word	0x00008003

08004fec <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004ff6:	200f      	movs	r0, #15
 8004ff8:	183b      	adds	r3, r7, r0
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	2141      	movs	r1, #65	; 0x41
 8004ffe:	5c52      	ldrb	r2, [r2, r1]
 8005000:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2242      	movs	r2, #66	; 0x42
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a72      	ldr	r2, [pc, #456]	; (80051d8 <I2C_ITError+0x1ec>)
 800500e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	431a      	orrs	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005022:	183b      	adds	r3, r7, r0
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	2b28      	cmp	r3, #40	; 0x28
 8005028:	d007      	beq.n	800503a <I2C_ITError+0x4e>
 800502a:	183b      	adds	r3, r7, r0
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	2b29      	cmp	r3, #41	; 0x29
 8005030:	d003      	beq.n	800503a <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005032:	183b      	adds	r3, r7, r0
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b2a      	cmp	r3, #42	; 0x2a
 8005038:	d10c      	bne.n	8005054 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2103      	movs	r1, #3
 800503e:	0018      	movs	r0, r3
 8005040:	f000 f940 	bl	80052c4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2241      	movs	r2, #65	; 0x41
 8005048:	2128      	movs	r1, #40	; 0x28
 800504a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a63      	ldr	r2, [pc, #396]	; (80051dc <I2C_ITError+0x1f0>)
 8005050:	635a      	str	r2, [r3, #52]	; 0x34
 8005052:	e032      	b.n	80050ba <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005054:	4a62      	ldr	r2, [pc, #392]	; (80051e0 <I2C_ITError+0x1f4>)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	0011      	movs	r1, r2
 800505a:	0018      	movs	r0, r3
 800505c:	f000 f932 	bl	80052c4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	0018      	movs	r0, r3
 8005064:	f000 f8ed 	bl	8005242 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2241      	movs	r2, #65	; 0x41
 800506c:	5c9b      	ldrb	r3, [r3, r2]
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b60      	cmp	r3, #96	; 0x60
 8005072:	d01f      	beq.n	80050b4 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2241      	movs	r2, #65	; 0x41
 8005078:	2120      	movs	r1, #32
 800507a:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	2220      	movs	r2, #32
 8005084:	4013      	ands	r3, r2
 8005086:	2b20      	cmp	r3, #32
 8005088:	d114      	bne.n	80050b4 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	2210      	movs	r2, #16
 8005092:	4013      	ands	r3, r2
 8005094:	2b10      	cmp	r3, #16
 8005096:	d109      	bne.n	80050ac <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2210      	movs	r2, #16
 800509e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a4:	2204      	movs	r2, #4
 80050a6:	431a      	orrs	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2220      	movs	r2, #32
 80050b2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050be:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d03b      	beq.n	8005140 <I2C_ITError+0x154>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b11      	cmp	r3, #17
 80050cc:	d002      	beq.n	80050d4 <I2C_ITError+0xe8>
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b21      	cmp	r3, #33	; 0x21
 80050d2:	d135      	bne.n	8005140 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	2380      	movs	r3, #128	; 0x80
 80050dc:	01db      	lsls	r3, r3, #7
 80050de:	401a      	ands	r2, r3
 80050e0:	2380      	movs	r3, #128	; 0x80
 80050e2:	01db      	lsls	r3, r3, #7
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d107      	bne.n	80050f8 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	493c      	ldr	r1, [pc, #240]	; (80051e4 <I2C_ITError+0x1f8>)
 80050f4:	400a      	ands	r2, r1
 80050f6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7ff f841 	bl	8004184 <HAL_DMA_GetState>
 8005102:	0003      	movs	r3, r0
 8005104:	2b01      	cmp	r3, #1
 8005106:	d016      	beq.n	8005136 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800510c:	4a36      	ldr	r2, [pc, #216]	; (80051e8 <I2C_ITError+0x1fc>)
 800510e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2240      	movs	r2, #64	; 0x40
 8005114:	2100      	movs	r1, #0
 8005116:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511c:	0018      	movs	r0, r3
 800511e:	f7fe ff15 	bl	8003f4c <HAL_DMA_Abort_IT>
 8005122:	1e03      	subs	r3, r0, #0
 8005124:	d051      	beq.n	80051ca <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	0018      	movs	r0, r3
 8005132:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005134:	e049      	b.n	80051ca <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	0018      	movs	r0, r3
 800513a:	f000 f859 	bl	80051f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800513e:	e044      	b.n	80051ca <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005144:	2b00      	cmp	r3, #0
 8005146:	d03b      	beq.n	80051c0 <I2C_ITError+0x1d4>
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b12      	cmp	r3, #18
 800514c:	d002      	beq.n	8005154 <I2C_ITError+0x168>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b22      	cmp	r3, #34	; 0x22
 8005152:	d135      	bne.n	80051c0 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	2380      	movs	r3, #128	; 0x80
 800515c:	021b      	lsls	r3, r3, #8
 800515e:	401a      	ands	r2, r3
 8005160:	2380      	movs	r3, #128	; 0x80
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	429a      	cmp	r2, r3
 8005166:	d107      	bne.n	8005178 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	491e      	ldr	r1, [pc, #120]	; (80051ec <I2C_ITError+0x200>)
 8005174:	400a      	ands	r2, r1
 8005176:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517c:	0018      	movs	r0, r3
 800517e:	f7ff f801 	bl	8004184 <HAL_DMA_GetState>
 8005182:	0003      	movs	r3, r0
 8005184:	2b01      	cmp	r3, #1
 8005186:	d016      	beq.n	80051b6 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518c:	4a16      	ldr	r2, [pc, #88]	; (80051e8 <I2C_ITError+0x1fc>)
 800518e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2240      	movs	r2, #64	; 0x40
 8005194:	2100      	movs	r1, #0
 8005196:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800519c:	0018      	movs	r0, r3
 800519e:	f7fe fed5 	bl	8003f4c <HAL_DMA_Abort_IT>
 80051a2:	1e03      	subs	r3, r0, #0
 80051a4:	d013      	beq.n	80051ce <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b0:	0018      	movs	r0, r3
 80051b2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051b4:	e00b      	b.n	80051ce <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	0018      	movs	r0, r3
 80051ba:	f000 f819 	bl	80051f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051be:	e006      	b.n	80051ce <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f000 f814 	bl	80051f0 <I2C_TreatErrorCallback>
  }
}
 80051c8:	e002      	b.n	80051d0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051ca:	46c0      	nop			; (mov r8, r8)
 80051cc:	e000      	b.n	80051d0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051ce:	46c0      	nop			; (mov r8, r8)
}
 80051d0:	46c0      	nop			; (mov r8, r8)
 80051d2:	46bd      	mov	sp, r7
 80051d4:	b004      	add	sp, #16
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	ffff0000 	.word	0xffff0000
 80051dc:	0800481d 	.word	0x0800481d
 80051e0:	00008003 	.word	0x00008003
 80051e4:	ffffbfff 	.word	0xffffbfff
 80051e8:	08005287 	.word	0x08005287
 80051ec:	ffff7fff 	.word	0xffff7fff

080051f0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2241      	movs	r2, #65	; 0x41
 80051fc:	5c9b      	ldrb	r3, [r3, r2]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b60      	cmp	r3, #96	; 0x60
 8005202:	d10f      	bne.n	8005224 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2241      	movs	r2, #65	; 0x41
 8005208:	2120      	movs	r1, #32
 800520a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2240      	movs	r2, #64	; 0x40
 8005216:	2100      	movs	r1, #0
 8005218:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	0018      	movs	r0, r3
 800521e:	f7ff faf4 	bl	800480a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005222:	e00a      	b.n	800523a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2240      	movs	r2, #64	; 0x40
 800522e:	2100      	movs	r1, #0
 8005230:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	0018      	movs	r0, r3
 8005236:	f7ff fae0 	bl	80047fa <HAL_I2C_ErrorCallback>
}
 800523a:	46c0      	nop			; (mov r8, r8)
 800523c:	46bd      	mov	sp, r7
 800523e:	b002      	add	sp, #8
 8005240:	bd80      	pop	{r7, pc}

08005242 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2202      	movs	r2, #2
 8005252:	4013      	ands	r3, r2
 8005254:	2b02      	cmp	r3, #2
 8005256:	d103      	bne.n	8005260 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2200      	movs	r2, #0
 800525e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	2201      	movs	r2, #1
 8005268:	4013      	ands	r3, r2
 800526a:	2b01      	cmp	r3, #1
 800526c:	d007      	beq.n	800527e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699a      	ldr	r2, [r3, #24]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2101      	movs	r1, #1
 800527a:	430a      	orrs	r2, r1
 800527c:	619a      	str	r2, [r3, #24]
  }
}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	46bd      	mov	sp, r7
 8005282:	b002      	add	sp, #8
 8005284:	bd80      	pop	{r7, pc}

08005286 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b084      	sub	sp, #16
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005298:	2b00      	cmp	r3, #0
 800529a:	d003      	beq.n	80052a4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a0:	2200      	movs	r2, #0
 80052a2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b0:	2200      	movs	r2, #0
 80052b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f7ff ff9a 	bl	80051f0 <I2C_TreatErrorCallback>
}
 80052bc:	46c0      	nop			; (mov r8, r8)
 80052be:	46bd      	mov	sp, r7
 80052c0:	b004      	add	sp, #16
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	000a      	movs	r2, r1
 80052ce:	1cbb      	adds	r3, r7, #2
 80052d0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80052d2:	2300      	movs	r3, #0
 80052d4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80052d6:	1cbb      	adds	r3, r7, #2
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	2201      	movs	r2, #1
 80052dc:	4013      	ands	r3, r2
 80052de:	d010      	beq.n	8005302 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2242      	movs	r2, #66	; 0x42
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2241      	movs	r2, #65	; 0x41
 80052ec:	5c9b      	ldrb	r3, [r3, r2]
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	001a      	movs	r2, r3
 80052f2:	2328      	movs	r3, #40	; 0x28
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b28      	cmp	r3, #40	; 0x28
 80052f8:	d003      	beq.n	8005302 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	22b0      	movs	r2, #176	; 0xb0
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005302:	1cbb      	adds	r3, r7, #2
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	2202      	movs	r2, #2
 8005308:	4013      	ands	r3, r2
 800530a:	d010      	beq.n	800532e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2244      	movs	r2, #68	; 0x44
 8005310:	4313      	orrs	r3, r2
 8005312:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2241      	movs	r2, #65	; 0x41
 8005318:	5c9b      	ldrb	r3, [r3, r2]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	001a      	movs	r2, r3
 800531e:	2328      	movs	r3, #40	; 0x28
 8005320:	4013      	ands	r3, r2
 8005322:	2b28      	cmp	r3, #40	; 0x28
 8005324:	d003      	beq.n	800532e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	22b0      	movs	r2, #176	; 0xb0
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800532e:	1cbb      	adds	r3, r7, #2
 8005330:	2200      	movs	r2, #0
 8005332:	5e9b      	ldrsh	r3, [r3, r2]
 8005334:	2b00      	cmp	r3, #0
 8005336:	da03      	bge.n	8005340 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	22b8      	movs	r2, #184	; 0xb8
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005340:	1cbb      	adds	r3, r7, #2
 8005342:	881b      	ldrh	r3, [r3, #0]
 8005344:	2b10      	cmp	r3, #16
 8005346:	d103      	bne.n	8005350 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2290      	movs	r2, #144	; 0x90
 800534c:	4313      	orrs	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005350:	1cbb      	adds	r3, r7, #2
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	2b20      	cmp	r3, #32
 8005356:	d103      	bne.n	8005360 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005360:	1cbb      	adds	r3, r7, #2
 8005362:	881b      	ldrh	r3, [r3, #0]
 8005364:	2b40      	cmp	r3, #64	; 0x40
 8005366:	d103      	bne.n	8005370 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2240      	movs	r2, #64	; 0x40
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	43d9      	mvns	r1, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	400a      	ands	r2, r1
 8005380:	601a      	str	r2, [r3, #0]
}
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	46bd      	mov	sp, r7
 8005386:	b004      	add	sp, #16
 8005388:	bd80      	pop	{r7, pc}
	...

0800538c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2241      	movs	r2, #65	; 0x41
 800539a:	5c9b      	ldrb	r3, [r3, r2]
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b20      	cmp	r3, #32
 80053a0:	d138      	bne.n	8005414 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2240      	movs	r2, #64	; 0x40
 80053a6:	5c9b      	ldrb	r3, [r3, r2]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e032      	b.n	8005416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2240      	movs	r2, #64	; 0x40
 80053b4:	2101      	movs	r1, #1
 80053b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2241      	movs	r2, #65	; 0x41
 80053bc:	2124      	movs	r1, #36	; 0x24
 80053be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2101      	movs	r1, #1
 80053cc:	438a      	bics	r2, r1
 80053ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4911      	ldr	r1, [pc, #68]	; (8005420 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80053dc:	400a      	ands	r2, r1
 80053de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6819      	ldr	r1, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2101      	movs	r1, #1
 80053fc:	430a      	orrs	r2, r1
 80053fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2241      	movs	r2, #65	; 0x41
 8005404:	2120      	movs	r1, #32
 8005406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2240      	movs	r2, #64	; 0x40
 800540c:	2100      	movs	r1, #0
 800540e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	e000      	b.n	8005416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005414:	2302      	movs	r3, #2
  }
}
 8005416:	0018      	movs	r0, r3
 8005418:	46bd      	mov	sp, r7
 800541a:	b002      	add	sp, #8
 800541c:	bd80      	pop	{r7, pc}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	ffffefff 	.word	0xffffefff

08005424 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2241      	movs	r2, #65	; 0x41
 8005432:	5c9b      	ldrb	r3, [r3, r2]
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b20      	cmp	r3, #32
 8005438:	d139      	bne.n	80054ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2240      	movs	r2, #64	; 0x40
 800543e:	5c9b      	ldrb	r3, [r3, r2]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d101      	bne.n	8005448 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005444:	2302      	movs	r3, #2
 8005446:	e033      	b.n	80054b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2240      	movs	r2, #64	; 0x40
 800544c:	2101      	movs	r1, #1
 800544e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2241      	movs	r2, #65	; 0x41
 8005454:	2124      	movs	r1, #36	; 0x24
 8005456:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2101      	movs	r1, #1
 8005464:	438a      	bics	r2, r1
 8005466:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	4a11      	ldr	r2, [pc, #68]	; (80054b8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005474:	4013      	ands	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	021b      	lsls	r3, r3, #8
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	4313      	orrs	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2101      	movs	r1, #1
 8005496:	430a      	orrs	r2, r1
 8005498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2241      	movs	r2, #65	; 0x41
 800549e:	2120      	movs	r1, #32
 80054a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2240      	movs	r2, #64	; 0x40
 80054a6:	2100      	movs	r1, #0
 80054a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80054ae:	2302      	movs	r3, #2
  }
}
 80054b0:	0018      	movs	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b004      	add	sp, #16
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	fffff0ff 	.word	0xfffff0ff

080054bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80054c4:	4b19      	ldr	r3, [pc, #100]	; (800552c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a19      	ldr	r2, [pc, #100]	; (8005530 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80054ca:	4013      	ands	r3, r2
 80054cc:	0019      	movs	r1, r3
 80054ce:	4b17      	ldr	r3, [pc, #92]	; (800552c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	2380      	movs	r3, #128	; 0x80
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	429a      	cmp	r2, r3
 80054de:	d11f      	bne.n	8005520 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80054e0:	4b14      	ldr	r3, [pc, #80]	; (8005534 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	0013      	movs	r3, r2
 80054e6:	005b      	lsls	r3, r3, #1
 80054e8:	189b      	adds	r3, r3, r2
 80054ea:	005b      	lsls	r3, r3, #1
 80054ec:	4912      	ldr	r1, [pc, #72]	; (8005538 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80054ee:	0018      	movs	r0, r3
 80054f0:	f7fa fe26 	bl	8000140 <__udivsi3>
 80054f4:	0003      	movs	r3, r0
 80054f6:	3301      	adds	r3, #1
 80054f8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054fa:	e008      	b.n	800550e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	3b01      	subs	r3, #1
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	e001      	b.n	800550e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e009      	b.n	8005522 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800550e:	4b07      	ldr	r3, [pc, #28]	; (800552c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005510:	695a      	ldr	r2, [r3, #20]
 8005512:	2380      	movs	r3, #128	; 0x80
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	401a      	ands	r2, r3
 8005518:	2380      	movs	r3, #128	; 0x80
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	429a      	cmp	r2, r3
 800551e:	d0ed      	beq.n	80054fc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	0018      	movs	r0, r3
 8005524:	46bd      	mov	sp, r7
 8005526:	b004      	add	sp, #16
 8005528:	bd80      	pop	{r7, pc}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	40007000 	.word	0x40007000
 8005530:	fffff9ff 	.word	0xfffff9ff
 8005534:	20000000 	.word	0x20000000
 8005538:	000f4240 	.word	0x000f4240

0800553c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005540:	4b03      	ldr	r3, [pc, #12]	; (8005550 <LL_RCC_GetAPB1Prescaler+0x14>)
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	23e0      	movs	r3, #224	; 0xe0
 8005546:	01db      	lsls	r3, r3, #7
 8005548:	4013      	ands	r3, r2
}
 800554a:	0018      	movs	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40021000 	.word	0x40021000

08005554 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b088      	sub	sp, #32
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e2fe      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2201      	movs	r2, #1
 800556c:	4013      	ands	r3, r2
 800556e:	d100      	bne.n	8005572 <HAL_RCC_OscConfig+0x1e>
 8005570:	e07c      	b.n	800566c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005572:	4bc3      	ldr	r3, [pc, #780]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	2238      	movs	r2, #56	; 0x38
 8005578:	4013      	ands	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800557c:	4bc0      	ldr	r3, [pc, #768]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	2203      	movs	r2, #3
 8005582:	4013      	ands	r3, r2
 8005584:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	2b10      	cmp	r3, #16
 800558a:	d102      	bne.n	8005592 <HAL_RCC_OscConfig+0x3e>
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	2b03      	cmp	r3, #3
 8005590:	d002      	beq.n	8005598 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	2b08      	cmp	r3, #8
 8005596:	d10b      	bne.n	80055b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005598:	4bb9      	ldr	r3, [pc, #740]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	2380      	movs	r3, #128	; 0x80
 800559e:	029b      	lsls	r3, r3, #10
 80055a0:	4013      	ands	r3, r2
 80055a2:	d062      	beq.n	800566a <HAL_RCC_OscConfig+0x116>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d15e      	bne.n	800566a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e2d9      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	2380      	movs	r3, #128	; 0x80
 80055b6:	025b      	lsls	r3, r3, #9
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d107      	bne.n	80055cc <HAL_RCC_OscConfig+0x78>
 80055bc:	4bb0      	ldr	r3, [pc, #704]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	4baf      	ldr	r3, [pc, #700]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055c2:	2180      	movs	r1, #128	; 0x80
 80055c4:	0249      	lsls	r1, r1, #9
 80055c6:	430a      	orrs	r2, r1
 80055c8:	601a      	str	r2, [r3, #0]
 80055ca:	e020      	b.n	800560e <HAL_RCC_OscConfig+0xba>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	23a0      	movs	r3, #160	; 0xa0
 80055d2:	02db      	lsls	r3, r3, #11
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d10e      	bne.n	80055f6 <HAL_RCC_OscConfig+0xa2>
 80055d8:	4ba9      	ldr	r3, [pc, #676]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	4ba8      	ldr	r3, [pc, #672]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055de:	2180      	movs	r1, #128	; 0x80
 80055e0:	02c9      	lsls	r1, r1, #11
 80055e2:	430a      	orrs	r2, r1
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	4ba6      	ldr	r3, [pc, #664]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	4ba5      	ldr	r3, [pc, #660]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055ec:	2180      	movs	r1, #128	; 0x80
 80055ee:	0249      	lsls	r1, r1, #9
 80055f0:	430a      	orrs	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]
 80055f4:	e00b      	b.n	800560e <HAL_RCC_OscConfig+0xba>
 80055f6:	4ba2      	ldr	r3, [pc, #648]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	4ba1      	ldr	r3, [pc, #644]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80055fc:	49a1      	ldr	r1, [pc, #644]	; (8005884 <HAL_RCC_OscConfig+0x330>)
 80055fe:	400a      	ands	r2, r1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	4b9f      	ldr	r3, [pc, #636]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	4b9e      	ldr	r3, [pc, #632]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005608:	499f      	ldr	r1, [pc, #636]	; (8005888 <HAL_RCC_OscConfig+0x334>)
 800560a:	400a      	ands	r2, r1
 800560c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d014      	beq.n	8005640 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005616:	f7fe fb03 	bl	8003c20 <HAL_GetTick>
 800561a:	0003      	movs	r3, r0
 800561c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800561e:	e008      	b.n	8005632 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005620:	f7fe fafe 	bl	8003c20 <HAL_GetTick>
 8005624:	0002      	movs	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b64      	cmp	r3, #100	; 0x64
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e298      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005632:	4b93      	ldr	r3, [pc, #588]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	2380      	movs	r3, #128	; 0x80
 8005638:	029b      	lsls	r3, r3, #10
 800563a:	4013      	ands	r3, r2
 800563c:	d0f0      	beq.n	8005620 <HAL_RCC_OscConfig+0xcc>
 800563e:	e015      	b.n	800566c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005640:	f7fe faee 	bl	8003c20 <HAL_GetTick>
 8005644:	0003      	movs	r3, r0
 8005646:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005648:	e008      	b.n	800565c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800564a:	f7fe fae9 	bl	8003c20 <HAL_GetTick>
 800564e:	0002      	movs	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b64      	cmp	r3, #100	; 0x64
 8005656:	d901      	bls.n	800565c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e283      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800565c:	4b88      	ldr	r3, [pc, #544]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	2380      	movs	r3, #128	; 0x80
 8005662:	029b      	lsls	r3, r3, #10
 8005664:	4013      	ands	r3, r2
 8005666:	d1f0      	bne.n	800564a <HAL_RCC_OscConfig+0xf6>
 8005668:	e000      	b.n	800566c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2202      	movs	r2, #2
 8005672:	4013      	ands	r3, r2
 8005674:	d100      	bne.n	8005678 <HAL_RCC_OscConfig+0x124>
 8005676:	e099      	b.n	80057ac <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005678:	4b81      	ldr	r3, [pc, #516]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	2238      	movs	r2, #56	; 0x38
 800567e:	4013      	ands	r3, r2
 8005680:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005682:	4b7f      	ldr	r3, [pc, #508]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	2203      	movs	r2, #3
 8005688:	4013      	ands	r3, r2
 800568a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	2b10      	cmp	r3, #16
 8005690:	d102      	bne.n	8005698 <HAL_RCC_OscConfig+0x144>
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d002      	beq.n	800569e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d135      	bne.n	800570a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800569e:	4b78      	ldr	r3, [pc, #480]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	2380      	movs	r3, #128	; 0x80
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	4013      	ands	r3, r2
 80056a8:	d005      	beq.n	80056b6 <HAL_RCC_OscConfig+0x162>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e256      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b6:	4b72      	ldr	r3, [pc, #456]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4a74      	ldr	r2, [pc, #464]	; (800588c <HAL_RCC_OscConfig+0x338>)
 80056bc:	4013      	ands	r3, r2
 80056be:	0019      	movs	r1, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	021a      	lsls	r2, r3, #8
 80056c6:	4b6e      	ldr	r3, [pc, #440]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056c8:	430a      	orrs	r2, r1
 80056ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d112      	bne.n	80056f8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80056d2:	4b6b      	ldr	r3, [pc, #428]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a6e      	ldr	r2, [pc, #440]	; (8005890 <HAL_RCC_OscConfig+0x33c>)
 80056d8:	4013      	ands	r3, r2
 80056da:	0019      	movs	r1, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	4b67      	ldr	r3, [pc, #412]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056e2:	430a      	orrs	r2, r1
 80056e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80056e6:	4b66      	ldr	r3, [pc, #408]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	0adb      	lsrs	r3, r3, #11
 80056ec:	2207      	movs	r2, #7
 80056ee:	4013      	ands	r3, r2
 80056f0:	4a68      	ldr	r2, [pc, #416]	; (8005894 <HAL_RCC_OscConfig+0x340>)
 80056f2:	40da      	lsrs	r2, r3
 80056f4:	4b68      	ldr	r3, [pc, #416]	; (8005898 <HAL_RCC_OscConfig+0x344>)
 80056f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056f8:	4b68      	ldr	r3, [pc, #416]	; (800589c <HAL_RCC_OscConfig+0x348>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	0018      	movs	r0, r3
 80056fe:	f7fe fa33 	bl	8003b68 <HAL_InitTick>
 8005702:	1e03      	subs	r3, r0, #0
 8005704:	d051      	beq.n	80057aa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e22c      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d030      	beq.n	8005774 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005712:	4b5b      	ldr	r3, [pc, #364]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a5e      	ldr	r2, [pc, #376]	; (8005890 <HAL_RCC_OscConfig+0x33c>)
 8005718:	4013      	ands	r3, r2
 800571a:	0019      	movs	r1, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	691a      	ldr	r2, [r3, #16]
 8005720:	4b57      	ldr	r3, [pc, #348]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005722:	430a      	orrs	r2, r1
 8005724:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005726:	4b56      	ldr	r3, [pc, #344]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	4b55      	ldr	r3, [pc, #340]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800572c:	2180      	movs	r1, #128	; 0x80
 800572e:	0049      	lsls	r1, r1, #1
 8005730:	430a      	orrs	r2, r1
 8005732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005734:	f7fe fa74 	bl	8003c20 <HAL_GetTick>
 8005738:	0003      	movs	r3, r0
 800573a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800573e:	f7fe fa6f 	bl	8003c20 <HAL_GetTick>
 8005742:	0002      	movs	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e209      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005750:	4b4b      	ldr	r3, [pc, #300]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	2380      	movs	r3, #128	; 0x80
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	4013      	ands	r3, r2
 800575a:	d0f0      	beq.n	800573e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800575c:	4b48      	ldr	r3, [pc, #288]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	4a4a      	ldr	r2, [pc, #296]	; (800588c <HAL_RCC_OscConfig+0x338>)
 8005762:	4013      	ands	r3, r2
 8005764:	0019      	movs	r1, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	021a      	lsls	r2, r3, #8
 800576c:	4b44      	ldr	r3, [pc, #272]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800576e:	430a      	orrs	r2, r1
 8005770:	605a      	str	r2, [r3, #4]
 8005772:	e01b      	b.n	80057ac <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005774:	4b42      	ldr	r3, [pc, #264]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	4b41      	ldr	r3, [pc, #260]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800577a:	4949      	ldr	r1, [pc, #292]	; (80058a0 <HAL_RCC_OscConfig+0x34c>)
 800577c:	400a      	ands	r2, r1
 800577e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fe fa4e 	bl	8003c20 <HAL_GetTick>
 8005784:	0003      	movs	r3, r0
 8005786:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800578a:	f7fe fa49 	bl	8003c20 <HAL_GetTick>
 800578e:	0002      	movs	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e1e3      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800579c:	4b38      	ldr	r3, [pc, #224]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	2380      	movs	r3, #128	; 0x80
 80057a2:	00db      	lsls	r3, r3, #3
 80057a4:	4013      	ands	r3, r2
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x236>
 80057a8:	e000      	b.n	80057ac <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057aa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2208      	movs	r2, #8
 80057b2:	4013      	ands	r3, r2
 80057b4:	d047      	beq.n	8005846 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057b6:	4b32      	ldr	r3, [pc, #200]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	2238      	movs	r2, #56	; 0x38
 80057bc:	4013      	ands	r3, r2
 80057be:	2b18      	cmp	r3, #24
 80057c0:	d10a      	bne.n	80057d8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80057c2:	4b2f      	ldr	r3, [pc, #188]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80057c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057c6:	2202      	movs	r2, #2
 80057c8:	4013      	ands	r3, r2
 80057ca:	d03c      	beq.n	8005846 <HAL_RCC_OscConfig+0x2f2>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d138      	bne.n	8005846 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e1c5      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d019      	beq.n	8005814 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80057e0:	4b27      	ldr	r3, [pc, #156]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80057e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80057e4:	4b26      	ldr	r3, [pc, #152]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 80057e6:	2101      	movs	r1, #1
 80057e8:	430a      	orrs	r2, r1
 80057ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ec:	f7fe fa18 	bl	8003c20 <HAL_GetTick>
 80057f0:	0003      	movs	r3, r0
 80057f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057f4:	e008      	b.n	8005808 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057f6:	f7fe fa13 	bl	8003c20 <HAL_GetTick>
 80057fa:	0002      	movs	r2, r0
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b02      	cmp	r3, #2
 8005802:	d901      	bls.n	8005808 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e1ad      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005808:	4b1d      	ldr	r3, [pc, #116]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800580a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800580c:	2202      	movs	r2, #2
 800580e:	4013      	ands	r3, r2
 8005810:	d0f1      	beq.n	80057f6 <HAL_RCC_OscConfig+0x2a2>
 8005812:	e018      	b.n	8005846 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005814:	4b1a      	ldr	r3, [pc, #104]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005816:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005818:	4b19      	ldr	r3, [pc, #100]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800581a:	2101      	movs	r1, #1
 800581c:	438a      	bics	r2, r1
 800581e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005820:	f7fe f9fe 	bl	8003c20 <HAL_GetTick>
 8005824:	0003      	movs	r3, r0
 8005826:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005828:	e008      	b.n	800583c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800582a:	f7fe f9f9 	bl	8003c20 <HAL_GetTick>
 800582e:	0002      	movs	r2, r0
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	2b02      	cmp	r3, #2
 8005836:	d901      	bls.n	800583c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e193      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800583c:	4b10      	ldr	r3, [pc, #64]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800583e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005840:	2202      	movs	r2, #2
 8005842:	4013      	ands	r3, r2
 8005844:	d1f1      	bne.n	800582a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2204      	movs	r2, #4
 800584c:	4013      	ands	r3, r2
 800584e:	d100      	bne.n	8005852 <HAL_RCC_OscConfig+0x2fe>
 8005850:	e0c6      	b.n	80059e0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005852:	231f      	movs	r3, #31
 8005854:	18fb      	adds	r3, r7, r3
 8005856:	2200      	movs	r2, #0
 8005858:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800585a:	4b09      	ldr	r3, [pc, #36]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2238      	movs	r2, #56	; 0x38
 8005860:	4013      	ands	r3, r2
 8005862:	2b20      	cmp	r3, #32
 8005864:	d11e      	bne.n	80058a4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005866:	4b06      	ldr	r3, [pc, #24]	; (8005880 <HAL_RCC_OscConfig+0x32c>)
 8005868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800586a:	2202      	movs	r2, #2
 800586c:	4013      	ands	r3, r2
 800586e:	d100      	bne.n	8005872 <HAL_RCC_OscConfig+0x31e>
 8005870:	e0b6      	b.n	80059e0 <HAL_RCC_OscConfig+0x48c>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d000      	beq.n	800587c <HAL_RCC_OscConfig+0x328>
 800587a:	e0b1      	b.n	80059e0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e171      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
 8005880:	40021000 	.word	0x40021000
 8005884:	fffeffff 	.word	0xfffeffff
 8005888:	fffbffff 	.word	0xfffbffff
 800588c:	ffff80ff 	.word	0xffff80ff
 8005890:	ffffc7ff 	.word	0xffffc7ff
 8005894:	00f42400 	.word	0x00f42400
 8005898:	20000000 	.word	0x20000000
 800589c:	20000004 	.word	0x20000004
 80058a0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058a4:	4bb1      	ldr	r3, [pc, #708]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80058a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058a8:	2380      	movs	r3, #128	; 0x80
 80058aa:	055b      	lsls	r3, r3, #21
 80058ac:	4013      	ands	r3, r2
 80058ae:	d101      	bne.n	80058b4 <HAL_RCC_OscConfig+0x360>
 80058b0:	2301      	movs	r3, #1
 80058b2:	e000      	b.n	80058b6 <HAL_RCC_OscConfig+0x362>
 80058b4:	2300      	movs	r3, #0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d011      	beq.n	80058de <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80058ba:	4bac      	ldr	r3, [pc, #688]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80058bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058be:	4bab      	ldr	r3, [pc, #684]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80058c0:	2180      	movs	r1, #128	; 0x80
 80058c2:	0549      	lsls	r1, r1, #21
 80058c4:	430a      	orrs	r2, r1
 80058c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80058c8:	4ba8      	ldr	r3, [pc, #672]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80058ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058cc:	2380      	movs	r3, #128	; 0x80
 80058ce:	055b      	lsls	r3, r3, #21
 80058d0:	4013      	ands	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80058d6:	231f      	movs	r3, #31
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	2201      	movs	r2, #1
 80058dc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058de:	4ba4      	ldr	r3, [pc, #656]	; (8005b70 <HAL_RCC_OscConfig+0x61c>)
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	2380      	movs	r3, #128	; 0x80
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	4013      	ands	r3, r2
 80058e8:	d11a      	bne.n	8005920 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058ea:	4ba1      	ldr	r3, [pc, #644]	; (8005b70 <HAL_RCC_OscConfig+0x61c>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	4ba0      	ldr	r3, [pc, #640]	; (8005b70 <HAL_RCC_OscConfig+0x61c>)
 80058f0:	2180      	movs	r1, #128	; 0x80
 80058f2:	0049      	lsls	r1, r1, #1
 80058f4:	430a      	orrs	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80058f8:	f7fe f992 	bl	8003c20 <HAL_GetTick>
 80058fc:	0003      	movs	r3, r0
 80058fe:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005900:	e008      	b.n	8005914 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005902:	f7fe f98d 	bl	8003c20 <HAL_GetTick>
 8005906:	0002      	movs	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b02      	cmp	r3, #2
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e127      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005914:	4b96      	ldr	r3, [pc, #600]	; (8005b70 <HAL_RCC_OscConfig+0x61c>)
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	2380      	movs	r3, #128	; 0x80
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	4013      	ands	r3, r2
 800591e:	d0f0      	beq.n	8005902 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d106      	bne.n	8005936 <HAL_RCC_OscConfig+0x3e2>
 8005928:	4b90      	ldr	r3, [pc, #576]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800592a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800592c:	4b8f      	ldr	r3, [pc, #572]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800592e:	2101      	movs	r1, #1
 8005930:	430a      	orrs	r2, r1
 8005932:	65da      	str	r2, [r3, #92]	; 0x5c
 8005934:	e01c      	b.n	8005970 <HAL_RCC_OscConfig+0x41c>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2b05      	cmp	r3, #5
 800593c:	d10c      	bne.n	8005958 <HAL_RCC_OscConfig+0x404>
 800593e:	4b8b      	ldr	r3, [pc, #556]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005940:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005942:	4b8a      	ldr	r3, [pc, #552]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005944:	2104      	movs	r1, #4
 8005946:	430a      	orrs	r2, r1
 8005948:	65da      	str	r2, [r3, #92]	; 0x5c
 800594a:	4b88      	ldr	r3, [pc, #544]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800594c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800594e:	4b87      	ldr	r3, [pc, #540]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005950:	2101      	movs	r1, #1
 8005952:	430a      	orrs	r2, r1
 8005954:	65da      	str	r2, [r3, #92]	; 0x5c
 8005956:	e00b      	b.n	8005970 <HAL_RCC_OscConfig+0x41c>
 8005958:	4b84      	ldr	r3, [pc, #528]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800595a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800595c:	4b83      	ldr	r3, [pc, #524]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800595e:	2101      	movs	r1, #1
 8005960:	438a      	bics	r2, r1
 8005962:	65da      	str	r2, [r3, #92]	; 0x5c
 8005964:	4b81      	ldr	r3, [pc, #516]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005966:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005968:	4b80      	ldr	r3, [pc, #512]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 800596a:	2104      	movs	r1, #4
 800596c:	438a      	bics	r2, r1
 800596e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d014      	beq.n	80059a2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fe f952 	bl	8003c20 <HAL_GetTick>
 800597c:	0003      	movs	r3, r0
 800597e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005980:	e009      	b.n	8005996 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005982:	f7fe f94d 	bl	8003c20 <HAL_GetTick>
 8005986:	0002      	movs	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	4a79      	ldr	r2, [pc, #484]	; (8005b74 <HAL_RCC_OscConfig+0x620>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e0e6      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005996:	4b75      	ldr	r3, [pc, #468]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800599a:	2202      	movs	r2, #2
 800599c:	4013      	ands	r3, r2
 800599e:	d0f0      	beq.n	8005982 <HAL_RCC_OscConfig+0x42e>
 80059a0:	e013      	b.n	80059ca <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a2:	f7fe f93d 	bl	8003c20 <HAL_GetTick>
 80059a6:	0003      	movs	r3, r0
 80059a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059aa:	e009      	b.n	80059c0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ac:	f7fe f938 	bl	8003c20 <HAL_GetTick>
 80059b0:	0002      	movs	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	4a6f      	ldr	r2, [pc, #444]	; (8005b74 <HAL_RCC_OscConfig+0x620>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e0d1      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059c0:	4b6a      	ldr	r3, [pc, #424]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80059c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059c4:	2202      	movs	r2, #2
 80059c6:	4013      	ands	r3, r2
 80059c8:	d1f0      	bne.n	80059ac <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80059ca:	231f      	movs	r3, #31
 80059cc:	18fb      	adds	r3, r7, r3
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d105      	bne.n	80059e0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80059d4:	4b65      	ldr	r3, [pc, #404]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80059d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059d8:	4b64      	ldr	r3, [pc, #400]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80059da:	4967      	ldr	r1, [pc, #412]	; (8005b78 <HAL_RCC_OscConfig+0x624>)
 80059dc:	400a      	ands	r2, r1
 80059de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d100      	bne.n	80059ea <HAL_RCC_OscConfig+0x496>
 80059e8:	e0bb      	b.n	8005b62 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059ea:	4b60      	ldr	r3, [pc, #384]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	2238      	movs	r2, #56	; 0x38
 80059f0:	4013      	ands	r3, r2
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d100      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4a4>
 80059f6:	e07b      	b.n	8005af0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d156      	bne.n	8005aae <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a00:	4b5a      	ldr	r3, [pc, #360]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b59      	ldr	r3, [pc, #356]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a06:	495d      	ldr	r1, [pc, #372]	; (8005b7c <HAL_RCC_OscConfig+0x628>)
 8005a08:	400a      	ands	r2, r1
 8005a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0c:	f7fe f908 	bl	8003c20 <HAL_GetTick>
 8005a10:	0003      	movs	r3, r0
 8005a12:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a14:	e008      	b.n	8005a28 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a16:	f7fe f903 	bl	8003c20 <HAL_GetTick>
 8005a1a:	0002      	movs	r2, r0
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e09d      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a28:	4b50      	ldr	r3, [pc, #320]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	2380      	movs	r3, #128	; 0x80
 8005a2e:	049b      	lsls	r3, r3, #18
 8005a30:	4013      	ands	r3, r2
 8005a32:	d1f0      	bne.n	8005a16 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a34:	4b4d      	ldr	r3, [pc, #308]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	4a51      	ldr	r2, [pc, #324]	; (8005b80 <HAL_RCC_OscConfig+0x62c>)
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	0019      	movs	r1, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1a      	ldr	r2, [r3, #32]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a46:	431a      	orrs	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4c:	021b      	lsls	r3, r3, #8
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a60:	431a      	orrs	r2, r3
 8005a62:	4b42      	ldr	r3, [pc, #264]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a64:	430a      	orrs	r2, r1
 8005a66:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a68:	4b40      	ldr	r3, [pc, #256]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	4b3f      	ldr	r3, [pc, #252]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a6e:	2180      	movs	r1, #128	; 0x80
 8005a70:	0449      	lsls	r1, r1, #17
 8005a72:	430a      	orrs	r2, r1
 8005a74:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005a76:	4b3d      	ldr	r3, [pc, #244]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	4b3c      	ldr	r3, [pc, #240]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005a7c:	2180      	movs	r1, #128	; 0x80
 8005a7e:	0549      	lsls	r1, r1, #21
 8005a80:	430a      	orrs	r2, r1
 8005a82:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a84:	f7fe f8cc 	bl	8003c20 <HAL_GetTick>
 8005a88:	0003      	movs	r3, r0
 8005a8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a8e:	f7fe f8c7 	bl	8003c20 <HAL_GetTick>
 8005a92:	0002      	movs	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e061      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aa0:	4b32      	ldr	r3, [pc, #200]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	2380      	movs	r3, #128	; 0x80
 8005aa6:	049b      	lsls	r3, r3, #18
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	d0f0      	beq.n	8005a8e <HAL_RCC_OscConfig+0x53a>
 8005aac:	e059      	b.n	8005b62 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aae:	4b2f      	ldr	r3, [pc, #188]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b2e      	ldr	r3, [pc, #184]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005ab4:	4931      	ldr	r1, [pc, #196]	; (8005b7c <HAL_RCC_OscConfig+0x628>)
 8005ab6:	400a      	ands	r2, r1
 8005ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aba:	f7fe f8b1 	bl	8003c20 <HAL_GetTick>
 8005abe:	0003      	movs	r3, r0
 8005ac0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ac2:	e008      	b.n	8005ad6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac4:	f7fe f8ac 	bl	8003c20 <HAL_GetTick>
 8005ac8:	0002      	movs	r2, r0
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e046      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ad6:	4b25      	ldr	r3, [pc, #148]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	2380      	movs	r3, #128	; 0x80
 8005adc:	049b      	lsls	r3, r3, #18
 8005ade:	4013      	ands	r3, r2
 8005ae0:	d1f0      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005ae2:	4b22      	ldr	r3, [pc, #136]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	4b21      	ldr	r3, [pc, #132]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005ae8:	4926      	ldr	r1, [pc, #152]	; (8005b84 <HAL_RCC_OscConfig+0x630>)
 8005aea:	400a      	ands	r2, r1
 8005aec:	60da      	str	r2, [r3, #12]
 8005aee:	e038      	b.n	8005b62 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e033      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005afc:	4b1b      	ldr	r3, [pc, #108]	; (8005b6c <HAL_RCC_OscConfig+0x618>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2203      	movs	r2, #3
 8005b06:	401a      	ands	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d126      	bne.n	8005b5e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2270      	movs	r2, #112	; 0x70
 8005b14:	401a      	ands	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d11f      	bne.n	8005b5e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	23fe      	movs	r3, #254	; 0xfe
 8005b22:	01db      	lsls	r3, r3, #7
 8005b24:	401a      	ands	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d116      	bne.n	8005b5e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b30:	697a      	ldr	r2, [r7, #20]
 8005b32:	23f8      	movs	r3, #248	; 0xf8
 8005b34:	039b      	lsls	r3, r3, #14
 8005b36:	401a      	ands	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d10e      	bne.n	8005b5e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	23e0      	movs	r3, #224	; 0xe0
 8005b44:	051b      	lsls	r3, r3, #20
 8005b46:	401a      	ands	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d106      	bne.n	8005b5e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	0f5b      	lsrs	r3, r3, #29
 8005b54:	075a      	lsls	r2, r3, #29
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d001      	beq.n	8005b62 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e000      	b.n	8005b64 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	0018      	movs	r0, r3
 8005b66:	46bd      	mov	sp, r7
 8005b68:	b008      	add	sp, #32
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40021000 	.word	0x40021000
 8005b70:	40007000 	.word	0x40007000
 8005b74:	00001388 	.word	0x00001388
 8005b78:	efffffff 	.word	0xefffffff
 8005b7c:	feffffff 	.word	0xfeffffff
 8005b80:	11c1808c 	.word	0x11c1808c
 8005b84:	eefefffc 	.word	0xeefefffc

08005b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e0e9      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b9c:	4b76      	ldr	r3, [pc, #472]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2207      	movs	r2, #7
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d91e      	bls.n	8005be8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005baa:	4b73      	ldr	r3, [pc, #460]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2207      	movs	r2, #7
 8005bb0:	4393      	bics	r3, r2
 8005bb2:	0019      	movs	r1, r3
 8005bb4:	4b70      	ldr	r3, [pc, #448]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005bbc:	f7fe f830 	bl	8003c20 <HAL_GetTick>
 8005bc0:	0003      	movs	r3, r0
 8005bc2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005bc4:	e009      	b.n	8005bda <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bc6:	f7fe f82b 	bl	8003c20 <HAL_GetTick>
 8005bca:	0002      	movs	r2, r0
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	4a6a      	ldr	r2, [pc, #424]	; (8005d7c <HAL_RCC_ClockConfig+0x1f4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e0ca      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005bda:	4b67      	ldr	r3, [pc, #412]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2207      	movs	r2, #7
 8005be0:	4013      	ands	r3, r2
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d1ee      	bne.n	8005bc6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2202      	movs	r2, #2
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d015      	beq.n	8005c1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2204      	movs	r2, #4
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d006      	beq.n	8005c0a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005bfc:	4b60      	ldr	r3, [pc, #384]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	4b5f      	ldr	r3, [pc, #380]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c02:	21e0      	movs	r1, #224	; 0xe0
 8005c04:	01c9      	lsls	r1, r1, #7
 8005c06:	430a      	orrs	r2, r1
 8005c08:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c0a:	4b5d      	ldr	r3, [pc, #372]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	4a5d      	ldr	r2, [pc, #372]	; (8005d84 <HAL_RCC_ClockConfig+0x1fc>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	0019      	movs	r1, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	4b59      	ldr	r3, [pc, #356]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	4013      	ands	r3, r2
 8005c26:	d057      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d107      	bne.n	8005c40 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c30:	4b53      	ldr	r3, [pc, #332]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	2380      	movs	r3, #128	; 0x80
 8005c36:	029b      	lsls	r3, r3, #10
 8005c38:	4013      	ands	r3, r2
 8005c3a:	d12b      	bne.n	8005c94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e097      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d107      	bne.n	8005c58 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c48:	4b4d      	ldr	r3, [pc, #308]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	2380      	movs	r3, #128	; 0x80
 8005c4e:	049b      	lsls	r3, r3, #18
 8005c50:	4013      	ands	r3, r2
 8005c52:	d11f      	bne.n	8005c94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e08b      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d107      	bne.n	8005c70 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c60:	4b47      	ldr	r3, [pc, #284]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	2380      	movs	r3, #128	; 0x80
 8005c66:	00db      	lsls	r3, r3, #3
 8005c68:	4013      	ands	r3, r2
 8005c6a:	d113      	bne.n	8005c94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e07f      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	d106      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c78:	4b41      	ldr	r3, [pc, #260]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d108      	bne.n	8005c94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e074      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c86:	4b3e      	ldr	r3, [pc, #248]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	d101      	bne.n	8005c94 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e06d      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c94:	4b3a      	ldr	r3, [pc, #232]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	2207      	movs	r2, #7
 8005c9a:	4393      	bics	r3, r2
 8005c9c:	0019      	movs	r1, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	4b37      	ldr	r3, [pc, #220]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ca8:	f7fd ffba 	bl	8003c20 <HAL_GetTick>
 8005cac:	0003      	movs	r3, r0
 8005cae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb0:	e009      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb2:	f7fd ffb5 	bl	8003c20 <HAL_GetTick>
 8005cb6:	0002      	movs	r2, r0
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	4a2f      	ldr	r2, [pc, #188]	; (8005d7c <HAL_RCC_ClockConfig+0x1f4>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e054      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc6:	4b2e      	ldr	r3, [pc, #184]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2238      	movs	r2, #56	; 0x38
 8005ccc:	401a      	ands	r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d1ec      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b27      	ldr	r3, [pc, #156]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2207      	movs	r2, #7
 8005cde:	4013      	ands	r3, r2
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d21e      	bcs.n	8005d24 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b24      	ldr	r3, [pc, #144]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2207      	movs	r2, #7
 8005cec:	4393      	bics	r3, r2
 8005cee:	0019      	movs	r1, r3
 8005cf0:	4b21      	ldr	r3, [pc, #132]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005cf8:	f7fd ff92 	bl	8003c20 <HAL_GetTick>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d00:	e009      	b.n	8005d16 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d02:	f7fd ff8d 	bl	8003c20 <HAL_GetTick>
 8005d06:	0002      	movs	r2, r0
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	4a1b      	ldr	r2, [pc, #108]	; (8005d7c <HAL_RCC_ClockConfig+0x1f4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e02c      	b.n	8005d70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d16:	4b18      	ldr	r3, [pc, #96]	; (8005d78 <HAL_RCC_ClockConfig+0x1f0>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2207      	movs	r2, #7
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d1ee      	bne.n	8005d02 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2204      	movs	r2, #4
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	d009      	beq.n	8005d42 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005d2e:	4b14      	ldr	r3, [pc, #80]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	4a15      	ldr	r2, [pc, #84]	; (8005d88 <HAL_RCC_ClockConfig+0x200>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	0019      	movs	r1, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	4b10      	ldr	r3, [pc, #64]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005d42:	f000 f829 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 8005d46:	0001      	movs	r1, r0
 8005d48:	4b0d      	ldr	r3, [pc, #52]	; (8005d80 <HAL_RCC_ClockConfig+0x1f8>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	0a1b      	lsrs	r3, r3, #8
 8005d4e:	220f      	movs	r2, #15
 8005d50:	401a      	ands	r2, r3
 8005d52:	4b0e      	ldr	r3, [pc, #56]	; (8005d8c <HAL_RCC_ClockConfig+0x204>)
 8005d54:	0092      	lsls	r2, r2, #2
 8005d56:	58d3      	ldr	r3, [r2, r3]
 8005d58:	221f      	movs	r2, #31
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	000a      	movs	r2, r1
 8005d5e:	40da      	lsrs	r2, r3
 8005d60:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <HAL_RCC_ClockConfig+0x208>)
 8005d62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d64:	4b0b      	ldr	r3, [pc, #44]	; (8005d94 <HAL_RCC_ClockConfig+0x20c>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f7fd fefd 	bl	8003b68 <HAL_InitTick>
 8005d6e:	0003      	movs	r3, r0
}
 8005d70:	0018      	movs	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	b004      	add	sp, #16
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	40022000 	.word	0x40022000
 8005d7c:	00001388 	.word	0x00001388
 8005d80:	40021000 	.word	0x40021000
 8005d84:	fffff0ff 	.word	0xfffff0ff
 8005d88:	ffff8fff 	.word	0xffff8fff
 8005d8c:	0800be98 	.word	0x0800be98
 8005d90:	20000000 	.word	0x20000000
 8005d94:	20000004 	.word	0x20000004

08005d98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d9e:	4b3c      	ldr	r3, [pc, #240]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2238      	movs	r2, #56	; 0x38
 8005da4:	4013      	ands	r3, r2
 8005da6:	d10f      	bne.n	8005dc8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005da8:	4b39      	ldr	r3, [pc, #228]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	0adb      	lsrs	r3, r3, #11
 8005dae:	2207      	movs	r2, #7
 8005db0:	4013      	ands	r3, r2
 8005db2:	2201      	movs	r2, #1
 8005db4:	409a      	lsls	r2, r3
 8005db6:	0013      	movs	r3, r2
 8005db8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005dba:	6839      	ldr	r1, [r7, #0]
 8005dbc:	4835      	ldr	r0, [pc, #212]	; (8005e94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005dbe:	f7fa f9bf 	bl	8000140 <__udivsi3>
 8005dc2:	0003      	movs	r3, r0
 8005dc4:	613b      	str	r3, [r7, #16]
 8005dc6:	e05d      	b.n	8005e84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005dc8:	4b31      	ldr	r3, [pc, #196]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	2238      	movs	r2, #56	; 0x38
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d102      	bne.n	8005dda <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005dd4:	4b30      	ldr	r3, [pc, #192]	; (8005e98 <HAL_RCC_GetSysClockFreq+0x100>)
 8005dd6:	613b      	str	r3, [r7, #16]
 8005dd8:	e054      	b.n	8005e84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dda:	4b2d      	ldr	r3, [pc, #180]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2238      	movs	r2, #56	; 0x38
 8005de0:	4013      	ands	r3, r2
 8005de2:	2b10      	cmp	r3, #16
 8005de4:	d138      	bne.n	8005e58 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005de6:	4b2a      	ldr	r3, [pc, #168]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	2203      	movs	r2, #3
 8005dec:	4013      	ands	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005df0:	4b27      	ldr	r3, [pc, #156]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	091b      	lsrs	r3, r3, #4
 8005df6:	2207      	movs	r2, #7
 8005df8:	4013      	ands	r3, r2
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d10d      	bne.n	8005e20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e04:	68b9      	ldr	r1, [r7, #8]
 8005e06:	4824      	ldr	r0, [pc, #144]	; (8005e98 <HAL_RCC_GetSysClockFreq+0x100>)
 8005e08:	f7fa f99a 	bl	8000140 <__udivsi3>
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	0019      	movs	r1, r3
 8005e10:	4b1f      	ldr	r3, [pc, #124]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	0a1b      	lsrs	r3, r3, #8
 8005e16:	227f      	movs	r2, #127	; 0x7f
 8005e18:	4013      	ands	r3, r2
 8005e1a:	434b      	muls	r3, r1
 8005e1c:	617b      	str	r3, [r7, #20]
        break;
 8005e1e:	e00d      	b.n	8005e3c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005e20:	68b9      	ldr	r1, [r7, #8]
 8005e22:	481c      	ldr	r0, [pc, #112]	; (8005e94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005e24:	f7fa f98c 	bl	8000140 <__udivsi3>
 8005e28:	0003      	movs	r3, r0
 8005e2a:	0019      	movs	r1, r3
 8005e2c:	4b18      	ldr	r3, [pc, #96]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	0a1b      	lsrs	r3, r3, #8
 8005e32:	227f      	movs	r2, #127	; 0x7f
 8005e34:	4013      	ands	r3, r2
 8005e36:	434b      	muls	r3, r1
 8005e38:	617b      	str	r3, [r7, #20]
        break;
 8005e3a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005e3c:	4b14      	ldr	r3, [pc, #80]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	0f5b      	lsrs	r3, r3, #29
 8005e42:	2207      	movs	r2, #7
 8005e44:	4013      	ands	r3, r2
 8005e46:	3301      	adds	r3, #1
 8005e48:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005e4a:	6879      	ldr	r1, [r7, #4]
 8005e4c:	6978      	ldr	r0, [r7, #20]
 8005e4e:	f7fa f977 	bl	8000140 <__udivsi3>
 8005e52:	0003      	movs	r3, r0
 8005e54:	613b      	str	r3, [r7, #16]
 8005e56:	e015      	b.n	8005e84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005e58:	4b0d      	ldr	r3, [pc, #52]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	2238      	movs	r2, #56	; 0x38
 8005e5e:	4013      	ands	r3, r2
 8005e60:	2b20      	cmp	r3, #32
 8005e62:	d103      	bne.n	8005e6c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005e64:	2380      	movs	r3, #128	; 0x80
 8005e66:	021b      	lsls	r3, r3, #8
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	e00b      	b.n	8005e84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005e6c:	4b08      	ldr	r3, [pc, #32]	; (8005e90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	2238      	movs	r2, #56	; 0x38
 8005e72:	4013      	ands	r3, r2
 8005e74:	2b18      	cmp	r3, #24
 8005e76:	d103      	bne.n	8005e80 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005e78:	23fa      	movs	r3, #250	; 0xfa
 8005e7a:	01db      	lsls	r3, r3, #7
 8005e7c:	613b      	str	r3, [r7, #16]
 8005e7e:	e001      	b.n	8005e84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005e80:	2300      	movs	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e84:	693b      	ldr	r3, [r7, #16]
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b006      	add	sp, #24
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	40021000 	.word	0x40021000
 8005e94:	00f42400 	.word	0x00f42400
 8005e98:	007a1200 	.word	0x007a1200

08005e9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ea0:	4b02      	ldr	r3, [pc, #8]	; (8005eac <HAL_RCC_GetHCLKFreq+0x10>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
}
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	46c0      	nop			; (mov r8, r8)
 8005eac:	20000000 	.word	0x20000000

08005eb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005eb0:	b5b0      	push	{r4, r5, r7, lr}
 8005eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005eb4:	f7ff fff2 	bl	8005e9c <HAL_RCC_GetHCLKFreq>
 8005eb8:	0004      	movs	r4, r0
 8005eba:	f7ff fb3f 	bl	800553c <LL_RCC_GetAPB1Prescaler>
 8005ebe:	0003      	movs	r3, r0
 8005ec0:	0b1a      	lsrs	r2, r3, #12
 8005ec2:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ec4:	0092      	lsls	r2, r2, #2
 8005ec6:	58d3      	ldr	r3, [r2, r3]
 8005ec8:	221f      	movs	r2, #31
 8005eca:	4013      	ands	r3, r2
 8005ecc:	40dc      	lsrs	r4, r3
 8005ece:	0023      	movs	r3, r4
}
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8005ed6:	46c0      	nop			; (mov r8, r8)
 8005ed8:	0800bed8 	.word	0x0800bed8

08005edc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005ee4:	2313      	movs	r3, #19
 8005ee6:	18fb      	adds	r3, r7, r3
 8005ee8:	2200      	movs	r2, #0
 8005eea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005eec:	2312      	movs	r3, #18
 8005eee:	18fb      	adds	r3, r7, r3
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	2380      	movs	r3, #128	; 0x80
 8005efa:	029b      	lsls	r3, r3, #10
 8005efc:	4013      	ands	r3, r2
 8005efe:	d100      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005f00:	e0a3      	b.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f02:	2011      	movs	r0, #17
 8005f04:	183b      	adds	r3, r7, r0
 8005f06:	2200      	movs	r2, #0
 8005f08:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f0a:	4bb3      	ldr	r3, [pc, #716]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f0e:	2380      	movs	r3, #128	; 0x80
 8005f10:	055b      	lsls	r3, r3, #21
 8005f12:	4013      	ands	r3, r2
 8005f14:	d110      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f16:	4bb0      	ldr	r3, [pc, #704]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f1a:	4baf      	ldr	r3, [pc, #700]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f1c:	2180      	movs	r1, #128	; 0x80
 8005f1e:	0549      	lsls	r1, r1, #21
 8005f20:	430a      	orrs	r2, r1
 8005f22:	63da      	str	r2, [r3, #60]	; 0x3c
 8005f24:	4bac      	ldr	r3, [pc, #688]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f28:	2380      	movs	r3, #128	; 0x80
 8005f2a:	055b      	lsls	r3, r3, #21
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	60bb      	str	r3, [r7, #8]
 8005f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f32:	183b      	adds	r3, r7, r0
 8005f34:	2201      	movs	r2, #1
 8005f36:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f38:	4ba8      	ldr	r3, [pc, #672]	; (80061dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4ba7      	ldr	r3, [pc, #668]	; (80061dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005f3e:	2180      	movs	r1, #128	; 0x80
 8005f40:	0049      	lsls	r1, r1, #1
 8005f42:	430a      	orrs	r2, r1
 8005f44:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f46:	f7fd fe6b 	bl	8003c20 <HAL_GetTick>
 8005f4a:	0003      	movs	r3, r0
 8005f4c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f4e:	e00b      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f50:	f7fd fe66 	bl	8003c20 <HAL_GetTick>
 8005f54:	0002      	movs	r2, r0
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d904      	bls.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005f5e:	2313      	movs	r3, #19
 8005f60:	18fb      	adds	r3, r7, r3
 8005f62:	2203      	movs	r2, #3
 8005f64:	701a      	strb	r2, [r3, #0]
        break;
 8005f66:	e005      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f68:	4b9c      	ldr	r3, [pc, #624]	; (80061dc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	2380      	movs	r3, #128	; 0x80
 8005f6e:	005b      	lsls	r3, r3, #1
 8005f70:	4013      	ands	r3, r2
 8005f72:	d0ed      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005f74:	2313      	movs	r3, #19
 8005f76:	18fb      	adds	r3, r7, r3
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d154      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f7e:	4b96      	ldr	r3, [pc, #600]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005f82:	23c0      	movs	r3, #192	; 0xc0
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4013      	ands	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d019      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d014      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f9a:	4b8f      	ldr	r3, [pc, #572]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f9e:	4a90      	ldr	r2, [pc, #576]	; (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fa4:	4b8c      	ldr	r3, [pc, #560]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005fa6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fa8:	4b8b      	ldr	r3, [pc, #556]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005faa:	2180      	movs	r1, #128	; 0x80
 8005fac:	0249      	lsls	r1, r1, #9
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fb2:	4b89      	ldr	r3, [pc, #548]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005fb4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fb6:	4b88      	ldr	r3, [pc, #544]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005fb8:	498a      	ldr	r1, [pc, #552]	; (80061e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005fba:	400a      	ands	r2, r1
 8005fbc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fbe:	4b86      	ldr	r3, [pc, #536]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	4013      	ands	r3, r2
 8005fca:	d016      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fcc:	f7fd fe28 	bl	8003c20 <HAL_GetTick>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fd4:	e00c      	b.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fd6:	f7fd fe23 	bl	8003c20 <HAL_GetTick>
 8005fda:	0002      	movs	r2, r0
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	4a81      	ldr	r2, [pc, #516]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d904      	bls.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005fe6:	2313      	movs	r3, #19
 8005fe8:	18fb      	adds	r3, r7, r3
 8005fea:	2203      	movs	r2, #3
 8005fec:	701a      	strb	r2, [r3, #0]
            break;
 8005fee:	e004      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ff0:	4b79      	ldr	r3, [pc, #484]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	d0ed      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005ffa:	2313      	movs	r3, #19
 8005ffc:	18fb      	adds	r3, r7, r3
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10a      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006004:	4b74      	ldr	r3, [pc, #464]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006008:	4a75      	ldr	r2, [pc, #468]	; (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800600a:	4013      	ands	r3, r2
 800600c:	0019      	movs	r1, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006012:	4b71      	ldr	r3, [pc, #452]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006014:	430a      	orrs	r2, r1
 8006016:	65da      	str	r2, [r3, #92]	; 0x5c
 8006018:	e00c      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800601a:	2312      	movs	r3, #18
 800601c:	18fb      	adds	r3, r7, r3
 800601e:	2213      	movs	r2, #19
 8006020:	18ba      	adds	r2, r7, r2
 8006022:	7812      	ldrb	r2, [r2, #0]
 8006024:	701a      	strb	r2, [r3, #0]
 8006026:	e005      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006028:	2312      	movs	r3, #18
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	2213      	movs	r2, #19
 800602e:	18ba      	adds	r2, r7, r2
 8006030:	7812      	ldrb	r2, [r2, #0]
 8006032:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006034:	2311      	movs	r3, #17
 8006036:	18fb      	adds	r3, r7, r3
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d105      	bne.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800603e:	4b66      	ldr	r3, [pc, #408]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006042:	4b65      	ldr	r3, [pc, #404]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006044:	4969      	ldr	r1, [pc, #420]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006046:	400a      	ands	r2, r1
 8006048:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2201      	movs	r2, #1
 8006050:	4013      	ands	r3, r2
 8006052:	d009      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006054:	4b60      	ldr	r3, [pc, #384]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006058:	2203      	movs	r2, #3
 800605a:	4393      	bics	r3, r2
 800605c:	0019      	movs	r1, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	4b5d      	ldr	r3, [pc, #372]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006064:	430a      	orrs	r2, r1
 8006066:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2210      	movs	r2, #16
 800606e:	4013      	ands	r3, r2
 8006070:	d009      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006072:	4b59      	ldr	r3, [pc, #356]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006076:	4a5e      	ldr	r2, [pc, #376]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006078:	4013      	ands	r3, r2
 800607a:	0019      	movs	r1, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	4b55      	ldr	r3, [pc, #340]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006082:	430a      	orrs	r2, r1
 8006084:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4013      	ands	r3, r2
 8006090:	d009      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006092:	4b51      	ldr	r3, [pc, #324]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006096:	4a57      	ldr	r2, [pc, #348]	; (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8006098:	4013      	ands	r3, r2
 800609a:	0019      	movs	r1, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	695a      	ldr	r2, [r3, #20]
 80060a0:	4b4d      	ldr	r3, [pc, #308]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060a2:	430a      	orrs	r2, r1
 80060a4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	2380      	movs	r3, #128	; 0x80
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	4013      	ands	r3, r2
 80060b0:	d009      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80060b2:	4b49      	ldr	r3, [pc, #292]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060b6:	4a50      	ldr	r2, [pc, #320]	; (80061f8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	0019      	movs	r1, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	699a      	ldr	r2, [r3, #24]
 80060c0:	4b45      	ldr	r3, [pc, #276]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060c2:	430a      	orrs	r2, r1
 80060c4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2220      	movs	r2, #32
 80060cc:	4013      	ands	r3, r2
 80060ce:	d009      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060d0:	4b41      	ldr	r3, [pc, #260]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d4:	4a49      	ldr	r2, [pc, #292]	; (80061fc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060d6:	4013      	ands	r3, r2
 80060d8:	0019      	movs	r1, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	4b3e      	ldr	r3, [pc, #248]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060e0:	430a      	orrs	r2, r1
 80060e2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* (RCC_CCIPR_I2C2SEL */

#if defined(RNG)
  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	2380      	movs	r3, #128	; 0x80
 80060ea:	02db      	lsls	r3, r3, #11
 80060ec:	4013      	ands	r3, r2
 80060ee:	d016      	beq.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80060f0:	4b39      	ldr	r3, [pc, #228]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80060f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f4:	4a42      	ldr	r2, [pc, #264]	; (8006200 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80060f6:	4013      	ands	r3, r2
 80060f8:	0019      	movs	r1, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69da      	ldr	r2, [r3, #28]
 80060fe:	4b36      	ldr	r3, [pc, #216]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006100:	430a      	orrs	r2, r1
 8006102:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	69da      	ldr	r2, [r3, #28]
 8006108:	23c0      	movs	r3, #192	; 0xc0
 800610a:	051b      	lsls	r3, r3, #20
 800610c:	429a      	cmp	r2, r3
 800610e:	d106      	bne.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x242>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006110:	4b31      	ldr	r3, [pc, #196]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006112:	68da      	ldr	r2, [r3, #12]
 8006114:	4b30      	ldr	r3, [pc, #192]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006116:	2180      	movs	r1, #128	; 0x80
 8006118:	0449      	lsls	r1, r1, #17
 800611a:	430a      	orrs	r2, r1
 800611c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	2380      	movs	r3, #128	; 0x80
 8006124:	01db      	lsls	r3, r3, #7
 8006126:	4013      	ands	r3, r2
 8006128:	d015      	beq.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800612a:	4b2b      	ldr	r3, [pc, #172]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800612c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	0899      	lsrs	r1, r3, #2
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1a      	ldr	r2, [r3, #32]
 8006136:	4b28      	ldr	r3, [pc, #160]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006138:	430a      	orrs	r2, r1
 800613a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1a      	ldr	r2, [r3, #32]
 8006140:	2380      	movs	r3, #128	; 0x80
 8006142:	05db      	lsls	r3, r3, #23
 8006144:	429a      	cmp	r2, r3
 8006146:	d106      	bne.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006148:	4b23      	ldr	r3, [pc, #140]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	4b22      	ldr	r3, [pc, #136]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800614e:	2180      	movs	r1, #128	; 0x80
 8006150:	0249      	lsls	r1, r1, #9
 8006152:	430a      	orrs	r2, r1
 8006154:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	2380      	movs	r3, #128	; 0x80
 800615c:	039b      	lsls	r3, r3, #14
 800615e:	4013      	ands	r3, r2
 8006160:	d016      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006162:	4b1d      	ldr	r3, [pc, #116]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006166:	4a27      	ldr	r2, [pc, #156]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8006168:	4013      	ands	r3, r2
 800616a:	0019      	movs	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006170:	4b19      	ldr	r3, [pc, #100]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006172:	430a      	orrs	r2, r1
 8006174:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800617a:	2380      	movs	r3, #128	; 0x80
 800617c:	03db      	lsls	r3, r3, #15
 800617e:	429a      	cmp	r2, r3
 8006180:	d106      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006182:	4b15      	ldr	r3, [pc, #84]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	4b14      	ldr	r3, [pc, #80]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006188:	2180      	movs	r1, #128	; 0x80
 800618a:	0449      	lsls	r1, r1, #17
 800618c:	430a      	orrs	r2, r1
 800618e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	2380      	movs	r3, #128	; 0x80
 8006196:	011b      	lsls	r3, r3, #4
 8006198:	4013      	ands	r3, r2
 800619a:	d016      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800619c:	4b0e      	ldr	r3, [pc, #56]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800619e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061a0:	4a19      	ldr	r2, [pc, #100]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80061a2:	4013      	ands	r3, r2
 80061a4:	0019      	movs	r1, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	691a      	ldr	r2, [r3, #16]
 80061aa:	4b0b      	ldr	r3, [pc, #44]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80061ac:	430a      	orrs	r2, r1
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691a      	ldr	r2, [r3, #16]
 80061b4:	2380      	movs	r3, #128	; 0x80
 80061b6:	01db      	lsls	r3, r3, #7
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d106      	bne.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80061bc:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	4b05      	ldr	r3, [pc, #20]	; (80061d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	0249      	lsls	r1, r1, #9
 80061c6:	430a      	orrs	r2, r1
 80061c8:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80061ca:	2312      	movs	r3, #18
 80061cc:	18fb      	adds	r3, r7, r3
 80061ce:	781b      	ldrb	r3, [r3, #0]
}
 80061d0:	0018      	movs	r0, r3
 80061d2:	46bd      	mov	sp, r7
 80061d4:	b006      	add	sp, #24
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	40021000 	.word	0x40021000
 80061dc:	40007000 	.word	0x40007000
 80061e0:	fffffcff 	.word	0xfffffcff
 80061e4:	fffeffff 	.word	0xfffeffff
 80061e8:	00001388 	.word	0x00001388
 80061ec:	efffffff 	.word	0xefffffff
 80061f0:	fffff3ff 	.word	0xfffff3ff
 80061f4:	fff3ffff 	.word	0xfff3ffff
 80061f8:	ffcfffff 	.word	0xffcfffff
 80061fc:	ffffcfff 	.word	0xffffcfff
 8006200:	f3ffffff 	.word	0xf3ffffff
 8006204:	ffbfffff 	.word	0xffbfffff
 8006208:	ffff3fff 	.word	0xffff3fff

0800620c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e0a8      	b.n	8006370 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006222:	2b00      	cmp	r3, #0
 8006224:	d109      	bne.n	800623a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	2382      	movs	r3, #130	; 0x82
 800622c:	005b      	lsls	r3, r3, #1
 800622e:	429a      	cmp	r2, r3
 8006230:	d009      	beq.n	8006246 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	61da      	str	r2, [r3, #28]
 8006238:	e005      	b.n	8006246 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	225d      	movs	r2, #93	; 0x5d
 8006250:	5c9b      	ldrb	r3, [r3, r2]
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	d107      	bne.n	8006268 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	225c      	movs	r2, #92	; 0x5c
 800625c:	2100      	movs	r1, #0
 800625e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	0018      	movs	r0, r3
 8006264:	f7fd f8ee 	bl	8003444 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	225d      	movs	r2, #93	; 0x5d
 800626c:	2102      	movs	r1, #2
 800626e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2140      	movs	r1, #64	; 0x40
 800627c:	438a      	bics	r2, r1
 800627e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	23e0      	movs	r3, #224	; 0xe0
 8006286:	00db      	lsls	r3, r3, #3
 8006288:	429a      	cmp	r2, r3
 800628a:	d902      	bls.n	8006292 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800628c:	2300      	movs	r3, #0
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	e002      	b.n	8006298 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006292:	2380      	movs	r3, #128	; 0x80
 8006294:	015b      	lsls	r3, r3, #5
 8006296:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	68da      	ldr	r2, [r3, #12]
 800629c:	23f0      	movs	r3, #240	; 0xf0
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d008      	beq.n	80062b6 <HAL_SPI_Init+0xaa>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68da      	ldr	r2, [r3, #12]
 80062a8:	23e0      	movs	r3, #224	; 0xe0
 80062aa:	00db      	lsls	r3, r3, #3
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d002      	beq.n	80062b6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	2382      	movs	r3, #130	; 0x82
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	401a      	ands	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6899      	ldr	r1, [r3, #8]
 80062c4:	2384      	movs	r3, #132	; 0x84
 80062c6:	021b      	lsls	r3, r3, #8
 80062c8:	400b      	ands	r3, r1
 80062ca:	431a      	orrs	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	2102      	movs	r1, #2
 80062d2:	400b      	ands	r3, r1
 80062d4:	431a      	orrs	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	2101      	movs	r1, #1
 80062dc:	400b      	ands	r3, r1
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6999      	ldr	r1, [r3, #24]
 80062e4:	2380      	movs	r3, #128	; 0x80
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	400b      	ands	r3, r1
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	2138      	movs	r1, #56	; 0x38
 80062f2:	400b      	ands	r3, r1
 80062f4:	431a      	orrs	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	2180      	movs	r1, #128	; 0x80
 80062fc:	400b      	ands	r3, r1
 80062fe:	431a      	orrs	r2, r3
 8006300:	0011      	movs	r1, r2
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006306:	2380      	movs	r3, #128	; 0x80
 8006308:	019b      	lsls	r3, r3, #6
 800630a:	401a      	ands	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	0c1b      	lsrs	r3, r3, #16
 800631a:	2204      	movs	r2, #4
 800631c:	401a      	ands	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006322:	2110      	movs	r1, #16
 8006324:	400b      	ands	r3, r1
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800632c:	2108      	movs	r1, #8
 800632e:	400b      	ands	r3, r1
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68d9      	ldr	r1, [r3, #12]
 8006336:	23f0      	movs	r3, #240	; 0xf0
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	400b      	ands	r3, r1
 800633c:	431a      	orrs	r2, r3
 800633e:	0011      	movs	r1, r2
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	2380      	movs	r3, #128	; 0x80
 8006344:	015b      	lsls	r3, r3, #5
 8006346:	401a      	ands	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69da      	ldr	r2, [r3, #28]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4907      	ldr	r1, [pc, #28]	; (8006378 <HAL_SPI_Init+0x16c>)
 800635c:	400a      	ands	r2, r1
 800635e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	225d      	movs	r2, #93	; 0x5d
 800636a:	2101      	movs	r1, #1
 800636c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	0018      	movs	r0, r3
 8006372:	46bd      	mov	sp, r7
 8006374:	b004      	add	sp, #16
 8006376:	bd80      	pop	{r7, pc}
 8006378:	fffff7ff 	.word	0xfffff7ff

0800637c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	1dbb      	adds	r3, r7, #6
 800638a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800638c:	231f      	movs	r3, #31
 800638e:	18fb      	adds	r3, r7, r3
 8006390:	2200      	movs	r2, #0
 8006392:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	225c      	movs	r2, #92	; 0x5c
 8006398:	5c9b      	ldrb	r3, [r3, r2]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d101      	bne.n	80063a2 <HAL_SPI_Transmit+0x26>
 800639e:	2302      	movs	r3, #2
 80063a0:	e147      	b.n	8006632 <HAL_SPI_Transmit+0x2b6>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	225c      	movs	r2, #92	; 0x5c
 80063a6:	2101      	movs	r1, #1
 80063a8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063aa:	f7fd fc39 	bl	8003c20 <HAL_GetTick>
 80063ae:	0003      	movs	r3, r0
 80063b0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80063b2:	2316      	movs	r3, #22
 80063b4:	18fb      	adds	r3, r7, r3
 80063b6:	1dba      	adds	r2, r7, #6
 80063b8:	8812      	ldrh	r2, [r2, #0]
 80063ba:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	225d      	movs	r2, #93	; 0x5d
 80063c0:	5c9b      	ldrb	r3, [r3, r2]
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d004      	beq.n	80063d2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80063c8:	231f      	movs	r3, #31
 80063ca:	18fb      	adds	r3, r7, r3
 80063cc:	2202      	movs	r2, #2
 80063ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80063d0:	e128      	b.n	8006624 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d003      	beq.n	80063e0 <HAL_SPI_Transmit+0x64>
 80063d8:	1dbb      	adds	r3, r7, #6
 80063da:	881b      	ldrh	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d104      	bne.n	80063ea <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80063e0:	231f      	movs	r3, #31
 80063e2:	18fb      	adds	r3, r7, r3
 80063e4:	2201      	movs	r2, #1
 80063e6:	701a      	strb	r2, [r3, #0]
    goto error;
 80063e8:	e11c      	b.n	8006624 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	225d      	movs	r2, #93	; 0x5d
 80063ee:	2103      	movs	r1, #3
 80063f0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	68ba      	ldr	r2, [r7, #8]
 80063fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	1dba      	adds	r2, r7, #6
 8006402:	8812      	ldrh	r2, [r2, #0]
 8006404:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	1dba      	adds	r2, r7, #6
 800640a:	8812      	ldrh	r2, [r2, #0]
 800640c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2244      	movs	r2, #68	; 0x44
 8006418:	2100      	movs	r1, #0
 800641a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2246      	movs	r2, #70	; 0x46
 8006420:	2100      	movs	r1, #0
 8006422:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	689a      	ldr	r2, [r3, #8]
 8006434:	2380      	movs	r3, #128	; 0x80
 8006436:	021b      	lsls	r3, r3, #8
 8006438:	429a      	cmp	r2, r3
 800643a:	d110      	bne.n	800645e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2140      	movs	r1, #64	; 0x40
 8006448:	438a      	bics	r2, r1
 800644a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2180      	movs	r1, #128	; 0x80
 8006458:	01c9      	lsls	r1, r1, #7
 800645a:	430a      	orrs	r2, r1
 800645c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2240      	movs	r2, #64	; 0x40
 8006466:	4013      	ands	r3, r2
 8006468:	2b40      	cmp	r3, #64	; 0x40
 800646a:	d007      	beq.n	800647c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2140      	movs	r1, #64	; 0x40
 8006478:	430a      	orrs	r2, r1
 800647a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	68da      	ldr	r2, [r3, #12]
 8006480:	23e0      	movs	r3, #224	; 0xe0
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	429a      	cmp	r2, r3
 8006486:	d952      	bls.n	800652e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d004      	beq.n	800649a <HAL_SPI_Transmit+0x11e>
 8006490:	2316      	movs	r3, #22
 8006492:	18fb      	adds	r3, r7, r3
 8006494:	881b      	ldrh	r3, [r3, #0]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d143      	bne.n	8006522 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649e:	881a      	ldrh	r2, [r3, #0]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064aa:	1c9a      	adds	r2, r3, #2
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	3b01      	subs	r3, #1
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064be:	e030      	b.n	8006522 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2202      	movs	r2, #2
 80064c8:	4013      	ands	r3, r2
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d112      	bne.n	80064f4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d2:	881a      	ldrh	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	1c9a      	adds	r2, r3, #2
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064f2:	e016      	b.n	8006522 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f4:	f7fd fb94 	bl	8003c20 <HAL_GetTick>
 80064f8:	0002      	movs	r2, r0
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	683a      	ldr	r2, [r7, #0]
 8006500:	429a      	cmp	r2, r3
 8006502:	d802      	bhi.n	800650a <HAL_SPI_Transmit+0x18e>
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	3301      	adds	r3, #1
 8006508:	d102      	bne.n	8006510 <HAL_SPI_Transmit+0x194>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d108      	bne.n	8006522 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006510:	231f      	movs	r3, #31
 8006512:	18fb      	adds	r3, r7, r3
 8006514:	2203      	movs	r2, #3
 8006516:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	225d      	movs	r2, #93	; 0x5d
 800651c:	2101      	movs	r1, #1
 800651e:	5499      	strb	r1, [r3, r2]
          goto error;
 8006520:	e080      	b.n	8006624 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006526:	b29b      	uxth	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1c9      	bne.n	80064c0 <HAL_SPI_Transmit+0x144>
 800652c:	e053      	b.n	80065d6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d004      	beq.n	8006540 <HAL_SPI_Transmit+0x1c4>
 8006536:	2316      	movs	r3, #22
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d145      	bne.n	80065cc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	330c      	adds	r3, #12
 800654a:	7812      	ldrb	r2, [r2, #0]
 800654c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800655c:	b29b      	uxth	r3, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	b29a      	uxth	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006566:	e031      	b.n	80065cc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2202      	movs	r2, #2
 8006570:	4013      	ands	r3, r2
 8006572:	2b02      	cmp	r3, #2
 8006574:	d113      	bne.n	800659e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	7812      	ldrb	r2, [r2, #0]
 8006582:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800659c:	e016      	b.n	80065cc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800659e:	f7fd fb3f 	bl	8003c20 <HAL_GetTick>
 80065a2:	0002      	movs	r2, r0
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d802      	bhi.n	80065b4 <HAL_SPI_Transmit+0x238>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	3301      	adds	r3, #1
 80065b2:	d102      	bne.n	80065ba <HAL_SPI_Transmit+0x23e>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d108      	bne.n	80065cc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80065ba:	231f      	movs	r3, #31
 80065bc:	18fb      	adds	r3, r7, r3
 80065be:	2203      	movs	r2, #3
 80065c0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	225d      	movs	r2, #93	; 0x5d
 80065c6:	2101      	movs	r1, #1
 80065c8:	5499      	strb	r1, [r3, r2]
          goto error;
 80065ca:	e02b      	b.n	8006624 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1c8      	bne.n	8006568 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065d6:	69ba      	ldr	r2, [r7, #24]
 80065d8:	6839      	ldr	r1, [r7, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	0018      	movs	r0, r3
 80065de:	f000 fa65 	bl	8006aac <SPI_EndRxTxTransaction>
 80065e2:	1e03      	subs	r3, r0, #0
 80065e4:	d002      	beq.n	80065ec <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2220      	movs	r2, #32
 80065ea:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10a      	bne.n	800660a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065f4:	2300      	movs	r3, #0
 80065f6:	613b      	str	r3, [r7, #16]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	613b      	str	r3, [r7, #16]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	613b      	str	r3, [r7, #16]
 8006608:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800660e:	2b00      	cmp	r3, #0
 8006610:	d004      	beq.n	800661c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8006612:	231f      	movs	r3, #31
 8006614:	18fb      	adds	r3, r7, r3
 8006616:	2201      	movs	r2, #1
 8006618:	701a      	strb	r2, [r3, #0]
 800661a:	e003      	b.n	8006624 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	225d      	movs	r2, #93	; 0x5d
 8006620:	2101      	movs	r1, #1
 8006622:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	225c      	movs	r2, #92	; 0x5c
 8006628:	2100      	movs	r1, #0
 800662a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800662c:	231f      	movs	r3, #31
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	781b      	ldrb	r3, [r3, #0]
}
 8006632:	0018      	movs	r0, r3
 8006634:	46bd      	mov	sp, r7
 8006636:	b008      	add	sp, #32
 8006638:	bd80      	pop	{r7, pc}
	...

0800663c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	2240      	movs	r2, #64	; 0x40
 8006658:	4013      	ands	r3, r2
 800665a:	d10d      	bne.n	8006678 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	2201      	movs	r2, #1
 8006660:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006662:	d009      	beq.n	8006678 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	2240      	movs	r2, #64	; 0x40
 8006668:	4013      	ands	r3, r2
 800666a:	d005      	beq.n	8006678 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	0010      	movs	r0, r2
 8006674:	4798      	blx	r3
    return;
 8006676:	e0c5      	b.n	8006804 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	2202      	movs	r2, #2
 800667c:	4013      	ands	r3, r2
 800667e:	d009      	beq.n	8006694 <HAL_SPI_IRQHandler+0x58>
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	2280      	movs	r2, #128	; 0x80
 8006684:	4013      	ands	r3, r2
 8006686:	d005      	beq.n	8006694 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	0010      	movs	r0, r2
 8006690:	4798      	blx	r3
    return;
 8006692:	e0b7      	b.n	8006804 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	2220      	movs	r2, #32
 8006698:	4013      	ands	r3, r2
 800669a:	d109      	bne.n	80066b0 <HAL_SPI_IRQHandler+0x74>
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	2240      	movs	r2, #64	; 0x40
 80066a0:	4013      	ands	r3, r2
 80066a2:	d105      	bne.n	80066b0 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	2380      	movs	r3, #128	; 0x80
 80066a8:	005b      	lsls	r3, r3, #1
 80066aa:	4013      	ands	r3, r2
 80066ac:	d100      	bne.n	80066b0 <HAL_SPI_IRQHandler+0x74>
 80066ae:	e0a9      	b.n	8006804 <HAL_SPI_IRQHandler+0x1c8>
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	2220      	movs	r2, #32
 80066b4:	4013      	ands	r3, r2
 80066b6:	d100      	bne.n	80066ba <HAL_SPI_IRQHandler+0x7e>
 80066b8:	e0a4      	b.n	8006804 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	2240      	movs	r2, #64	; 0x40
 80066be:	4013      	ands	r3, r2
 80066c0:	d023      	beq.n	800670a <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	225d      	movs	r2, #93	; 0x5d
 80066c6:	5c9b      	ldrb	r3, [r3, r2]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b03      	cmp	r3, #3
 80066cc:	d011      	beq.n	80066f2 <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066d2:	2204      	movs	r2, #4
 80066d4:	431a      	orrs	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066da:	2300      	movs	r3, #0
 80066dc:	617b      	str	r3, [r7, #20]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	617b      	str	r3, [r7, #20]
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	e00b      	b.n	800670a <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066f2:	2300      	movs	r3, #0
 80066f4:	613b      	str	r3, [r7, #16]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	613b      	str	r3, [r7, #16]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	613b      	str	r3, [r7, #16]
 8006706:	693b      	ldr	r3, [r7, #16]
        return;
 8006708:	e07c      	b.n	8006804 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	2220      	movs	r2, #32
 800670e:	4013      	ands	r3, r2
 8006710:	d014      	beq.n	800673c <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006716:	2201      	movs	r2, #1
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2140      	movs	r1, #64	; 0x40
 8006736:	438a      	bics	r2, r1
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	2380      	movs	r3, #128	; 0x80
 8006740:	005b      	lsls	r3, r3, #1
 8006742:	4013      	ands	r3, r2
 8006744:	d00c      	beq.n	8006760 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800674a:	2208      	movs	r2, #8
 800674c:	431a      	orrs	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006752:	2300      	movs	r3, #0
 8006754:	60bb      	str	r3, [r7, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006764:	2b00      	cmp	r3, #0
 8006766:	d04c      	beq.n	8006802 <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	21e0      	movs	r1, #224	; 0xe0
 8006774:	438a      	bics	r2, r1
 8006776:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	225d      	movs	r2, #93	; 0x5d
 800677c:	2101      	movs	r1, #1
 800677e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	2202      	movs	r2, #2
 8006784:	4013      	ands	r3, r2
 8006786:	d103      	bne.n	8006790 <HAL_SPI_IRQHandler+0x154>
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	2201      	movs	r2, #1
 800678c:	4013      	ands	r3, r2
 800678e:	d032      	beq.n	80067f6 <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2103      	movs	r1, #3
 800679c:	438a      	bics	r2, r1
 800679e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d010      	beq.n	80067ca <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ac:	4a17      	ldr	r2, [pc, #92]	; (800680c <HAL_SPI_IRQHandler+0x1d0>)
 80067ae:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b4:	0018      	movs	r0, r3
 80067b6:	f7fd fbc9 	bl	8003f4c <HAL_DMA_Abort_IT>
 80067ba:	1e03      	subs	r3, r0, #0
 80067bc:	d005      	beq.n	80067ca <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067c2:	2240      	movs	r2, #64	; 0x40
 80067c4:	431a      	orrs	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d016      	beq.n	8006800 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d6:	4a0d      	ldr	r2, [pc, #52]	; (800680c <HAL_SPI_IRQHandler+0x1d0>)
 80067d8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	0018      	movs	r0, r3
 80067e0:	f7fd fbb4 	bl	8003f4c <HAL_DMA_Abort_IT>
 80067e4:	1e03      	subs	r3, r0, #0
 80067e6:	d00b      	beq.n	8006800 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067ec:	2240      	movs	r2, #64	; 0x40
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80067f4:	e004      	b.n	8006800 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	0018      	movs	r0, r3
 80067fa:	f000 f809 	bl	8006810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80067fe:	e000      	b.n	8006802 <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8006800:	46c0      	nop			; (mov r8, r8)
    return;
 8006802:	46c0      	nop			; (mov r8, r8)
  }
}
 8006804:	46bd      	mov	sp, r7
 8006806:	b008      	add	sp, #32
 8006808:	bd80      	pop	{r7, pc}
 800680a:	46c0      	nop			; (mov r8, r8)
 800680c:	08006821 	.word	0x08006821

08006810 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006818:	46c0      	nop			; (mov r8, r8)
 800681a:	46bd      	mov	sp, r7
 800681c:	b002      	add	sp, #8
 800681e:	bd80      	pop	{r7, pc}

08006820 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800682c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2246      	movs	r2, #70	; 0x46
 8006832:	2100      	movs	r1, #0
 8006834:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	0018      	movs	r0, r3
 8006840:	f7ff ffe6 	bl	8006810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006844:	46c0      	nop			; (mov r8, r8)
 8006846:	46bd      	mov	sp, r7
 8006848:	b004      	add	sp, #16
 800684a:	bd80      	pop	{r7, pc}

0800684c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	603b      	str	r3, [r7, #0]
 8006858:	1dfb      	adds	r3, r7, #7
 800685a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800685c:	f7fd f9e0 	bl	8003c20 <HAL_GetTick>
 8006860:	0002      	movs	r2, r0
 8006862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006864:	1a9b      	subs	r3, r3, r2
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	18d3      	adds	r3, r2, r3
 800686a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800686c:	f7fd f9d8 	bl	8003c20 <HAL_GetTick>
 8006870:	0003      	movs	r3, r0
 8006872:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006874:	4b3a      	ldr	r3, [pc, #232]	; (8006960 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	015b      	lsls	r3, r3, #5
 800687a:	0d1b      	lsrs	r3, r3, #20
 800687c:	69fa      	ldr	r2, [r7, #28]
 800687e:	4353      	muls	r3, r2
 8006880:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006882:	e058      	b.n	8006936 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	3301      	adds	r3, #1
 8006888:	d055      	beq.n	8006936 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800688a:	f7fd f9c9 	bl	8003c20 <HAL_GetTick>
 800688e:	0002      	movs	r2, r0
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	429a      	cmp	r2, r3
 8006898:	d902      	bls.n	80068a0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d142      	bne.n	8006926 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	21e0      	movs	r1, #224	; 0xe0
 80068ac:	438a      	bics	r2, r1
 80068ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	2382      	movs	r3, #130	; 0x82
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d113      	bne.n	80068e4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	2380      	movs	r3, #128	; 0x80
 80068c2:	021b      	lsls	r3, r3, #8
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d005      	beq.n	80068d4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	2380      	movs	r3, #128	; 0x80
 80068ce:	00db      	lsls	r3, r3, #3
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d107      	bne.n	80068e4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2140      	movs	r1, #64	; 0x40
 80068e0:	438a      	bics	r2, r1
 80068e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068e8:	2380      	movs	r3, #128	; 0x80
 80068ea:	019b      	lsls	r3, r3, #6
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d110      	bne.n	8006912 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	491a      	ldr	r1, [pc, #104]	; (8006964 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80068fc:	400a      	ands	r2, r1
 80068fe:	601a      	str	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2180      	movs	r1, #128	; 0x80
 800690c:	0189      	lsls	r1, r1, #6
 800690e:	430a      	orrs	r2, r1
 8006910:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	225d      	movs	r2, #93	; 0x5d
 8006916:	2101      	movs	r1, #1
 8006918:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	225c      	movs	r2, #92	; 0x5c
 800691e:	2100      	movs	r1, #0
 8006920:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e017      	b.n	8006956 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	3b01      	subs	r3, #1
 8006934:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	4013      	ands	r3, r2
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	425a      	negs	r2, r3
 8006946:	4153      	adcs	r3, r2
 8006948:	b2db      	uxtb	r3, r3
 800694a:	001a      	movs	r2, r3
 800694c:	1dfb      	adds	r3, r7, #7
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	429a      	cmp	r2, r3
 8006952:	d197      	bne.n	8006884 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	0018      	movs	r0, r3
 8006958:	46bd      	mov	sp, r7
 800695a:	b008      	add	sp, #32
 800695c:	bd80      	pop	{r7, pc}
 800695e:	46c0      	nop			; (mov r8, r8)
 8006960:	20000000 	.word	0x20000000
 8006964:	ffffdfff 	.word	0xffffdfff

08006968 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	; 0x28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006976:	2317      	movs	r3, #23
 8006978:	18fb      	adds	r3, r7, r3
 800697a:	2200      	movs	r2, #0
 800697c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800697e:	f7fd f94f 	bl	8003c20 <HAL_GetTick>
 8006982:	0002      	movs	r2, r0
 8006984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006986:	1a9b      	subs	r3, r3, r2
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	18d3      	adds	r3, r2, r3
 800698c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800698e:	f7fd f947 	bl	8003c20 <HAL_GetTick>
 8006992:	0003      	movs	r3, r0
 8006994:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	330c      	adds	r3, #12
 800699c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800699e:	4b41      	ldr	r3, [pc, #260]	; (8006aa4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	0013      	movs	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	189b      	adds	r3, r3, r2
 80069a8:	00da      	lsls	r2, r3, #3
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	0d1b      	lsrs	r3, r3, #20
 80069ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b0:	4353      	muls	r3, r2
 80069b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80069b4:	e068      	b.n	8006a88 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	23c0      	movs	r3, #192	; 0xc0
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	429a      	cmp	r2, r3
 80069be:	d10a      	bne.n	80069d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d107      	bne.n	80069d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	2117      	movs	r1, #23
 80069ce:	187b      	adds	r3, r7, r1
 80069d0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80069d2:	187b      	adds	r3, r7, r1
 80069d4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	3301      	adds	r3, #1
 80069da:	d055      	beq.n	8006a88 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069dc:	f7fd f920 	bl	8003c20 <HAL_GetTick>
 80069e0:	0002      	movs	r2, r0
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d902      	bls.n	80069f2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d142      	bne.n	8006a78 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	21e0      	movs	r1, #224	; 0xe0
 80069fe:	438a      	bics	r2, r1
 8006a00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	2382      	movs	r3, #130	; 0x82
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d113      	bne.n	8006a36 <SPI_WaitFifoStateUntilTimeout+0xce>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	689a      	ldr	r2, [r3, #8]
 8006a12:	2380      	movs	r3, #128	; 0x80
 8006a14:	021b      	lsls	r3, r3, #8
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d005      	beq.n	8006a26 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	689a      	ldr	r2, [r3, #8]
 8006a1e:	2380      	movs	r3, #128	; 0x80
 8006a20:	00db      	lsls	r3, r3, #3
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d107      	bne.n	8006a36 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2140      	movs	r1, #64	; 0x40
 8006a32:	438a      	bics	r2, r1
 8006a34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a3a:	2380      	movs	r3, #128	; 0x80
 8006a3c:	019b      	lsls	r3, r3, #6
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d110      	bne.n	8006a64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4916      	ldr	r1, [pc, #88]	; (8006aa8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006a4e:	400a      	ands	r2, r1
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2180      	movs	r1, #128	; 0x80
 8006a5e:	0189      	lsls	r1, r1, #6
 8006a60:	430a      	orrs	r2, r1
 8006a62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	225d      	movs	r2, #93	; 0x5d
 8006a68:	2101      	movs	r1, #1
 8006a6a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	225c      	movs	r2, #92	; 0x5c
 8006a70:	2100      	movs	r1, #0
 8006a72:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e010      	b.n	8006a9a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	4013      	ands	r3, r2
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d18e      	bne.n	80069b6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	b00a      	add	sp, #40	; 0x28
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	46c0      	nop			; (mov r8, r8)
 8006aa4:	20000000 	.word	0x20000000
 8006aa8:	ffffdfff 	.word	0xffffdfff

08006aac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	23c0      	movs	r3, #192	; 0xc0
 8006abc:	0159      	lsls	r1, r3, #5
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	0013      	movs	r3, r2
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f7ff ff4e 	bl	8006968 <SPI_WaitFifoStateUntilTimeout>
 8006acc:	1e03      	subs	r3, r0, #0
 8006ace:	d007      	beq.n	8006ae0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e027      	b.n	8006b30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	0013      	movs	r3, r2
 8006aea:	2200      	movs	r2, #0
 8006aec:	2180      	movs	r1, #128	; 0x80
 8006aee:	f7ff fead 	bl	800684c <SPI_WaitFlagStateUntilTimeout>
 8006af2:	1e03      	subs	r3, r0, #0
 8006af4:	d007      	beq.n	8006b06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006afa:	2220      	movs	r2, #32
 8006afc:	431a      	orrs	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e014      	b.n	8006b30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	23c0      	movs	r3, #192	; 0xc0
 8006b0a:	00d9      	lsls	r1, r3, #3
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	0013      	movs	r3, r2
 8006b14:	2200      	movs	r2, #0
 8006b16:	f7ff ff27 	bl	8006968 <SPI_WaitFifoStateUntilTimeout>
 8006b1a:	1e03      	subs	r3, r0, #0
 8006b1c:	d007      	beq.n	8006b2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b22:	2220      	movs	r2, #32
 8006b24:	431a      	orrs	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e000      	b.n	8006b30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	0018      	movs	r0, r3
 8006b32:	46bd      	mov	sp, r7
 8006b34:	b004      	add	sp, #16
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e04a      	b.n	8006be0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	223d      	movs	r2, #61	; 0x3d
 8006b4e:	5c9b      	ldrb	r3, [r3, r2]
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d107      	bne.n	8006b66 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	223c      	movs	r2, #60	; 0x3c
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	0018      	movs	r0, r3
 8006b62:	f7fc fd13 	bl	800358c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	223d      	movs	r2, #61	; 0x3d
 8006b6a:	2102      	movs	r1, #2
 8006b6c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	3304      	adds	r3, #4
 8006b76:	0019      	movs	r1, r3
 8006b78:	0010      	movs	r0, r2
 8006b7a:	f000 fe1f 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2248      	movs	r2, #72	; 0x48
 8006b82:	2101      	movs	r1, #1
 8006b84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	223e      	movs	r2, #62	; 0x3e
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	5499      	strb	r1, [r3, r2]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	223f      	movs	r2, #63	; 0x3f
 8006b92:	2101      	movs	r1, #1
 8006b94:	5499      	strb	r1, [r3, r2]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2240      	movs	r2, #64	; 0x40
 8006b9a:	2101      	movs	r1, #1
 8006b9c:	5499      	strb	r1, [r3, r2]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2241      	movs	r2, #65	; 0x41
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	5499      	strb	r1, [r3, r2]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2242      	movs	r2, #66	; 0x42
 8006baa:	2101      	movs	r1, #1
 8006bac:	5499      	strb	r1, [r3, r2]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2243      	movs	r2, #67	; 0x43
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2244      	movs	r2, #68	; 0x44
 8006bba:	2101      	movs	r1, #1
 8006bbc:	5499      	strb	r1, [r3, r2]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2245      	movs	r2, #69	; 0x45
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	5499      	strb	r1, [r3, r2]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2246      	movs	r2, #70	; 0x46
 8006bca:	2101      	movs	r1, #1
 8006bcc:	5499      	strb	r1, [r3, r2]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2247      	movs	r2, #71	; 0x47
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	223d      	movs	r2, #61	; 0x3d
 8006bda:	2101      	movs	r1, #1
 8006bdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	0018      	movs	r0, r3
 8006be2:	46bd      	mov	sp, r7
 8006be4:	b002      	add	sp, #8
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e04a      	b.n	8006c90 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	223d      	movs	r2, #61	; 0x3d
 8006bfe:	5c9b      	ldrb	r3, [r3, r2]
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d107      	bne.n	8006c16 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	223c      	movs	r2, #60	; 0x3c
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	0018      	movs	r0, r3
 8006c12:	f000 f841 	bl	8006c98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	223d      	movs	r2, #61	; 0x3d
 8006c1a:	2102      	movs	r1, #2
 8006c1c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	3304      	adds	r3, #4
 8006c26:	0019      	movs	r1, r3
 8006c28:	0010      	movs	r0, r2
 8006c2a:	f000 fdc7 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2248      	movs	r2, #72	; 0x48
 8006c32:	2101      	movs	r1, #1
 8006c34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	223e      	movs	r2, #62	; 0x3e
 8006c3a:	2101      	movs	r1, #1
 8006c3c:	5499      	strb	r1, [r3, r2]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	223f      	movs	r2, #63	; 0x3f
 8006c42:	2101      	movs	r1, #1
 8006c44:	5499      	strb	r1, [r3, r2]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2240      	movs	r2, #64	; 0x40
 8006c4a:	2101      	movs	r1, #1
 8006c4c:	5499      	strb	r1, [r3, r2]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2241      	movs	r2, #65	; 0x41
 8006c52:	2101      	movs	r1, #1
 8006c54:	5499      	strb	r1, [r3, r2]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2242      	movs	r2, #66	; 0x42
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	5499      	strb	r1, [r3, r2]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2243      	movs	r2, #67	; 0x43
 8006c62:	2101      	movs	r1, #1
 8006c64:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2244      	movs	r2, #68	; 0x44
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	5499      	strb	r1, [r3, r2]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2245      	movs	r2, #69	; 0x45
 8006c72:	2101      	movs	r1, #1
 8006c74:	5499      	strb	r1, [r3, r2]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2246      	movs	r2, #70	; 0x46
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	5499      	strb	r1, [r3, r2]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2247      	movs	r2, #71	; 0x47
 8006c82:	2101      	movs	r1, #1
 8006c84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	223d      	movs	r2, #61	; 0x3d
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	0018      	movs	r0, r3
 8006c92:	46bd      	mov	sp, r7
 8006c94:	b002      	add	sp, #8
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ca0:	46c0      	nop			; (mov r8, r8)
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	b002      	add	sp, #8
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d108      	bne.n	8006cca <HAL_TIM_PWM_Start+0x22>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	223e      	movs	r2, #62	; 0x3e
 8006cbc:	5c9b      	ldrb	r3, [r3, r2]
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	1e5a      	subs	r2, r3, #1
 8006cc4:	4193      	sbcs	r3, r2
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	e037      	b.n	8006d3a <HAL_TIM_PWM_Start+0x92>
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	2b04      	cmp	r3, #4
 8006cce:	d108      	bne.n	8006ce2 <HAL_TIM_PWM_Start+0x3a>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	223f      	movs	r2, #63	; 0x3f
 8006cd4:	5c9b      	ldrb	r3, [r3, r2]
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	1e5a      	subs	r2, r3, #1
 8006cdc:	4193      	sbcs	r3, r2
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	e02b      	b.n	8006d3a <HAL_TIM_PWM_Start+0x92>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d108      	bne.n	8006cfa <HAL_TIM_PWM_Start+0x52>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2240      	movs	r2, #64	; 0x40
 8006cec:	5c9b      	ldrb	r3, [r3, r2]
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	1e5a      	subs	r2, r3, #1
 8006cf4:	4193      	sbcs	r3, r2
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	e01f      	b.n	8006d3a <HAL_TIM_PWM_Start+0x92>
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b0c      	cmp	r3, #12
 8006cfe:	d108      	bne.n	8006d12 <HAL_TIM_PWM_Start+0x6a>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2241      	movs	r2, #65	; 0x41
 8006d04:	5c9b      	ldrb	r3, [r3, r2]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	1e5a      	subs	r2, r3, #1
 8006d0c:	4193      	sbcs	r3, r2
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	e013      	b.n	8006d3a <HAL_TIM_PWM_Start+0x92>
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2b10      	cmp	r3, #16
 8006d16:	d108      	bne.n	8006d2a <HAL_TIM_PWM_Start+0x82>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2242      	movs	r2, #66	; 0x42
 8006d1c:	5c9b      	ldrb	r3, [r3, r2]
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	1e5a      	subs	r2, r3, #1
 8006d24:	4193      	sbcs	r3, r2
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	e007      	b.n	8006d3a <HAL_TIM_PWM_Start+0x92>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2243      	movs	r2, #67	; 0x43
 8006d2e:	5c9b      	ldrb	r3, [r3, r2]
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	3b01      	subs	r3, #1
 8006d34:	1e5a      	subs	r2, r3, #1
 8006d36:	4193      	sbcs	r3, r2
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e081      	b.n	8006e46 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d104      	bne.n	8006d52 <HAL_TIM_PWM_Start+0xaa>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	223e      	movs	r2, #62	; 0x3e
 8006d4c:	2102      	movs	r1, #2
 8006d4e:	5499      	strb	r1, [r3, r2]
 8006d50:	e023      	b.n	8006d9a <HAL_TIM_PWM_Start+0xf2>
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d104      	bne.n	8006d62 <HAL_TIM_PWM_Start+0xba>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	223f      	movs	r2, #63	; 0x3f
 8006d5c:	2102      	movs	r1, #2
 8006d5e:	5499      	strb	r1, [r3, r2]
 8006d60:	e01b      	b.n	8006d9a <HAL_TIM_PWM_Start+0xf2>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d104      	bne.n	8006d72 <HAL_TIM_PWM_Start+0xca>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2240      	movs	r2, #64	; 0x40
 8006d6c:	2102      	movs	r1, #2
 8006d6e:	5499      	strb	r1, [r3, r2]
 8006d70:	e013      	b.n	8006d9a <HAL_TIM_PWM_Start+0xf2>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	2b0c      	cmp	r3, #12
 8006d76:	d104      	bne.n	8006d82 <HAL_TIM_PWM_Start+0xda>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2241      	movs	r2, #65	; 0x41
 8006d7c:	2102      	movs	r1, #2
 8006d7e:	5499      	strb	r1, [r3, r2]
 8006d80:	e00b      	b.n	8006d9a <HAL_TIM_PWM_Start+0xf2>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b10      	cmp	r3, #16
 8006d86:	d104      	bne.n	8006d92 <HAL_TIM_PWM_Start+0xea>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2242      	movs	r2, #66	; 0x42
 8006d8c:	2102      	movs	r1, #2
 8006d8e:	5499      	strb	r1, [r3, r2]
 8006d90:	e003      	b.n	8006d9a <HAL_TIM_PWM_Start+0xf2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2243      	movs	r2, #67	; 0x43
 8006d96:	2102      	movs	r1, #2
 8006d98:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	2201      	movs	r2, #1
 8006da2:	0018      	movs	r0, r3
 8006da4:	f001 f9e4 	bl	8008170 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a28      	ldr	r2, [pc, #160]	; (8006e50 <HAL_TIM_PWM_Start+0x1a8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d009      	beq.n	8006dc6 <HAL_TIM_PWM_Start+0x11e>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a27      	ldr	r2, [pc, #156]	; (8006e54 <HAL_TIM_PWM_Start+0x1ac>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d004      	beq.n	8006dc6 <HAL_TIM_PWM_Start+0x11e>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a25      	ldr	r2, [pc, #148]	; (8006e58 <HAL_TIM_PWM_Start+0x1b0>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <HAL_TIM_PWM_Start+0x122>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <HAL_TIM_PWM_Start+0x124>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d008      	beq.n	8006de2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2180      	movs	r1, #128	; 0x80
 8006ddc:	0209      	lsls	r1, r1, #8
 8006dde:	430a      	orrs	r2, r1
 8006de0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a1a      	ldr	r2, [pc, #104]	; (8006e50 <HAL_TIM_PWM_Start+0x1a8>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d00a      	beq.n	8006e02 <HAL_TIM_PWM_Start+0x15a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	2380      	movs	r3, #128	; 0x80
 8006df2:	05db      	lsls	r3, r3, #23
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d004      	beq.n	8006e02 <HAL_TIM_PWM_Start+0x15a>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a17      	ldr	r2, [pc, #92]	; (8006e5c <HAL_TIM_PWM_Start+0x1b4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d116      	bne.n	8006e30 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	4a15      	ldr	r2, [pc, #84]	; (8006e60 <HAL_TIM_PWM_Start+0x1b8>)
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b06      	cmp	r3, #6
 8006e12:	d016      	beq.n	8006e42 <HAL_TIM_PWM_Start+0x19a>
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	2380      	movs	r3, #128	; 0x80
 8006e18:	025b      	lsls	r3, r3, #9
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d011      	beq.n	8006e42 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2101      	movs	r1, #1
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2e:	e008      	b.n	8006e42 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	601a      	str	r2, [r3, #0]
 8006e40:	e000      	b.n	8006e44 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e42:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	0018      	movs	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	b004      	add	sp, #16
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	46c0      	nop			; (mov r8, r8)
 8006e50:	40012c00 	.word	0x40012c00
 8006e54:	40014400 	.word	0x40014400
 8006e58:	40014800 	.word	0x40014800
 8006e5c:	40000400 	.word	0x40000400
 8006e60:	00010007 	.word	0x00010007

08006e64 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	2200      	movs	r2, #0
 8006e76:	0018      	movs	r0, r3
 8006e78:	f001 f97a 	bl	8008170 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a35      	ldr	r2, [pc, #212]	; (8006f58 <HAL_TIM_PWM_Stop+0xf4>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d009      	beq.n	8006e9a <HAL_TIM_PWM_Stop+0x36>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a34      	ldr	r2, [pc, #208]	; (8006f5c <HAL_TIM_PWM_Stop+0xf8>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d004      	beq.n	8006e9a <HAL_TIM_PWM_Stop+0x36>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a32      	ldr	r2, [pc, #200]	; (8006f60 <HAL_TIM_PWM_Stop+0xfc>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d101      	bne.n	8006e9e <HAL_TIM_PWM_Stop+0x3a>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e000      	b.n	8006ea0 <HAL_TIM_PWM_Stop+0x3c>
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d013      	beq.n	8006ecc <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	4a2e      	ldr	r2, [pc, #184]	; (8006f64 <HAL_TIM_PWM_Stop+0x100>)
 8006eac:	4013      	ands	r3, r2
 8006eae:	d10d      	bne.n	8006ecc <HAL_TIM_PWM_Stop+0x68>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	4a2c      	ldr	r2, [pc, #176]	; (8006f68 <HAL_TIM_PWM_Stop+0x104>)
 8006eb8:	4013      	ands	r3, r2
 8006eba:	d107      	bne.n	8006ecc <HAL_TIM_PWM_Stop+0x68>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4929      	ldr	r1, [pc, #164]	; (8006f6c <HAL_TIM_PWM_Stop+0x108>)
 8006ec8:	400a      	ands	r2, r1
 8006eca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	4a24      	ldr	r2, [pc, #144]	; (8006f64 <HAL_TIM_PWM_Stop+0x100>)
 8006ed4:	4013      	ands	r3, r2
 8006ed6:	d10d      	bne.n	8006ef4 <HAL_TIM_PWM_Stop+0x90>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6a1b      	ldr	r3, [r3, #32]
 8006ede:	4a22      	ldr	r2, [pc, #136]	; (8006f68 <HAL_TIM_PWM_Stop+0x104>)
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	d107      	bne.n	8006ef4 <HAL_TIM_PWM_Stop+0x90>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2101      	movs	r1, #1
 8006ef0:	438a      	bics	r2, r1
 8006ef2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d104      	bne.n	8006f04 <HAL_TIM_PWM_Stop+0xa0>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	223e      	movs	r2, #62	; 0x3e
 8006efe:	2101      	movs	r1, #1
 8006f00:	5499      	strb	r1, [r3, r2]
 8006f02:	e023      	b.n	8006f4c <HAL_TIM_PWM_Stop+0xe8>
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	2b04      	cmp	r3, #4
 8006f08:	d104      	bne.n	8006f14 <HAL_TIM_PWM_Stop+0xb0>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	223f      	movs	r2, #63	; 0x3f
 8006f0e:	2101      	movs	r1, #1
 8006f10:	5499      	strb	r1, [r3, r2]
 8006f12:	e01b      	b.n	8006f4c <HAL_TIM_PWM_Stop+0xe8>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2b08      	cmp	r3, #8
 8006f18:	d104      	bne.n	8006f24 <HAL_TIM_PWM_Stop+0xc0>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2240      	movs	r2, #64	; 0x40
 8006f1e:	2101      	movs	r1, #1
 8006f20:	5499      	strb	r1, [r3, r2]
 8006f22:	e013      	b.n	8006f4c <HAL_TIM_PWM_Stop+0xe8>
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	2b0c      	cmp	r3, #12
 8006f28:	d104      	bne.n	8006f34 <HAL_TIM_PWM_Stop+0xd0>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2241      	movs	r2, #65	; 0x41
 8006f2e:	2101      	movs	r1, #1
 8006f30:	5499      	strb	r1, [r3, r2]
 8006f32:	e00b      	b.n	8006f4c <HAL_TIM_PWM_Stop+0xe8>
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	2b10      	cmp	r3, #16
 8006f38:	d104      	bne.n	8006f44 <HAL_TIM_PWM_Stop+0xe0>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2242      	movs	r2, #66	; 0x42
 8006f3e:	2101      	movs	r1, #1
 8006f40:	5499      	strb	r1, [r3, r2]
 8006f42:	e003      	b.n	8006f4c <HAL_TIM_PWM_Stop+0xe8>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2243      	movs	r2, #67	; 0x43
 8006f48:	2101      	movs	r1, #1
 8006f4a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	0018      	movs	r0, r3
 8006f50:	46bd      	mov	sp, r7
 8006f52:	b002      	add	sp, #8
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	46c0      	nop			; (mov r8, r8)
 8006f58:	40012c00 	.word	0x40012c00
 8006f5c:	40014400 	.word	0x40014400
 8006f60:	40014800 	.word	0x40014800
 8006f64:	00001111 	.word	0x00001111
 8006f68:	00000444 	.word	0x00000444
 8006f6c:	ffff7fff 	.word	0xffff7fff

08006f70 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e04a      	b.n	8007018 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	223d      	movs	r2, #61	; 0x3d
 8006f86:	5c9b      	ldrb	r3, [r3, r2]
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d107      	bne.n	8006f9e <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	223c      	movs	r2, #60	; 0x3c
 8006f92:	2100      	movs	r1, #0
 8006f94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	0018      	movs	r0, r3
 8006f9a:	f000 f841 	bl	8007020 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	223d      	movs	r2, #61	; 0x3d
 8006fa2:	2102      	movs	r1, #2
 8006fa4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3304      	adds	r3, #4
 8006fae:	0019      	movs	r1, r3
 8006fb0:	0010      	movs	r0, r2
 8006fb2:	f000 fc03 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2248      	movs	r2, #72	; 0x48
 8006fba:	2101      	movs	r1, #1
 8006fbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	223e      	movs	r2, #62	; 0x3e
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	5499      	strb	r1, [r3, r2]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	223f      	movs	r2, #63	; 0x3f
 8006fca:	2101      	movs	r1, #1
 8006fcc:	5499      	strb	r1, [r3, r2]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2240      	movs	r2, #64	; 0x40
 8006fd2:	2101      	movs	r1, #1
 8006fd4:	5499      	strb	r1, [r3, r2]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2241      	movs	r2, #65	; 0x41
 8006fda:	2101      	movs	r1, #1
 8006fdc:	5499      	strb	r1, [r3, r2]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2242      	movs	r2, #66	; 0x42
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	5499      	strb	r1, [r3, r2]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2243      	movs	r2, #67	; 0x43
 8006fea:	2101      	movs	r1, #1
 8006fec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2244      	movs	r2, #68	; 0x44
 8006ff2:	2101      	movs	r1, #1
 8006ff4:	5499      	strb	r1, [r3, r2]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2245      	movs	r2, #69	; 0x45
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	5499      	strb	r1, [r3, r2]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2246      	movs	r2, #70	; 0x46
 8007002:	2101      	movs	r1, #1
 8007004:	5499      	strb	r1, [r3, r2]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2247      	movs	r2, #71	; 0x47
 800700a:	2101      	movs	r1, #1
 800700c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	223d      	movs	r2, #61	; 0x3d
 8007012:	2101      	movs	r1, #1
 8007014:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	0018      	movs	r0, r3
 800701a:	46bd      	mov	sp, r7
 800701c:	b002      	add	sp, #8
 800701e:	bd80      	pop	{r7, pc}

08007020 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007028:	46c0      	nop			; (mov r8, r8)
 800702a:	46bd      	mov	sp, r7
 800702c:	b002      	add	sp, #8
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	2202      	movs	r2, #2
 800704c:	4013      	ands	r3, r2
 800704e:	d021      	beq.n	8007094 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2202      	movs	r2, #2
 8007054:	4013      	ands	r3, r2
 8007056:	d01d      	beq.n	8007094 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2203      	movs	r2, #3
 800705e:	4252      	negs	r2, r2
 8007060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	2203      	movs	r2, #3
 8007070:	4013      	ands	r3, r2
 8007072:	d004      	beq.n	800707e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	0018      	movs	r0, r3
 8007078:	f7fb fc86 	bl	8002988 <HAL_TIM_IC_CaptureCallback>
 800707c:	e007      	b.n	800708e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	0018      	movs	r0, r3
 8007082:	f000 fb8b 	bl	800779c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	0018      	movs	r0, r3
 800708a:	f7fb fca7 	bl	80029dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2204      	movs	r2, #4
 8007098:	4013      	ands	r3, r2
 800709a:	d022      	beq.n	80070e2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2204      	movs	r2, #4
 80070a0:	4013      	ands	r3, r2
 80070a2:	d01e      	beq.n	80070e2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2205      	movs	r2, #5
 80070aa:	4252      	negs	r2, r2
 80070ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2202      	movs	r2, #2
 80070b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699a      	ldr	r2, [r3, #24]
 80070ba:	23c0      	movs	r3, #192	; 0xc0
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4013      	ands	r3, r2
 80070c0:	d004      	beq.n	80070cc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	0018      	movs	r0, r3
 80070c6:	f7fb fc5f 	bl	8002988 <HAL_TIM_IC_CaptureCallback>
 80070ca:	e007      	b.n	80070dc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	0018      	movs	r0, r3
 80070d0:	f000 fb64 	bl	800779c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	0018      	movs	r0, r3
 80070d8:	f7fb fc80 	bl	80029dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2208      	movs	r2, #8
 80070e6:	4013      	ands	r3, r2
 80070e8:	d021      	beq.n	800712e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2208      	movs	r2, #8
 80070ee:	4013      	ands	r3, r2
 80070f0:	d01d      	beq.n	800712e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2209      	movs	r2, #9
 80070f8:	4252      	negs	r2, r2
 80070fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2204      	movs	r2, #4
 8007100:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	69db      	ldr	r3, [r3, #28]
 8007108:	2203      	movs	r2, #3
 800710a:	4013      	ands	r3, r2
 800710c:	d004      	beq.n	8007118 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	0018      	movs	r0, r3
 8007112:	f7fb fc39 	bl	8002988 <HAL_TIM_IC_CaptureCallback>
 8007116:	e007      	b.n	8007128 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	0018      	movs	r0, r3
 800711c:	f000 fb3e 	bl	800779c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	0018      	movs	r0, r3
 8007124:	f7fb fc5a 	bl	80029dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	2210      	movs	r2, #16
 8007132:	4013      	ands	r3, r2
 8007134:	d022      	beq.n	800717c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2210      	movs	r2, #16
 800713a:	4013      	ands	r3, r2
 800713c:	d01e      	beq.n	800717c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2211      	movs	r2, #17
 8007144:	4252      	negs	r2, r2
 8007146:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2208      	movs	r2, #8
 800714c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69da      	ldr	r2, [r3, #28]
 8007154:	23c0      	movs	r3, #192	; 0xc0
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	4013      	ands	r3, r2
 800715a:	d004      	beq.n	8007166 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	0018      	movs	r0, r3
 8007160:	f7fb fc12 	bl	8002988 <HAL_TIM_IC_CaptureCallback>
 8007164:	e007      	b.n	8007176 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	0018      	movs	r0, r3
 800716a:	f000 fb17 	bl	800779c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	0018      	movs	r0, r3
 8007172:	f7fb fc33 	bl	80029dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2201      	movs	r2, #1
 8007180:	4013      	ands	r3, r2
 8007182:	d00c      	beq.n	800719e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	4013      	ands	r3, r2
 800718a:	d008      	beq.n	800719e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2202      	movs	r2, #2
 8007192:	4252      	negs	r2, r2
 8007194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0018      	movs	r0, r3
 800719a:	f7fb fc17 	bl	80029cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	2280      	movs	r2, #128	; 0x80
 80071a2:	4013      	ands	r3, r2
 80071a4:	d104      	bne.n	80071b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	2380      	movs	r3, #128	; 0x80
 80071aa:	019b      	lsls	r3, r3, #6
 80071ac:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071ae:	d00b      	beq.n	80071c8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2280      	movs	r2, #128	; 0x80
 80071b4:	4013      	ands	r3, r2
 80071b6:	d007      	beq.n	80071c8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a1e      	ldr	r2, [pc, #120]	; (8007238 <HAL_TIM_IRQHandler+0x208>)
 80071be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	0018      	movs	r0, r3
 80071c4:	f001 f904 	bl	80083d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	2380      	movs	r3, #128	; 0x80
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	4013      	ands	r3, r2
 80071d0:	d00b      	beq.n	80071ea <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2280      	movs	r2, #128	; 0x80
 80071d6:	4013      	ands	r3, r2
 80071d8:	d007      	beq.n	80071ea <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a17      	ldr	r2, [pc, #92]	; (800723c <HAL_TIM_IRQHandler+0x20c>)
 80071e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	0018      	movs	r0, r3
 80071e6:	f001 f8fb 	bl	80083e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	2240      	movs	r2, #64	; 0x40
 80071ee:	4013      	ands	r3, r2
 80071f0:	d00c      	beq.n	800720c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2240      	movs	r2, #64	; 0x40
 80071f6:	4013      	ands	r3, r2
 80071f8:	d008      	beq.n	800720c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2241      	movs	r2, #65	; 0x41
 8007200:	4252      	negs	r2, r2
 8007202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	0018      	movs	r0, r3
 8007208:	f000 fad0 	bl	80077ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	2220      	movs	r2, #32
 8007210:	4013      	ands	r3, r2
 8007212:	d00c      	beq.n	800722e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2220      	movs	r2, #32
 8007218:	4013      	ands	r3, r2
 800721a:	d008      	beq.n	800722e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2221      	movs	r2, #33	; 0x21
 8007222:	4252      	negs	r2, r2
 8007224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	0018      	movs	r0, r3
 800722a:	f001 f8c9 	bl	80083c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800722e:	46c0      	nop			; (mov r8, r8)
 8007230:	46bd      	mov	sp, r7
 8007232:	b004      	add	sp, #16
 8007234:	bd80      	pop	{r7, pc}
 8007236:	46c0      	nop			; (mov r8, r8)
 8007238:	ffffdf7f 	.word	0xffffdf7f
 800723c:	fffffeff 	.word	0xfffffeff

08007240 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800724c:	2317      	movs	r3, #23
 800724e:	18fb      	adds	r3, r7, r3
 8007250:	2200      	movs	r2, #0
 8007252:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	223c      	movs	r2, #60	; 0x3c
 8007258:	5c9b      	ldrb	r3, [r3, r2]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <HAL_TIM_IC_ConfigChannel+0x22>
 800725e:	2302      	movs	r3, #2
 8007260:	e08c      	b.n	800737c <HAL_TIM_IC_ConfigChannel+0x13c>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	223c      	movs	r2, #60	; 0x3c
 8007266:	2101      	movs	r1, #1
 8007268:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d11b      	bne.n	80072a8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007280:	f000 fdbc 	bl	8007dfc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	699a      	ldr	r2, [r3, #24]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	210c      	movs	r1, #12
 8007290:	438a      	bics	r2, r1
 8007292:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6999      	ldr	r1, [r3, #24]
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	619a      	str	r2, [r3, #24]
 80072a6:	e062      	b.n	800736e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b04      	cmp	r3, #4
 80072ac:	d11c      	bne.n	80072e8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80072be:	f000 fe21 	bl	8007f04 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	699a      	ldr	r2, [r3, #24]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	492d      	ldr	r1, [pc, #180]	; (8007384 <HAL_TIM_IC_ConfigChannel+0x144>)
 80072ce:	400a      	ands	r2, r1
 80072d0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	6999      	ldr	r1, [r3, #24]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	021a      	lsls	r2, r3, #8
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	619a      	str	r2, [r3, #24]
 80072e6:	e042      	b.n	800736e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b08      	cmp	r3, #8
 80072ec:	d11b      	bne.n	8007326 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80072fe:	f000 fe75 	bl	8007fec <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	69da      	ldr	r2, [r3, #28]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	210c      	movs	r1, #12
 800730e:	438a      	bics	r2, r1
 8007310:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	69d9      	ldr	r1, [r3, #28]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	689a      	ldr	r2, [r3, #8]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	430a      	orrs	r2, r1
 8007322:	61da      	str	r2, [r3, #28]
 8007324:	e023      	b.n	800736e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b0c      	cmp	r3, #12
 800732a:	d11c      	bne.n	8007366 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800733c:	f000 fe96 	bl	800806c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69da      	ldr	r2, [r3, #28]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	490e      	ldr	r1, [pc, #56]	; (8007384 <HAL_TIM_IC_ConfigChannel+0x144>)
 800734c:	400a      	ands	r2, r1
 800734e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	69d9      	ldr	r1, [r3, #28]
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	021a      	lsls	r2, r3, #8
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	430a      	orrs	r2, r1
 8007362:	61da      	str	r2, [r3, #28]
 8007364:	e003      	b.n	800736e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8007366:	2317      	movs	r3, #23
 8007368:	18fb      	adds	r3, r7, r3
 800736a:	2201      	movs	r2, #1
 800736c:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	223c      	movs	r2, #60	; 0x3c
 8007372:	2100      	movs	r1, #0
 8007374:	5499      	strb	r1, [r3, r2]

  return status;
 8007376:	2317      	movs	r3, #23
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	781b      	ldrb	r3, [r3, #0]
}
 800737c:	0018      	movs	r0, r3
 800737e:	46bd      	mov	sp, r7
 8007380:	b006      	add	sp, #24
 8007382:	bd80      	pop	{r7, pc}
 8007384:	fffff3ff 	.word	0xfffff3ff

08007388 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007394:	2317      	movs	r3, #23
 8007396:	18fb      	adds	r3, r7, r3
 8007398:	2200      	movs	r2, #0
 800739a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	223c      	movs	r2, #60	; 0x3c
 80073a0:	5c9b      	ldrb	r3, [r3, r2]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d101      	bne.n	80073aa <HAL_TIM_PWM_ConfigChannel+0x22>
 80073a6:	2302      	movs	r3, #2
 80073a8:	e0e5      	b.n	8007576 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	223c      	movs	r2, #60	; 0x3c
 80073ae:	2101      	movs	r1, #1
 80073b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b14      	cmp	r3, #20
 80073b6:	d900      	bls.n	80073ba <HAL_TIM_PWM_ConfigChannel+0x32>
 80073b8:	e0d1      	b.n	800755e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	009a      	lsls	r2, r3, #2
 80073be:	4b70      	ldr	r3, [pc, #448]	; (8007580 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80073c0:	18d3      	adds	r3, r2, r3
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	0011      	movs	r1, r2
 80073ce:	0018      	movs	r0, r3
 80073d0:	f000 fa78 	bl	80078c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	699a      	ldr	r2, [r3, #24]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2108      	movs	r1, #8
 80073e0:	430a      	orrs	r2, r1
 80073e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	699a      	ldr	r2, [r3, #24]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2104      	movs	r1, #4
 80073f0:	438a      	bics	r2, r1
 80073f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6999      	ldr	r1, [r3, #24]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	691a      	ldr	r2, [r3, #16]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	619a      	str	r2, [r3, #24]
      break;
 8007406:	e0af      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	0011      	movs	r1, r2
 8007410:	0018      	movs	r0, r3
 8007412:	f000 fad7 	bl	80079c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699a      	ldr	r2, [r3, #24]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2180      	movs	r1, #128	; 0x80
 8007422:	0109      	lsls	r1, r1, #4
 8007424:	430a      	orrs	r2, r1
 8007426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	699a      	ldr	r2, [r3, #24]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4954      	ldr	r1, [pc, #336]	; (8007584 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007434:	400a      	ands	r2, r1
 8007436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	6999      	ldr	r1, [r3, #24]
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	021a      	lsls	r2, r3, #8
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	430a      	orrs	r2, r1
 800744a:	619a      	str	r2, [r3, #24]
      break;
 800744c:	e08c      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	0011      	movs	r1, r2
 8007456:	0018      	movs	r0, r3
 8007458:	f000 fb32 	bl	8007ac0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	69da      	ldr	r2, [r3, #28]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2108      	movs	r1, #8
 8007468:	430a      	orrs	r2, r1
 800746a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	69da      	ldr	r2, [r3, #28]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2104      	movs	r1, #4
 8007478:	438a      	bics	r2, r1
 800747a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	69d9      	ldr	r1, [r3, #28]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691a      	ldr	r2, [r3, #16]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	61da      	str	r2, [r3, #28]
      break;
 800748e:	e06b      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68ba      	ldr	r2, [r7, #8]
 8007496:	0011      	movs	r1, r2
 8007498:	0018      	movs	r0, r3
 800749a:	f000 fb93 	bl	8007bc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	69da      	ldr	r2, [r3, #28]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2180      	movs	r1, #128	; 0x80
 80074aa:	0109      	lsls	r1, r1, #4
 80074ac:	430a      	orrs	r2, r1
 80074ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	69da      	ldr	r2, [r3, #28]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4932      	ldr	r1, [pc, #200]	; (8007584 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80074bc:	400a      	ands	r2, r1
 80074be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	69d9      	ldr	r1, [r3, #28]
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	021a      	lsls	r2, r3, #8
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	430a      	orrs	r2, r1
 80074d2:	61da      	str	r2, [r3, #28]
      break;
 80074d4:	e048      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	0011      	movs	r1, r2
 80074de:	0018      	movs	r0, r3
 80074e0:	f000 fbd4 	bl	8007c8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2108      	movs	r1, #8
 80074f0:	430a      	orrs	r2, r1
 80074f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2104      	movs	r1, #4
 8007500:	438a      	bics	r2, r1
 8007502:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	691a      	ldr	r2, [r3, #16]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007516:	e027      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	0011      	movs	r1, r2
 8007520:	0018      	movs	r0, r3
 8007522:	f000 fc0d 	bl	8007d40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2180      	movs	r1, #128	; 0x80
 8007532:	0109      	lsls	r1, r1, #4
 8007534:	430a      	orrs	r2, r1
 8007536:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4910      	ldr	r1, [pc, #64]	; (8007584 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007544:	400a      	ands	r2, r1
 8007546:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	021a      	lsls	r2, r3, #8
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800755c:	e004      	b.n	8007568 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800755e:	2317      	movs	r3, #23
 8007560:	18fb      	adds	r3, r7, r3
 8007562:	2201      	movs	r2, #1
 8007564:	701a      	strb	r2, [r3, #0]
      break;
 8007566:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	223c      	movs	r2, #60	; 0x3c
 800756c:	2100      	movs	r1, #0
 800756e:	5499      	strb	r1, [r3, r2]

  return status;
 8007570:	2317      	movs	r3, #23
 8007572:	18fb      	adds	r3, r7, r3
 8007574:	781b      	ldrb	r3, [r3, #0]
}
 8007576:	0018      	movs	r0, r3
 8007578:	46bd      	mov	sp, r7
 800757a:	b006      	add	sp, #24
 800757c:	bd80      	pop	{r7, pc}
 800757e:	46c0      	nop			; (mov r8, r8)
 8007580:	0800bef8 	.word	0x0800bef8
 8007584:	fffffbff 	.word	0xfffffbff

08007588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007592:	230f      	movs	r3, #15
 8007594:	18fb      	adds	r3, r7, r3
 8007596:	2200      	movs	r2, #0
 8007598:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	223c      	movs	r2, #60	; 0x3c
 800759e:	5c9b      	ldrb	r3, [r3, r2]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d101      	bne.n	80075a8 <HAL_TIM_ConfigClockSource+0x20>
 80075a4:	2302      	movs	r3, #2
 80075a6:	e0bc      	b.n	8007722 <HAL_TIM_ConfigClockSource+0x19a>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	223c      	movs	r2, #60	; 0x3c
 80075ac:	2101      	movs	r1, #1
 80075ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	223d      	movs	r2, #61	; 0x3d
 80075b4:	2102      	movs	r1, #2
 80075b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	4a5a      	ldr	r2, [pc, #360]	; (800772c <HAL_TIM_ConfigClockSource+0x1a4>)
 80075c4:	4013      	ands	r3, r2
 80075c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	4a59      	ldr	r2, [pc, #356]	; (8007730 <HAL_TIM_ConfigClockSource+0x1a8>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	2280      	movs	r2, #128	; 0x80
 80075de:	0192      	lsls	r2, r2, #6
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d040      	beq.n	8007666 <HAL_TIM_ConfigClockSource+0xde>
 80075e4:	2280      	movs	r2, #128	; 0x80
 80075e6:	0192      	lsls	r2, r2, #6
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d900      	bls.n	80075ee <HAL_TIM_ConfigClockSource+0x66>
 80075ec:	e088      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 80075ee:	2280      	movs	r2, #128	; 0x80
 80075f0:	0152      	lsls	r2, r2, #5
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d100      	bne.n	80075f8 <HAL_TIM_ConfigClockSource+0x70>
 80075f6:	e088      	b.n	800770a <HAL_TIM_ConfigClockSource+0x182>
 80075f8:	2280      	movs	r2, #128	; 0x80
 80075fa:	0152      	lsls	r2, r2, #5
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d900      	bls.n	8007602 <HAL_TIM_ConfigClockSource+0x7a>
 8007600:	e07e      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 8007602:	2b70      	cmp	r3, #112	; 0x70
 8007604:	d018      	beq.n	8007638 <HAL_TIM_ConfigClockSource+0xb0>
 8007606:	d900      	bls.n	800760a <HAL_TIM_ConfigClockSource+0x82>
 8007608:	e07a      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 800760a:	2b60      	cmp	r3, #96	; 0x60
 800760c:	d04f      	beq.n	80076ae <HAL_TIM_ConfigClockSource+0x126>
 800760e:	d900      	bls.n	8007612 <HAL_TIM_ConfigClockSource+0x8a>
 8007610:	e076      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 8007612:	2b50      	cmp	r3, #80	; 0x50
 8007614:	d03b      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x106>
 8007616:	d900      	bls.n	800761a <HAL_TIM_ConfigClockSource+0x92>
 8007618:	e072      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 800761a:	2b40      	cmp	r3, #64	; 0x40
 800761c:	d057      	beq.n	80076ce <HAL_TIM_ConfigClockSource+0x146>
 800761e:	d900      	bls.n	8007622 <HAL_TIM_ConfigClockSource+0x9a>
 8007620:	e06e      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 8007622:	2b30      	cmp	r3, #48	; 0x30
 8007624:	d063      	beq.n	80076ee <HAL_TIM_ConfigClockSource+0x166>
 8007626:	d86b      	bhi.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 8007628:	2b20      	cmp	r3, #32
 800762a:	d060      	beq.n	80076ee <HAL_TIM_ConfigClockSource+0x166>
 800762c:	d868      	bhi.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
 800762e:	2b00      	cmp	r3, #0
 8007630:	d05d      	beq.n	80076ee <HAL_TIM_ConfigClockSource+0x166>
 8007632:	2b10      	cmp	r3, #16
 8007634:	d05b      	beq.n	80076ee <HAL_TIM_ConfigClockSource+0x166>
 8007636:	e063      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007648:	f000 fd72 	bl	8008130 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2277      	movs	r2, #119	; 0x77
 8007658:	4313      	orrs	r3, r2
 800765a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	609a      	str	r2, [r3, #8]
      break;
 8007664:	e052      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007676:	f000 fd5b 	bl	8008130 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	689a      	ldr	r2, [r3, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2180      	movs	r1, #128	; 0x80
 8007686:	01c9      	lsls	r1, r1, #7
 8007688:	430a      	orrs	r2, r1
 800768a:	609a      	str	r2, [r3, #8]
      break;
 800768c:	e03e      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800769a:	001a      	movs	r2, r3
 800769c:	f000 fc04 	bl	8007ea8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2150      	movs	r1, #80	; 0x50
 80076a6:	0018      	movs	r0, r3
 80076a8:	f000 fd26 	bl	80080f8 <TIM_ITRx_SetConfig>
      break;
 80076ac:	e02e      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076ba:	001a      	movs	r2, r3
 80076bc:	f000 fc64 	bl	8007f88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2160      	movs	r1, #96	; 0x60
 80076c6:	0018      	movs	r0, r3
 80076c8:	f000 fd16 	bl	80080f8 <TIM_ITRx_SetConfig>
      break;
 80076cc:	e01e      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076da:	001a      	movs	r2, r3
 80076dc:	f000 fbe4 	bl	8007ea8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2140      	movs	r1, #64	; 0x40
 80076e6:	0018      	movs	r0, r3
 80076e8:	f000 fd06 	bl	80080f8 <TIM_ITRx_SetConfig>
      break;
 80076ec:	e00e      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	0019      	movs	r1, r3
 80076f8:	0010      	movs	r0, r2
 80076fa:	f000 fcfd 	bl	80080f8 <TIM_ITRx_SetConfig>
      break;
 80076fe:	e005      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007700:	230f      	movs	r3, #15
 8007702:	18fb      	adds	r3, r7, r3
 8007704:	2201      	movs	r2, #1
 8007706:	701a      	strb	r2, [r3, #0]
      break;
 8007708:	e000      	b.n	800770c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800770a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	223d      	movs	r2, #61	; 0x3d
 8007710:	2101      	movs	r1, #1
 8007712:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	223c      	movs	r2, #60	; 0x3c
 8007718:	2100      	movs	r1, #0
 800771a:	5499      	strb	r1, [r3, r2]

  return status;
 800771c:	230f      	movs	r3, #15
 800771e:	18fb      	adds	r3, r7, r3
 8007720:	781b      	ldrb	r3, [r3, #0]
}
 8007722:	0018      	movs	r0, r3
 8007724:	46bd      	mov	sp, r7
 8007726:	b004      	add	sp, #16
 8007728:	bd80      	pop	{r7, pc}
 800772a:	46c0      	nop			; (mov r8, r8)
 800772c:	ffceff88 	.word	0xffceff88
 8007730:	ffff00ff 	.word	0xffff00ff

08007734 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800773e:	2300      	movs	r3, #0
 8007740:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b0c      	cmp	r3, #12
 8007746:	d01e      	beq.n	8007786 <HAL_TIM_ReadCapturedValue+0x52>
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	2b0c      	cmp	r3, #12
 800774c:	d820      	bhi.n	8007790 <HAL_TIM_ReadCapturedValue+0x5c>
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b08      	cmp	r3, #8
 8007752:	d013      	beq.n	800777c <HAL_TIM_ReadCapturedValue+0x48>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b08      	cmp	r3, #8
 8007758:	d81a      	bhi.n	8007790 <HAL_TIM_ReadCapturedValue+0x5c>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <HAL_TIM_ReadCapturedValue+0x34>
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	2b04      	cmp	r3, #4
 8007764:	d005      	beq.n	8007772 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8007766:	e013      	b.n	8007790 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800776e:	60fb      	str	r3, [r7, #12]
      break;
 8007770:	e00f      	b.n	8007792 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007778:	60fb      	str	r3, [r7, #12]
      break;
 800777a:	e00a      	b.n	8007792 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007782:	60fb      	str	r3, [r7, #12]
      break;
 8007784:	e005      	b.n	8007792 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778c:	60fb      	str	r3, [r7, #12]
      break;
 800778e:	e000      	b.n	8007792 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8007790:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8007792:	68fb      	ldr	r3, [r7, #12]
}
 8007794:	0018      	movs	r0, r3
 8007796:	46bd      	mov	sp, r7
 8007798:	b004      	add	sp, #16
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077a4:	46c0      	nop			; (mov r8, r8)
 80077a6:	46bd      	mov	sp, r7
 80077a8:	b002      	add	sp, #8
 80077aa:	bd80      	pop	{r7, pc}

080077ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077b4:	46c0      	nop			; (mov r8, r8)
 80077b6:	46bd      	mov	sp, r7
 80077b8:	b002      	add	sp, #8
 80077ba:	bd80      	pop	{r7, pc}

080077bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a37      	ldr	r2, [pc, #220]	; (80078ac <TIM_Base_SetConfig+0xf0>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d008      	beq.n	80077e6 <TIM_Base_SetConfig+0x2a>
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	2380      	movs	r3, #128	; 0x80
 80077d8:	05db      	lsls	r3, r3, #23
 80077da:	429a      	cmp	r2, r3
 80077dc:	d003      	beq.n	80077e6 <TIM_Base_SetConfig+0x2a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a33      	ldr	r2, [pc, #204]	; (80078b0 <TIM_Base_SetConfig+0xf4>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d108      	bne.n	80077f8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2270      	movs	r2, #112	; 0x70
 80077ea:	4393      	bics	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a2c      	ldr	r2, [pc, #176]	; (80078ac <TIM_Base_SetConfig+0xf0>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d014      	beq.n	800782a <TIM_Base_SetConfig+0x6e>
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	2380      	movs	r3, #128	; 0x80
 8007804:	05db      	lsls	r3, r3, #23
 8007806:	429a      	cmp	r2, r3
 8007808:	d00f      	beq.n	800782a <TIM_Base_SetConfig+0x6e>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a28      	ldr	r2, [pc, #160]	; (80078b0 <TIM_Base_SetConfig+0xf4>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d00b      	beq.n	800782a <TIM_Base_SetConfig+0x6e>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a27      	ldr	r2, [pc, #156]	; (80078b4 <TIM_Base_SetConfig+0xf8>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d007      	beq.n	800782a <TIM_Base_SetConfig+0x6e>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a26      	ldr	r2, [pc, #152]	; (80078b8 <TIM_Base_SetConfig+0xfc>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d003      	beq.n	800782a <TIM_Base_SetConfig+0x6e>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a25      	ldr	r2, [pc, #148]	; (80078bc <TIM_Base_SetConfig+0x100>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d108      	bne.n	800783c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	4a24      	ldr	r2, [pc, #144]	; (80078c0 <TIM_Base_SetConfig+0x104>)
 800782e:	4013      	ands	r3, r2
 8007830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	4313      	orrs	r3, r2
 800783a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2280      	movs	r2, #128	; 0x80
 8007840:	4393      	bics	r3, r2
 8007842:	001a      	movs	r2, r3
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	4313      	orrs	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	689a      	ldr	r2, [r3, #8]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a11      	ldr	r2, [pc, #68]	; (80078ac <TIM_Base_SetConfig+0xf0>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d007      	beq.n	800787a <TIM_Base_SetConfig+0xbe>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a12      	ldr	r2, [pc, #72]	; (80078b8 <TIM_Base_SetConfig+0xfc>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d003      	beq.n	800787a <TIM_Base_SetConfig+0xbe>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a11      	ldr	r2, [pc, #68]	; (80078bc <TIM_Base_SetConfig+0x100>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d103      	bne.n	8007882 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	691a      	ldr	r2, [r3, #16]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	2201      	movs	r2, #1
 800788e:	4013      	ands	r3, r2
 8007890:	2b01      	cmp	r3, #1
 8007892:	d106      	bne.n	80078a2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	2201      	movs	r2, #1
 800789a:	4393      	bics	r3, r2
 800789c:	001a      	movs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	611a      	str	r2, [r3, #16]
  }
}
 80078a2:	46c0      	nop			; (mov r8, r8)
 80078a4:	46bd      	mov	sp, r7
 80078a6:	b004      	add	sp, #16
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	46c0      	nop			; (mov r8, r8)
 80078ac:	40012c00 	.word	0x40012c00
 80078b0:	40000400 	.word	0x40000400
 80078b4:	40002000 	.word	0x40002000
 80078b8:	40014400 	.word	0x40014400
 80078bc:	40014800 	.word	0x40014800
 80078c0:	fffffcff 	.word	0xfffffcff

080078c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a1b      	ldr	r3, [r3, #32]
 80078d8:	2201      	movs	r2, #1
 80078da:	4393      	bics	r3, r2
 80078dc:	001a      	movs	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	699b      	ldr	r3, [r3, #24]
 80078ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	4a2e      	ldr	r2, [pc, #184]	; (80079ac <TIM_OC1_SetConfig+0xe8>)
 80078f2:	4013      	ands	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2203      	movs	r2, #3
 80078fa:	4393      	bics	r3, r2
 80078fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2202      	movs	r2, #2
 800790c:	4393      	bics	r3, r2
 800790e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a24      	ldr	r2, [pc, #144]	; (80079b0 <TIM_OC1_SetConfig+0xec>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d007      	beq.n	8007932 <TIM_OC1_SetConfig+0x6e>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a23      	ldr	r2, [pc, #140]	; (80079b4 <TIM_OC1_SetConfig+0xf0>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d003      	beq.n	8007932 <TIM_OC1_SetConfig+0x6e>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a22      	ldr	r2, [pc, #136]	; (80079b8 <TIM_OC1_SetConfig+0xf4>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d10c      	bne.n	800794c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	2208      	movs	r2, #8
 8007936:	4393      	bics	r3, r2
 8007938:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	4313      	orrs	r3, r2
 8007942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	2204      	movs	r2, #4
 8007948:	4393      	bics	r3, r2
 800794a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a18      	ldr	r2, [pc, #96]	; (80079b0 <TIM_OC1_SetConfig+0xec>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d007      	beq.n	8007964 <TIM_OC1_SetConfig+0xa0>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a17      	ldr	r2, [pc, #92]	; (80079b4 <TIM_OC1_SetConfig+0xf0>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_OC1_SetConfig+0xa0>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a16      	ldr	r2, [pc, #88]	; (80079b8 <TIM_OC1_SetConfig+0xf4>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d111      	bne.n	8007988 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	4a15      	ldr	r2, [pc, #84]	; (80079bc <TIM_OC1_SetConfig+0xf8>)
 8007968:	4013      	ands	r3, r2
 800796a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	4a14      	ldr	r2, [pc, #80]	; (80079c0 <TIM_OC1_SetConfig+0xfc>)
 8007970:	4013      	ands	r3, r2
 8007972:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	4313      	orrs	r3, r2
 800797c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	4313      	orrs	r3, r2
 8007986:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	621a      	str	r2, [r3, #32]
}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	46bd      	mov	sp, r7
 80079a6:	b006      	add	sp, #24
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	46c0      	nop			; (mov r8, r8)
 80079ac:	fffeff8f 	.word	0xfffeff8f
 80079b0:	40012c00 	.word	0x40012c00
 80079b4:	40014400 	.word	0x40014400
 80079b8:	40014800 	.word	0x40014800
 80079bc:	fffffeff 	.word	0xfffffeff
 80079c0:	fffffdff 	.word	0xfffffdff

080079c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a1b      	ldr	r3, [r3, #32]
 80079d8:	2210      	movs	r2, #16
 80079da:	4393      	bics	r3, r2
 80079dc:	001a      	movs	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	4a2c      	ldr	r2, [pc, #176]	; (8007aa4 <TIM_OC2_SetConfig+0xe0>)
 80079f2:	4013      	ands	r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	4a2b      	ldr	r2, [pc, #172]	; (8007aa8 <TIM_OC2_SetConfig+0xe4>)
 80079fa:	4013      	ands	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	021b      	lsls	r3, r3, #8
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	4393      	bics	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a22      	ldr	r2, [pc, #136]	; (8007aac <TIM_OC2_SetConfig+0xe8>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d10d      	bne.n	8007a42 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2280      	movs	r2, #128	; 0x80
 8007a2a:	4393      	bics	r3, r2
 8007a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	011b      	lsls	r3, r3, #4
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2240      	movs	r2, #64	; 0x40
 8007a3e:	4393      	bics	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a19      	ldr	r2, [pc, #100]	; (8007aac <TIM_OC2_SetConfig+0xe8>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d007      	beq.n	8007a5a <TIM_OC2_SetConfig+0x96>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a18      	ldr	r2, [pc, #96]	; (8007ab0 <TIM_OC2_SetConfig+0xec>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d003      	beq.n	8007a5a <TIM_OC2_SetConfig+0x96>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a17      	ldr	r2, [pc, #92]	; (8007ab4 <TIM_OC2_SetConfig+0xf0>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d113      	bne.n	8007a82 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	4a16      	ldr	r2, [pc, #88]	; (8007ab8 <TIM_OC2_SetConfig+0xf4>)
 8007a5e:	4013      	ands	r3, r2
 8007a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	4a15      	ldr	r2, [pc, #84]	; (8007abc <TIM_OC2_SetConfig+0xf8>)
 8007a66:	4013      	ands	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	699b      	ldr	r3, [r3, #24]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	621a      	str	r2, [r3, #32]
}
 8007a9c:	46c0      	nop			; (mov r8, r8)
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	b006      	add	sp, #24
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	feff8fff 	.word	0xfeff8fff
 8007aa8:	fffffcff 	.word	0xfffffcff
 8007aac:	40012c00 	.word	0x40012c00
 8007ab0:	40014400 	.word	0x40014400
 8007ab4:	40014800 	.word	0x40014800
 8007ab8:	fffffbff 	.word	0xfffffbff
 8007abc:	fffff7ff 	.word	0xfffff7ff

08007ac0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a1b      	ldr	r3, [r3, #32]
 8007ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6a1b      	ldr	r3, [r3, #32]
 8007ad4:	4a31      	ldr	r2, [pc, #196]	; (8007b9c <TIM_OC3_SetConfig+0xdc>)
 8007ad6:	401a      	ands	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	4a2d      	ldr	r2, [pc, #180]	; (8007ba0 <TIM_OC3_SetConfig+0xe0>)
 8007aec:	4013      	ands	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2203      	movs	r2, #3
 8007af4:	4393      	bics	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	4a27      	ldr	r2, [pc, #156]	; (8007ba4 <TIM_OC3_SetConfig+0xe4>)
 8007b06:	4013      	ands	r3, r2
 8007b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	021b      	lsls	r3, r3, #8
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a23      	ldr	r2, [pc, #140]	; (8007ba8 <TIM_OC3_SetConfig+0xe8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d10d      	bne.n	8007b3a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	4a22      	ldr	r2, [pc, #136]	; (8007bac <TIM_OC3_SetConfig+0xec>)
 8007b22:	4013      	ands	r3, r2
 8007b24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	021b      	lsls	r3, r3, #8
 8007b2c:	697a      	ldr	r2, [r7, #20]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	4a1e      	ldr	r2, [pc, #120]	; (8007bb0 <TIM_OC3_SetConfig+0xf0>)
 8007b36:	4013      	ands	r3, r2
 8007b38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a1a      	ldr	r2, [pc, #104]	; (8007ba8 <TIM_OC3_SetConfig+0xe8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d007      	beq.n	8007b52 <TIM_OC3_SetConfig+0x92>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a1b      	ldr	r2, [pc, #108]	; (8007bb4 <TIM_OC3_SetConfig+0xf4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d003      	beq.n	8007b52 <TIM_OC3_SetConfig+0x92>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a1a      	ldr	r2, [pc, #104]	; (8007bb8 <TIM_OC3_SetConfig+0xf8>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d113      	bne.n	8007b7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	4a19      	ldr	r2, [pc, #100]	; (8007bbc <TIM_OC3_SetConfig+0xfc>)
 8007b56:	4013      	ands	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	4a18      	ldr	r2, [pc, #96]	; (8007bc0 <TIM_OC3_SetConfig+0x100>)
 8007b5e:	4013      	ands	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	695b      	ldr	r3, [r3, #20]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	011b      	lsls	r3, r3, #4
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	697a      	ldr	r2, [r7, #20]
 8007b92:	621a      	str	r2, [r3, #32]
}
 8007b94:	46c0      	nop			; (mov r8, r8)
 8007b96:	46bd      	mov	sp, r7
 8007b98:	b006      	add	sp, #24
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	fffffeff 	.word	0xfffffeff
 8007ba0:	fffeff8f 	.word	0xfffeff8f
 8007ba4:	fffffdff 	.word	0xfffffdff
 8007ba8:	40012c00 	.word	0x40012c00
 8007bac:	fffff7ff 	.word	0xfffff7ff
 8007bb0:	fffffbff 	.word	0xfffffbff
 8007bb4:	40014400 	.word	0x40014400
 8007bb8:	40014800 	.word	0x40014800
 8007bbc:	ffffefff 	.word	0xffffefff
 8007bc0:	ffffdfff 	.word	0xffffdfff

08007bc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6a1b      	ldr	r3, [r3, #32]
 8007bd8:	4a24      	ldr	r2, [pc, #144]	; (8007c6c <TIM_OC4_SetConfig+0xa8>)
 8007bda:	401a      	ands	r2, r3
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	69db      	ldr	r3, [r3, #28]
 8007bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	4a20      	ldr	r2, [pc, #128]	; (8007c70 <TIM_OC4_SetConfig+0xac>)
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4a1f      	ldr	r2, [pc, #124]	; (8007c74 <TIM_OC4_SetConfig+0xb0>)
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	021b      	lsls	r3, r3, #8
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	4a1b      	ldr	r2, [pc, #108]	; (8007c78 <TIM_OC4_SetConfig+0xb4>)
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	031b      	lsls	r3, r3, #12
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a17      	ldr	r2, [pc, #92]	; (8007c7c <TIM_OC4_SetConfig+0xb8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d007      	beq.n	8007c34 <TIM_OC4_SetConfig+0x70>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a16      	ldr	r2, [pc, #88]	; (8007c80 <TIM_OC4_SetConfig+0xbc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d003      	beq.n	8007c34 <TIM_OC4_SetConfig+0x70>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a15      	ldr	r2, [pc, #84]	; (8007c84 <TIM_OC4_SetConfig+0xc0>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d109      	bne.n	8007c48 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	4a14      	ldr	r2, [pc, #80]	; (8007c88 <TIM_OC4_SetConfig+0xc4>)
 8007c38:	4013      	ands	r3, r2
 8007c3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	019b      	lsls	r3, r3, #6
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	685a      	ldr	r2, [r3, #4]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	693a      	ldr	r2, [r7, #16]
 8007c60:	621a      	str	r2, [r3, #32]
}
 8007c62:	46c0      	nop			; (mov r8, r8)
 8007c64:	46bd      	mov	sp, r7
 8007c66:	b006      	add	sp, #24
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	ffffefff 	.word	0xffffefff
 8007c70:	feff8fff 	.word	0xfeff8fff
 8007c74:	fffffcff 	.word	0xfffffcff
 8007c78:	ffffdfff 	.word	0xffffdfff
 8007c7c:	40012c00 	.word	0x40012c00
 8007c80:	40014400 	.word	0x40014400
 8007c84:	40014800 	.word	0x40014800
 8007c88:	ffffbfff 	.word	0xffffbfff

08007c8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	4a21      	ldr	r2, [pc, #132]	; (8007d28 <TIM_OC5_SetConfig+0x9c>)
 8007ca2:	401a      	ands	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	4a1d      	ldr	r2, [pc, #116]	; (8007d2c <TIM_OC5_SetConfig+0xa0>)
 8007cb8:	4013      	ands	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	4a19      	ldr	r2, [pc, #100]	; (8007d30 <TIM_OC5_SetConfig+0xa4>)
 8007cca:	4013      	ands	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	041b      	lsls	r3, r3, #16
 8007cd4:	693a      	ldr	r2, [r7, #16]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a15      	ldr	r2, [pc, #84]	; (8007d34 <TIM_OC5_SetConfig+0xa8>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d007      	beq.n	8007cf2 <TIM_OC5_SetConfig+0x66>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4a14      	ldr	r2, [pc, #80]	; (8007d38 <TIM_OC5_SetConfig+0xac>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d003      	beq.n	8007cf2 <TIM_OC5_SetConfig+0x66>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4a13      	ldr	r2, [pc, #76]	; (8007d3c <TIM_OC5_SetConfig+0xb0>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d109      	bne.n	8007d06 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	4a0c      	ldr	r2, [pc, #48]	; (8007d28 <TIM_OC5_SetConfig+0x9c>)
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	695b      	ldr	r3, [r3, #20]
 8007cfe:	021b      	lsls	r3, r3, #8
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	621a      	str	r2, [r3, #32]
}
 8007d20:	46c0      	nop			; (mov r8, r8)
 8007d22:	46bd      	mov	sp, r7
 8007d24:	b006      	add	sp, #24
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	fffeffff 	.word	0xfffeffff
 8007d2c:	fffeff8f 	.word	0xfffeff8f
 8007d30:	fffdffff 	.word	0xfffdffff
 8007d34:	40012c00 	.word	0x40012c00
 8007d38:	40014400 	.word	0x40014400
 8007d3c:	40014800 	.word	0x40014800

08007d40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	4a22      	ldr	r2, [pc, #136]	; (8007de0 <TIM_OC6_SetConfig+0xa0>)
 8007d56:	401a      	ands	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	4a1e      	ldr	r2, [pc, #120]	; (8007de4 <TIM_OC6_SetConfig+0xa4>)
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	021b      	lsls	r3, r3, #8
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	4a1a      	ldr	r2, [pc, #104]	; (8007de8 <TIM_OC6_SetConfig+0xa8>)
 8007d80:	4013      	ands	r3, r2
 8007d82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	051b      	lsls	r3, r3, #20
 8007d8a:	693a      	ldr	r2, [r7, #16]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a16      	ldr	r2, [pc, #88]	; (8007dec <TIM_OC6_SetConfig+0xac>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d007      	beq.n	8007da8 <TIM_OC6_SetConfig+0x68>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a15      	ldr	r2, [pc, #84]	; (8007df0 <TIM_OC6_SetConfig+0xb0>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d003      	beq.n	8007da8 <TIM_OC6_SetConfig+0x68>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a14      	ldr	r2, [pc, #80]	; (8007df4 <TIM_OC6_SetConfig+0xb4>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d109      	bne.n	8007dbc <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	4a13      	ldr	r2, [pc, #76]	; (8007df8 <TIM_OC6_SetConfig+0xb8>)
 8007dac:	4013      	ands	r3, r2
 8007dae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	695b      	ldr	r3, [r3, #20]
 8007db4:	029b      	lsls	r3, r3, #10
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	685a      	ldr	r2, [r3, #4]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	621a      	str	r2, [r3, #32]
}
 8007dd6:	46c0      	nop			; (mov r8, r8)
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	b006      	add	sp, #24
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	46c0      	nop			; (mov r8, r8)
 8007de0:	ffefffff 	.word	0xffefffff
 8007de4:	feff8fff 	.word	0xfeff8fff
 8007de8:	ffdfffff 	.word	0xffdfffff
 8007dec:	40012c00 	.word	0x40012c00
 8007df0:	40014400 	.word	0x40014400
 8007df4:	40014800 	.word	0x40014800
 8007df8:	fffbffff 	.word	0xfffbffff

08007dfc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b086      	sub	sp, #24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
 8007e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6a1b      	ldr	r3, [r3, #32]
 8007e0e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	2201      	movs	r2, #1
 8007e16:	4393      	bics	r3, r2
 8007e18:	001a      	movs	r2, r3
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	699b      	ldr	r3, [r3, #24]
 8007e22:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	4a1e      	ldr	r2, [pc, #120]	; (8007ea0 <TIM_TI1_SetConfig+0xa4>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d008      	beq.n	8007e3e <TIM_TI1_SetConfig+0x42>
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	2380      	movs	r3, #128	; 0x80
 8007e30:	05db      	lsls	r3, r3, #23
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d003      	beq.n	8007e3e <TIM_TI1_SetConfig+0x42>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4a1a      	ldr	r2, [pc, #104]	; (8007ea4 <TIM_TI1_SetConfig+0xa8>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d101      	bne.n	8007e42 <TIM_TI1_SetConfig+0x46>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e000      	b.n	8007e44 <TIM_TI1_SetConfig+0x48>
 8007e42:	2300      	movs	r3, #0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d008      	beq.n	8007e5a <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2203      	movs	r2, #3
 8007e4c:	4393      	bics	r3, r2
 8007e4e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	e003      	b.n	8007e62 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	22f0      	movs	r2, #240	; 0xf0
 8007e66:	4393      	bics	r3, r2
 8007e68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	22ff      	movs	r2, #255	; 0xff
 8007e70:	4013      	ands	r3, r2
 8007e72:	697a      	ldr	r2, [r7, #20]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	220a      	movs	r2, #10
 8007e7c:	4393      	bics	r3, r2
 8007e7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	220a      	movs	r2, #10
 8007e84:	4013      	ands	r3, r2
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	697a      	ldr	r2, [r7, #20]
 8007e90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	693a      	ldr	r2, [r7, #16]
 8007e96:	621a      	str	r2, [r3, #32]
}
 8007e98:	46c0      	nop			; (mov r8, r8)
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	b006      	add	sp, #24
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	40012c00 	.word	0x40012c00
 8007ea4:	40000400 	.word	0x40000400

08007ea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6a1b      	ldr	r3, [r3, #32]
 8007eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4393      	bics	r3, r2
 8007ec2:	001a      	movs	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	22f0      	movs	r2, #240	; 0xf0
 8007ed2:	4393      	bics	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	011b      	lsls	r3, r3, #4
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	220a      	movs	r2, #10
 8007ee4:	4393      	bics	r3, r2
 8007ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	621a      	str	r2, [r3, #32]
}
 8007efc:	46c0      	nop			; (mov r8, r8)
 8007efe:	46bd      	mov	sp, r7
 8007f00:	b006      	add	sp, #24
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	2210      	movs	r2, #16
 8007f1e:	4393      	bics	r3, r2
 8007f20:	001a      	movs	r2, r3
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	4a14      	ldr	r2, [pc, #80]	; (8007f80 <TIM_TI2_SetConfig+0x7c>)
 8007f30:	4013      	ands	r3, r2
 8007f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	021b      	lsls	r3, r3, #8
 8007f38:	693a      	ldr	r2, [r7, #16]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	4a10      	ldr	r2, [pc, #64]	; (8007f84 <TIM_TI2_SetConfig+0x80>)
 8007f42:	4013      	ands	r3, r2
 8007f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	031b      	lsls	r3, r3, #12
 8007f4a:	041b      	lsls	r3, r3, #16
 8007f4c:	0c1b      	lsrs	r3, r3, #16
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	22a0      	movs	r2, #160	; 0xa0
 8007f58:	4393      	bics	r3, r2
 8007f5a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	011b      	lsls	r3, r3, #4
 8007f60:	22a0      	movs	r2, #160	; 0xa0
 8007f62:	4013      	ands	r3, r2
 8007f64:	697a      	ldr	r2, [r7, #20]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	621a      	str	r2, [r3, #32]
}
 8007f76:	46c0      	nop			; (mov r8, r8)
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	b006      	add	sp, #24
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	46c0      	nop			; (mov r8, r8)
 8007f80:	fffffcff 	.word	0xfffffcff
 8007f84:	ffff0fff 	.word	0xffff0fff

08007f88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	2210      	movs	r2, #16
 8007fa0:	4393      	bics	r3, r2
 8007fa2:	001a      	movs	r2, r3
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	699b      	ldr	r3, [r3, #24]
 8007fac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	4a0d      	ldr	r2, [pc, #52]	; (8007fe8 <TIM_TI2_ConfigInputStage+0x60>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	031b      	lsls	r3, r3, #12
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	22a0      	movs	r2, #160	; 0xa0
 8007fc4:	4393      	bics	r3, r2
 8007fc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	011b      	lsls	r3, r3, #4
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	621a      	str	r2, [r3, #32]
}
 8007fde:	46c0      	nop			; (mov r8, r8)
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	b006      	add	sp, #24
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	ffff0fff 	.word	0xffff0fff

08007fec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	4a17      	ldr	r2, [pc, #92]	; (8008064 <TIM_TI3_SetConfig+0x78>)
 8008006:	401a      	ands	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	69db      	ldr	r3, [r3, #28]
 8008010:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	2203      	movs	r2, #3
 8008016:	4393      	bics	r3, r2
 8008018:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4313      	orrs	r3, r2
 8008020:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	22f0      	movs	r2, #240	; 0xf0
 8008026:	4393      	bics	r3, r2
 8008028:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	011b      	lsls	r3, r3, #4
 800802e:	22ff      	movs	r2, #255	; 0xff
 8008030:	4013      	ands	r3, r2
 8008032:	693a      	ldr	r2, [r7, #16]
 8008034:	4313      	orrs	r3, r2
 8008036:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	4a0b      	ldr	r2, [pc, #44]	; (8008068 <TIM_TI3_SetConfig+0x7c>)
 800803c:	4013      	ands	r3, r2
 800803e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	021a      	lsls	r2, r3, #8
 8008044:	23a0      	movs	r3, #160	; 0xa0
 8008046:	011b      	lsls	r3, r3, #4
 8008048:	4013      	ands	r3, r2
 800804a:	697a      	ldr	r2, [r7, #20]
 800804c:	4313      	orrs	r3, r2
 800804e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	621a      	str	r2, [r3, #32]
}
 800805c:	46c0      	nop			; (mov r8, r8)
 800805e:	46bd      	mov	sp, r7
 8008060:	b006      	add	sp, #24
 8008062:	bd80      	pop	{r7, pc}
 8008064:	fffffeff 	.word	0xfffffeff
 8008068:	fffff5ff 	.word	0xfffff5ff

0800806c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b086      	sub	sp, #24
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
 8008078:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6a1b      	ldr	r3, [r3, #32]
 8008084:	4a18      	ldr	r2, [pc, #96]	; (80080e8 <TIM_TI4_SetConfig+0x7c>)
 8008086:	401a      	ands	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	69db      	ldr	r3, [r3, #28]
 8008090:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	4a15      	ldr	r2, [pc, #84]	; (80080ec <TIM_TI4_SetConfig+0x80>)
 8008096:	4013      	ands	r3, r2
 8008098:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	021b      	lsls	r3, r3, #8
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	4a12      	ldr	r2, [pc, #72]	; (80080f0 <TIM_TI4_SetConfig+0x84>)
 80080a8:	4013      	ands	r3, r2
 80080aa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	031b      	lsls	r3, r3, #12
 80080b0:	041b      	lsls	r3, r3, #16
 80080b2:	0c1b      	lsrs	r3, r3, #16
 80080b4:	693a      	ldr	r2, [r7, #16]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	4a0d      	ldr	r2, [pc, #52]	; (80080f4 <TIM_TI4_SetConfig+0x88>)
 80080be:	4013      	ands	r3, r2
 80080c0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	031a      	lsls	r2, r3, #12
 80080c6:	23a0      	movs	r3, #160	; 0xa0
 80080c8:	021b      	lsls	r3, r3, #8
 80080ca:	4013      	ands	r3, r2
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	621a      	str	r2, [r3, #32]
}
 80080de:	46c0      	nop			; (mov r8, r8)
 80080e0:	46bd      	mov	sp, r7
 80080e2:	b006      	add	sp, #24
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	46c0      	nop			; (mov r8, r8)
 80080e8:	ffffefff 	.word	0xffffefff
 80080ec:	fffffcff 	.word	0xfffffcff
 80080f0:	ffff0fff 	.word	0xffff0fff
 80080f4:	ffff5fff 	.word	0xffff5fff

080080f8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4a08      	ldr	r2, [pc, #32]	; (800812c <TIM_ITRx_SetConfig+0x34>)
 800810c:	4013      	ands	r3, r2
 800810e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4313      	orrs	r3, r2
 8008116:	2207      	movs	r2, #7
 8008118:	4313      	orrs	r3, r2
 800811a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	609a      	str	r2, [r3, #8]
}
 8008122:	46c0      	nop			; (mov r8, r8)
 8008124:	46bd      	mov	sp, r7
 8008126:	b004      	add	sp, #16
 8008128:	bd80      	pop	{r7, pc}
 800812a:	46c0      	nop			; (mov r8, r8)
 800812c:	ffcfff8f 	.word	0xffcfff8f

08008130 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
 800813c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	4a09      	ldr	r2, [pc, #36]	; (800816c <TIM_ETR_SetConfig+0x3c>)
 8008148:	4013      	ands	r3, r2
 800814a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	021a      	lsls	r2, r3, #8
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	431a      	orrs	r2, r3
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	4313      	orrs	r3, r2
 8008158:	697a      	ldr	r2, [r7, #20]
 800815a:	4313      	orrs	r3, r2
 800815c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	609a      	str	r2, [r3, #8]
}
 8008164:	46c0      	nop			; (mov r8, r8)
 8008166:	46bd      	mov	sp, r7
 8008168:	b006      	add	sp, #24
 800816a:	bd80      	pop	{r7, pc}
 800816c:	ffff00ff 	.word	0xffff00ff

08008170 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b086      	sub	sp, #24
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	221f      	movs	r2, #31
 8008180:	4013      	ands	r3, r2
 8008182:	2201      	movs	r2, #1
 8008184:	409a      	lsls	r2, r3
 8008186:	0013      	movs	r3, r2
 8008188:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	697a      	ldr	r2, [r7, #20]
 8008190:	43d2      	mvns	r2, r2
 8008192:	401a      	ands	r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6a1a      	ldr	r2, [r3, #32]
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	211f      	movs	r1, #31
 80081a0:	400b      	ands	r3, r1
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4099      	lsls	r1, r3
 80081a6:	000b      	movs	r3, r1
 80081a8:	431a      	orrs	r2, r3
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	621a      	str	r2, [r3, #32]
}
 80081ae:	46c0      	nop			; (mov r8, r8)
 80081b0:	46bd      	mov	sp, r7
 80081b2:	b006      	add	sp, #24
 80081b4:	bd80      	pop	{r7, pc}
	...

080081b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	223c      	movs	r2, #60	; 0x3c
 80081c6:	5c9b      	ldrb	r3, [r3, r2]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d101      	bne.n	80081d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80081cc:	2302      	movs	r3, #2
 80081ce:	e050      	b.n	8008272 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	223c      	movs	r2, #60	; 0x3c
 80081d4:	2101      	movs	r1, #1
 80081d6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	223d      	movs	r2, #61	; 0x3d
 80081dc:	2102      	movs	r1, #2
 80081de:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a21      	ldr	r2, [pc, #132]	; (800827c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d108      	bne.n	800820c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	4a20      	ldr	r2, [pc, #128]	; (8008280 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80081fe:	4013      	ands	r3, r2
 8008200:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2270      	movs	r2, #112	; 0x70
 8008210:	4393      	bics	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	4313      	orrs	r3, r2
 800821c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a14      	ldr	r2, [pc, #80]	; (800827c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d00a      	beq.n	8008246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	2380      	movs	r3, #128	; 0x80
 8008236:	05db      	lsls	r3, r3, #23
 8008238:	429a      	cmp	r2, r3
 800823a:	d004      	beq.n	8008246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a10      	ldr	r2, [pc, #64]	; (8008284 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d10c      	bne.n	8008260 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	2280      	movs	r2, #128	; 0x80
 800824a:	4393      	bics	r3, r2
 800824c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	68ba      	ldr	r2, [r7, #8]
 8008254:	4313      	orrs	r3, r2
 8008256:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	68ba      	ldr	r2, [r7, #8]
 800825e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	223d      	movs	r2, #61	; 0x3d
 8008264:	2101      	movs	r1, #1
 8008266:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	223c      	movs	r2, #60	; 0x3c
 800826c:	2100      	movs	r1, #0
 800826e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	0018      	movs	r0, r3
 8008274:	46bd      	mov	sp, r7
 8008276:	b004      	add	sp, #16
 8008278:	bd80      	pop	{r7, pc}
 800827a:	46c0      	nop			; (mov r8, r8)
 800827c:	40012c00 	.word	0x40012c00
 8008280:	ff0fffff 	.word	0xff0fffff
 8008284:	40000400 	.word	0x40000400

08008288 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008292:	2300      	movs	r3, #0
 8008294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	223c      	movs	r2, #60	; 0x3c
 800829a:	5c9b      	ldrb	r3, [r3, r2]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d101      	bne.n	80082a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80082a0:	2302      	movs	r3, #2
 80082a2:	e06f      	b.n	8008384 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	223c      	movs	r2, #60	; 0x3c
 80082a8:	2101      	movs	r1, #1
 80082aa:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	22ff      	movs	r2, #255	; 0xff
 80082b0:	4393      	bics	r3, r2
 80082b2:	001a      	movs	r2, r3
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4a33      	ldr	r2, [pc, #204]	; (800838c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80082c0:	401a      	ands	r2, r3
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	4a30      	ldr	r2, [pc, #192]	; (8008390 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80082ce:	401a      	ands	r2, r3
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4a2e      	ldr	r2, [pc, #184]	; (8008394 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80082dc:	401a      	ands	r2, r3
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	4a2b      	ldr	r2, [pc, #172]	; (8008398 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80082ea:	401a      	ands	r2, r3
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	4313      	orrs	r3, r2
 80082f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4a29      	ldr	r2, [pc, #164]	; (800839c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80082f8:	401a      	ands	r2, r3
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	4313      	orrs	r3, r2
 8008300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	4a26      	ldr	r2, [pc, #152]	; (80083a0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8008306:	401a      	ands	r2, r3
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830c:	4313      	orrs	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	4a24      	ldr	r2, [pc, #144]	; (80083a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008314:	401a      	ands	r2, r3
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	041b      	lsls	r3, r3, #16
 800831c:	4313      	orrs	r3, r2
 800831e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4a21      	ldr	r2, [pc, #132]	; (80083a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008324:	401a      	ands	r2, r3
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	4313      	orrs	r3, r2
 800832c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a1e      	ldr	r2, [pc, #120]	; (80083ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d11c      	bne.n	8008372 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	4a1d      	ldr	r2, [pc, #116]	; (80083b0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800833c:	401a      	ands	r2, r3
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008342:	051b      	lsls	r3, r3, #20
 8008344:	4313      	orrs	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4a1a      	ldr	r2, [pc, #104]	; (80083b4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800834c:	401a      	ands	r2, r3
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	4a17      	ldr	r2, [pc, #92]	; (80083b8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800835a:	401a      	ands	r2, r3
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008360:	4313      	orrs	r3, r2
 8008362:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4a15      	ldr	r2, [pc, #84]	; (80083bc <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8008368:	401a      	ands	r2, r3
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800836e:	4313      	orrs	r3, r2
 8008370:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	223c      	movs	r2, #60	; 0x3c
 800837e:	2100      	movs	r1, #0
 8008380:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	0018      	movs	r0, r3
 8008386:	46bd      	mov	sp, r7
 8008388:	b004      	add	sp, #16
 800838a:	bd80      	pop	{r7, pc}
 800838c:	fffffcff 	.word	0xfffffcff
 8008390:	fffffbff 	.word	0xfffffbff
 8008394:	fffff7ff 	.word	0xfffff7ff
 8008398:	ffffefff 	.word	0xffffefff
 800839c:	ffffdfff 	.word	0xffffdfff
 80083a0:	ffffbfff 	.word	0xffffbfff
 80083a4:	fff0ffff 	.word	0xfff0ffff
 80083a8:	efffffff 	.word	0xefffffff
 80083ac:	40012c00 	.word	0x40012c00
 80083b0:	ff0fffff 	.word	0xff0fffff
 80083b4:	feffffff 	.word	0xfeffffff
 80083b8:	fdffffff 	.word	0xfdffffff
 80083bc:	dfffffff 	.word	0xdfffffff

080083c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083c8:	46c0      	nop			; (mov r8, r8)
 80083ca:	46bd      	mov	sp, r7
 80083cc:	b002      	add	sp, #8
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b082      	sub	sp, #8
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083d8:	46c0      	nop			; (mov r8, r8)
 80083da:	46bd      	mov	sp, r7
 80083dc:	b002      	add	sp, #8
 80083de:	bd80      	pop	{r7, pc}

080083e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80083e8:	46c0      	nop			; (mov r8, r8)
 80083ea:	46bd      	mov	sp, r7
 80083ec:	b002      	add	sp, #8
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e046      	b.n	8008490 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2288      	movs	r2, #136	; 0x88
 8008406:	589b      	ldr	r3, [r3, r2]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d107      	bne.n	800841c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2284      	movs	r2, #132	; 0x84
 8008410:	2100      	movs	r1, #0
 8008412:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	0018      	movs	r0, r3
 8008418:	f7fb f9ee 	bl	80037f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2288      	movs	r2, #136	; 0x88
 8008420:	2124      	movs	r1, #36	; 0x24
 8008422:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2101      	movs	r1, #1
 8008430:	438a      	bics	r2, r1
 8008432:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008438:	2b00      	cmp	r3, #0
 800843a:	d003      	beq.n	8008444 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	0018      	movs	r0, r3
 8008440:	f000 fb48 	bl	8008ad4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	0018      	movs	r0, r3
 8008448:	f000 f8cc 	bl	80085e4 <UART_SetConfig>
 800844c:	0003      	movs	r3, r0
 800844e:	2b01      	cmp	r3, #1
 8008450:	d101      	bne.n	8008456 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e01c      	b.n	8008490 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	685a      	ldr	r2, [r3, #4]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	490d      	ldr	r1, [pc, #52]	; (8008498 <HAL_UART_Init+0xa8>)
 8008462:	400a      	ands	r2, r1
 8008464:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	689a      	ldr	r2, [r3, #8]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	212a      	movs	r1, #42	; 0x2a
 8008472:	438a      	bics	r2, r1
 8008474:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2101      	movs	r1, #1
 8008482:	430a      	orrs	r2, r1
 8008484:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	0018      	movs	r0, r3
 800848a:	f000 fbd7 	bl	8008c3c <UART_CheckIdleState>
 800848e:	0003      	movs	r3, r0
}
 8008490:	0018      	movs	r0, r3
 8008492:	46bd      	mov	sp, r7
 8008494:	b002      	add	sp, #8
 8008496:	bd80      	pop	{r7, pc}
 8008498:	ffffb7ff 	.word	0xffffb7ff

0800849c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b08a      	sub	sp, #40	; 0x28
 80084a0:	af02      	add	r7, sp, #8
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	603b      	str	r3, [r7, #0]
 80084a8:	1dbb      	adds	r3, r7, #6
 80084aa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2288      	movs	r2, #136	; 0x88
 80084b0:	589b      	ldr	r3, [r3, r2]
 80084b2:	2b20      	cmp	r3, #32
 80084b4:	d000      	beq.n	80084b8 <HAL_UART_Transmit+0x1c>
 80084b6:	e090      	b.n	80085da <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <HAL_UART_Transmit+0x2a>
 80084be:	1dbb      	adds	r3, r7, #6
 80084c0:	881b      	ldrh	r3, [r3, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e088      	b.n	80085dc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689a      	ldr	r2, [r3, #8]
 80084ce:	2380      	movs	r3, #128	; 0x80
 80084d0:	015b      	lsls	r3, r3, #5
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d109      	bne.n	80084ea <HAL_UART_Transmit+0x4e>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d105      	bne.n	80084ea <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	2201      	movs	r2, #1
 80084e2:	4013      	ands	r3, r2
 80084e4:	d001      	beq.n	80084ea <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e078      	b.n	80085dc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2290      	movs	r2, #144	; 0x90
 80084ee:	2100      	movs	r1, #0
 80084f0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2288      	movs	r2, #136	; 0x88
 80084f6:	2121      	movs	r1, #33	; 0x21
 80084f8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084fa:	f7fb fb91 	bl	8003c20 <HAL_GetTick>
 80084fe:	0003      	movs	r3, r0
 8008500:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	1dba      	adds	r2, r7, #6
 8008506:	2154      	movs	r1, #84	; 0x54
 8008508:	8812      	ldrh	r2, [r2, #0]
 800850a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	1dba      	adds	r2, r7, #6
 8008510:	2156      	movs	r1, #86	; 0x56
 8008512:	8812      	ldrh	r2, [r2, #0]
 8008514:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	689a      	ldr	r2, [r3, #8]
 800851a:	2380      	movs	r3, #128	; 0x80
 800851c:	015b      	lsls	r3, r3, #5
 800851e:	429a      	cmp	r2, r3
 8008520:	d108      	bne.n	8008534 <HAL_UART_Transmit+0x98>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d104      	bne.n	8008534 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800852a:	2300      	movs	r3, #0
 800852c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	61bb      	str	r3, [r7, #24]
 8008532:	e003      	b.n	800853c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008538:	2300      	movs	r3, #0
 800853a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800853c:	e030      	b.n	80085a0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	9300      	str	r3, [sp, #0]
 8008546:	0013      	movs	r3, r2
 8008548:	2200      	movs	r2, #0
 800854a:	2180      	movs	r1, #128	; 0x80
 800854c:	f000 fc20 	bl	8008d90 <UART_WaitOnFlagUntilTimeout>
 8008550:	1e03      	subs	r3, r0, #0
 8008552:	d005      	beq.n	8008560 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2288      	movs	r2, #136	; 0x88
 8008558:	2120      	movs	r1, #32
 800855a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800855c:	2303      	movs	r3, #3
 800855e:	e03d      	b.n	80085dc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10b      	bne.n	800857e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	001a      	movs	r2, r3
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	05d2      	lsls	r2, r2, #23
 8008572:	0dd2      	lsrs	r2, r2, #23
 8008574:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	3302      	adds	r3, #2
 800857a:	61bb      	str	r3, [r7, #24]
 800857c:	e007      	b.n	800858e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	781a      	ldrb	r2, [r3, #0]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	3301      	adds	r3, #1
 800858c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2256      	movs	r2, #86	; 0x56
 8008592:	5a9b      	ldrh	r3, [r3, r2]
 8008594:	b29b      	uxth	r3, r3
 8008596:	3b01      	subs	r3, #1
 8008598:	b299      	uxth	r1, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2256      	movs	r2, #86	; 0x56
 800859e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2256      	movs	r2, #86	; 0x56
 80085a4:	5a9b      	ldrh	r3, [r3, r2]
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1c8      	bne.n	800853e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	9300      	str	r3, [sp, #0]
 80085b4:	0013      	movs	r3, r2
 80085b6:	2200      	movs	r2, #0
 80085b8:	2140      	movs	r1, #64	; 0x40
 80085ba:	f000 fbe9 	bl	8008d90 <UART_WaitOnFlagUntilTimeout>
 80085be:	1e03      	subs	r3, r0, #0
 80085c0:	d005      	beq.n	80085ce <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2288      	movs	r2, #136	; 0x88
 80085c6:	2120      	movs	r1, #32
 80085c8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80085ca:	2303      	movs	r3, #3
 80085cc:	e006      	b.n	80085dc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2288      	movs	r2, #136	; 0x88
 80085d2:	2120      	movs	r1, #32
 80085d4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	e000      	b.n	80085dc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80085da:	2302      	movs	r3, #2
  }
}
 80085dc:	0018      	movs	r0, r3
 80085de:	46bd      	mov	sp, r7
 80085e0:	b008      	add	sp, #32
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085e4:	b5b0      	push	{r4, r5, r7, lr}
 80085e6:	b090      	sub	sp, #64	; 0x40
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085ec:	231a      	movs	r3, #26
 80085ee:	2220      	movs	r2, #32
 80085f0:	189b      	adds	r3, r3, r2
 80085f2:	19db      	adds	r3, r3, r7
 80085f4:	2200      	movs	r2, #0
 80085f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fa:	689a      	ldr	r2, [r3, #8]
 80085fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	431a      	orrs	r2, r3
 8008602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008604:	695b      	ldr	r3, [r3, #20]
 8008606:	431a      	orrs	r2, r3
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	69db      	ldr	r3, [r3, #28]
 800860c:	4313      	orrs	r3, r2
 800860e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4ac4      	ldr	r2, [pc, #784]	; (8008928 <UART_SetConfig+0x344>)
 8008618:	4013      	ands	r3, r2
 800861a:	0019      	movs	r1, r3
 800861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008622:	430b      	orrs	r3, r1
 8008624:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	4abf      	ldr	r2, [pc, #764]	; (800892c <UART_SetConfig+0x348>)
 800862e:	4013      	ands	r3, r2
 8008630:	0018      	movs	r0, r3
 8008632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008634:	68d9      	ldr	r1, [r3, #12]
 8008636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	0003      	movs	r3, r0
 800863c:	430b      	orrs	r3, r1
 800863e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4ab9      	ldr	r2, [pc, #740]	; (8008930 <UART_SetConfig+0x34c>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d004      	beq.n	800865a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008656:	4313      	orrs	r3, r2
 8008658:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800865a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	4ab4      	ldr	r2, [pc, #720]	; (8008934 <UART_SetConfig+0x350>)
 8008662:	4013      	ands	r3, r2
 8008664:	0019      	movs	r1, r3
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800866c:	430b      	orrs	r3, r1
 800866e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008676:	220f      	movs	r2, #15
 8008678:	4393      	bics	r3, r2
 800867a:	0018      	movs	r0, r3
 800867c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8008680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	0003      	movs	r3, r0
 8008686:	430b      	orrs	r3, r1
 8008688:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4aaa      	ldr	r2, [pc, #680]	; (8008938 <UART_SetConfig+0x354>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d131      	bne.n	80086f8 <UART_SetConfig+0x114>
 8008694:	4ba9      	ldr	r3, [pc, #676]	; (800893c <UART_SetConfig+0x358>)
 8008696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008698:	2203      	movs	r2, #3
 800869a:	4013      	ands	r3, r2
 800869c:	2b03      	cmp	r3, #3
 800869e:	d01d      	beq.n	80086dc <UART_SetConfig+0xf8>
 80086a0:	d823      	bhi.n	80086ea <UART_SetConfig+0x106>
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d00c      	beq.n	80086c0 <UART_SetConfig+0xdc>
 80086a6:	d820      	bhi.n	80086ea <UART_SetConfig+0x106>
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d002      	beq.n	80086b2 <UART_SetConfig+0xce>
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d00e      	beq.n	80086ce <UART_SetConfig+0xea>
 80086b0:	e01b      	b.n	80086ea <UART_SetConfig+0x106>
 80086b2:	231b      	movs	r3, #27
 80086b4:	2220      	movs	r2, #32
 80086b6:	189b      	adds	r3, r3, r2
 80086b8:	19db      	adds	r3, r3, r7
 80086ba:	2200      	movs	r2, #0
 80086bc:	701a      	strb	r2, [r3, #0]
 80086be:	e071      	b.n	80087a4 <UART_SetConfig+0x1c0>
 80086c0:	231b      	movs	r3, #27
 80086c2:	2220      	movs	r2, #32
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	19db      	adds	r3, r3, r7
 80086c8:	2202      	movs	r2, #2
 80086ca:	701a      	strb	r2, [r3, #0]
 80086cc:	e06a      	b.n	80087a4 <UART_SetConfig+0x1c0>
 80086ce:	231b      	movs	r3, #27
 80086d0:	2220      	movs	r2, #32
 80086d2:	189b      	adds	r3, r3, r2
 80086d4:	19db      	adds	r3, r3, r7
 80086d6:	2204      	movs	r2, #4
 80086d8:	701a      	strb	r2, [r3, #0]
 80086da:	e063      	b.n	80087a4 <UART_SetConfig+0x1c0>
 80086dc:	231b      	movs	r3, #27
 80086de:	2220      	movs	r2, #32
 80086e0:	189b      	adds	r3, r3, r2
 80086e2:	19db      	adds	r3, r3, r7
 80086e4:	2208      	movs	r2, #8
 80086e6:	701a      	strb	r2, [r3, #0]
 80086e8:	e05c      	b.n	80087a4 <UART_SetConfig+0x1c0>
 80086ea:	231b      	movs	r3, #27
 80086ec:	2220      	movs	r2, #32
 80086ee:	189b      	adds	r3, r3, r2
 80086f0:	19db      	adds	r3, r3, r7
 80086f2:	2210      	movs	r2, #16
 80086f4:	701a      	strb	r2, [r3, #0]
 80086f6:	e055      	b.n	80087a4 <UART_SetConfig+0x1c0>
 80086f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a90      	ldr	r2, [pc, #576]	; (8008940 <UART_SetConfig+0x35c>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d106      	bne.n	8008710 <UART_SetConfig+0x12c>
 8008702:	231b      	movs	r3, #27
 8008704:	2220      	movs	r2, #32
 8008706:	189b      	adds	r3, r3, r2
 8008708:	19db      	adds	r3, r3, r7
 800870a:	2200      	movs	r2, #0
 800870c:	701a      	strb	r2, [r3, #0]
 800870e:	e049      	b.n	80087a4 <UART_SetConfig+0x1c0>
 8008710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a86      	ldr	r2, [pc, #536]	; (8008930 <UART_SetConfig+0x34c>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d13e      	bne.n	8008798 <UART_SetConfig+0x1b4>
 800871a:	4b88      	ldr	r3, [pc, #544]	; (800893c <UART_SetConfig+0x358>)
 800871c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800871e:	23c0      	movs	r3, #192	; 0xc0
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	4013      	ands	r3, r2
 8008724:	22c0      	movs	r2, #192	; 0xc0
 8008726:	0112      	lsls	r2, r2, #4
 8008728:	4293      	cmp	r3, r2
 800872a:	d027      	beq.n	800877c <UART_SetConfig+0x198>
 800872c:	22c0      	movs	r2, #192	; 0xc0
 800872e:	0112      	lsls	r2, r2, #4
 8008730:	4293      	cmp	r3, r2
 8008732:	d82a      	bhi.n	800878a <UART_SetConfig+0x1a6>
 8008734:	2280      	movs	r2, #128	; 0x80
 8008736:	0112      	lsls	r2, r2, #4
 8008738:	4293      	cmp	r3, r2
 800873a:	d011      	beq.n	8008760 <UART_SetConfig+0x17c>
 800873c:	2280      	movs	r2, #128	; 0x80
 800873e:	0112      	lsls	r2, r2, #4
 8008740:	4293      	cmp	r3, r2
 8008742:	d822      	bhi.n	800878a <UART_SetConfig+0x1a6>
 8008744:	2b00      	cmp	r3, #0
 8008746:	d004      	beq.n	8008752 <UART_SetConfig+0x16e>
 8008748:	2280      	movs	r2, #128	; 0x80
 800874a:	00d2      	lsls	r2, r2, #3
 800874c:	4293      	cmp	r3, r2
 800874e:	d00e      	beq.n	800876e <UART_SetConfig+0x18a>
 8008750:	e01b      	b.n	800878a <UART_SetConfig+0x1a6>
 8008752:	231b      	movs	r3, #27
 8008754:	2220      	movs	r2, #32
 8008756:	189b      	adds	r3, r3, r2
 8008758:	19db      	adds	r3, r3, r7
 800875a:	2200      	movs	r2, #0
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	e021      	b.n	80087a4 <UART_SetConfig+0x1c0>
 8008760:	231b      	movs	r3, #27
 8008762:	2220      	movs	r2, #32
 8008764:	189b      	adds	r3, r3, r2
 8008766:	19db      	adds	r3, r3, r7
 8008768:	2202      	movs	r2, #2
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e01a      	b.n	80087a4 <UART_SetConfig+0x1c0>
 800876e:	231b      	movs	r3, #27
 8008770:	2220      	movs	r2, #32
 8008772:	189b      	adds	r3, r3, r2
 8008774:	19db      	adds	r3, r3, r7
 8008776:	2204      	movs	r2, #4
 8008778:	701a      	strb	r2, [r3, #0]
 800877a:	e013      	b.n	80087a4 <UART_SetConfig+0x1c0>
 800877c:	231b      	movs	r3, #27
 800877e:	2220      	movs	r2, #32
 8008780:	189b      	adds	r3, r3, r2
 8008782:	19db      	adds	r3, r3, r7
 8008784:	2208      	movs	r2, #8
 8008786:	701a      	strb	r2, [r3, #0]
 8008788:	e00c      	b.n	80087a4 <UART_SetConfig+0x1c0>
 800878a:	231b      	movs	r3, #27
 800878c:	2220      	movs	r2, #32
 800878e:	189b      	adds	r3, r3, r2
 8008790:	19db      	adds	r3, r3, r7
 8008792:	2210      	movs	r2, #16
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	e005      	b.n	80087a4 <UART_SetConfig+0x1c0>
 8008798:	231b      	movs	r3, #27
 800879a:	2220      	movs	r2, #32
 800879c:	189b      	adds	r3, r3, r2
 800879e:	19db      	adds	r3, r3, r7
 80087a0:	2210      	movs	r2, #16
 80087a2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a61      	ldr	r2, [pc, #388]	; (8008930 <UART_SetConfig+0x34c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d000      	beq.n	80087b0 <UART_SetConfig+0x1cc>
 80087ae:	e092      	b.n	80088d6 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80087b0:	231b      	movs	r3, #27
 80087b2:	2220      	movs	r2, #32
 80087b4:	189b      	adds	r3, r3, r2
 80087b6:	19db      	adds	r3, r3, r7
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b08      	cmp	r3, #8
 80087bc:	d015      	beq.n	80087ea <UART_SetConfig+0x206>
 80087be:	dc18      	bgt.n	80087f2 <UART_SetConfig+0x20e>
 80087c0:	2b04      	cmp	r3, #4
 80087c2:	d00d      	beq.n	80087e0 <UART_SetConfig+0x1fc>
 80087c4:	dc15      	bgt.n	80087f2 <UART_SetConfig+0x20e>
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d002      	beq.n	80087d0 <UART_SetConfig+0x1ec>
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d005      	beq.n	80087da <UART_SetConfig+0x1f6>
 80087ce:	e010      	b.n	80087f2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087d0:	f7fd fb6e 	bl	8005eb0 <HAL_RCC_GetPCLK1Freq>
 80087d4:	0003      	movs	r3, r0
 80087d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087d8:	e014      	b.n	8008804 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087da:	4b5a      	ldr	r3, [pc, #360]	; (8008944 <UART_SetConfig+0x360>)
 80087dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087de:	e011      	b.n	8008804 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087e0:	f7fd fada 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 80087e4:	0003      	movs	r3, r0
 80087e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087e8:	e00c      	b.n	8008804 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087ea:	2380      	movs	r3, #128	; 0x80
 80087ec:	021b      	lsls	r3, r3, #8
 80087ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087f0:	e008      	b.n	8008804 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80087f2:	2300      	movs	r3, #0
 80087f4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80087f6:	231a      	movs	r3, #26
 80087f8:	2220      	movs	r2, #32
 80087fa:	189b      	adds	r3, r3, r2
 80087fc:	19db      	adds	r3, r3, r7
 80087fe:	2201      	movs	r2, #1
 8008800:	701a      	strb	r2, [r3, #0]
        break;
 8008802:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008806:	2b00      	cmp	r3, #0
 8008808:	d100      	bne.n	800880c <UART_SetConfig+0x228>
 800880a:	e147      	b.n	8008a9c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800880c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008810:	4b4d      	ldr	r3, [pc, #308]	; (8008948 <UART_SetConfig+0x364>)
 8008812:	0052      	lsls	r2, r2, #1
 8008814:	5ad3      	ldrh	r3, [r2, r3]
 8008816:	0019      	movs	r1, r3
 8008818:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800881a:	f7f7 fc91 	bl	8000140 <__udivsi3>
 800881e:	0003      	movs	r3, r0
 8008820:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008824:	685a      	ldr	r2, [r3, #4]
 8008826:	0013      	movs	r3, r2
 8008828:	005b      	lsls	r3, r3, #1
 800882a:	189b      	adds	r3, r3, r2
 800882c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800882e:	429a      	cmp	r2, r3
 8008830:	d305      	bcc.n	800883e <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008838:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883a:	429a      	cmp	r2, r3
 800883c:	d906      	bls.n	800884c <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800883e:	231a      	movs	r3, #26
 8008840:	2220      	movs	r2, #32
 8008842:	189b      	adds	r3, r3, r2
 8008844:	19db      	adds	r3, r3, r7
 8008846:	2201      	movs	r2, #1
 8008848:	701a      	strb	r2, [r3, #0]
 800884a:	e127      	b.n	8008a9c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800884c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884e:	61bb      	str	r3, [r7, #24]
 8008850:	2300      	movs	r3, #0
 8008852:	61fb      	str	r3, [r7, #28]
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008858:	4b3b      	ldr	r3, [pc, #236]	; (8008948 <UART_SetConfig+0x364>)
 800885a:	0052      	lsls	r2, r2, #1
 800885c:	5ad3      	ldrh	r3, [r2, r3]
 800885e:	613b      	str	r3, [r7, #16]
 8008860:	2300      	movs	r3, #0
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	69b8      	ldr	r0, [r7, #24]
 800886a:	69f9      	ldr	r1, [r7, #28]
 800886c:	f7f7 fe56 	bl	800051c <__aeabi_uldivmod>
 8008870:	0002      	movs	r2, r0
 8008872:	000b      	movs	r3, r1
 8008874:	0e11      	lsrs	r1, r2, #24
 8008876:	021d      	lsls	r5, r3, #8
 8008878:	430d      	orrs	r5, r1
 800887a:	0214      	lsls	r4, r2, #8
 800887c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	085b      	lsrs	r3, r3, #1
 8008882:	60bb      	str	r3, [r7, #8]
 8008884:	2300      	movs	r3, #0
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	68b8      	ldr	r0, [r7, #8]
 800888a:	68f9      	ldr	r1, [r7, #12]
 800888c:	1900      	adds	r0, r0, r4
 800888e:	4169      	adcs	r1, r5
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	603b      	str	r3, [r7, #0]
 8008896:	2300      	movs	r3, #0
 8008898:	607b      	str	r3, [r7, #4]
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f7f7 fe3d 	bl	800051c <__aeabi_uldivmod>
 80088a2:	0002      	movs	r2, r0
 80088a4:	000b      	movs	r3, r1
 80088a6:	0013      	movs	r3, r2
 80088a8:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80088aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088ac:	23c0      	movs	r3, #192	; 0xc0
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d309      	bcc.n	80088c8 <UART_SetConfig+0x2e4>
 80088b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088b6:	2380      	movs	r3, #128	; 0x80
 80088b8:	035b      	lsls	r3, r3, #13
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d204      	bcs.n	80088c8 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80088be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088c4:	60da      	str	r2, [r3, #12]
 80088c6:	e0e9      	b.n	8008a9c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80088c8:	231a      	movs	r3, #26
 80088ca:	2220      	movs	r2, #32
 80088cc:	189b      	adds	r3, r3, r2
 80088ce:	19db      	adds	r3, r3, r7
 80088d0:	2201      	movs	r2, #1
 80088d2:	701a      	strb	r2, [r3, #0]
 80088d4:	e0e2      	b.n	8008a9c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	69da      	ldr	r2, [r3, #28]
 80088da:	2380      	movs	r3, #128	; 0x80
 80088dc:	021b      	lsls	r3, r3, #8
 80088de:	429a      	cmp	r2, r3
 80088e0:	d000      	beq.n	80088e4 <UART_SetConfig+0x300>
 80088e2:	e083      	b.n	80089ec <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80088e4:	231b      	movs	r3, #27
 80088e6:	2220      	movs	r2, #32
 80088e8:	189b      	adds	r3, r3, r2
 80088ea:	19db      	adds	r3, r3, r7
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	2b08      	cmp	r3, #8
 80088f0:	d015      	beq.n	800891e <UART_SetConfig+0x33a>
 80088f2:	dc2b      	bgt.n	800894c <UART_SetConfig+0x368>
 80088f4:	2b04      	cmp	r3, #4
 80088f6:	d00d      	beq.n	8008914 <UART_SetConfig+0x330>
 80088f8:	dc28      	bgt.n	800894c <UART_SetConfig+0x368>
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d002      	beq.n	8008904 <UART_SetConfig+0x320>
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d005      	beq.n	800890e <UART_SetConfig+0x32a>
 8008902:	e023      	b.n	800894c <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008904:	f7fd fad4 	bl	8005eb0 <HAL_RCC_GetPCLK1Freq>
 8008908:	0003      	movs	r3, r0
 800890a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800890c:	e027      	b.n	800895e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800890e:	4b0d      	ldr	r3, [pc, #52]	; (8008944 <UART_SetConfig+0x360>)
 8008910:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008912:	e024      	b.n	800895e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008914:	f7fd fa40 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 8008918:	0003      	movs	r3, r0
 800891a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800891c:	e01f      	b.n	800895e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800891e:	2380      	movs	r3, #128	; 0x80
 8008920:	021b      	lsls	r3, r3, #8
 8008922:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008924:	e01b      	b.n	800895e <UART_SetConfig+0x37a>
 8008926:	46c0      	nop			; (mov r8, r8)
 8008928:	cfff69f3 	.word	0xcfff69f3
 800892c:	ffffcfff 	.word	0xffffcfff
 8008930:	40008000 	.word	0x40008000
 8008934:	11fff4ff 	.word	0x11fff4ff
 8008938:	40013800 	.word	0x40013800
 800893c:	40021000 	.word	0x40021000
 8008940:	40004400 	.word	0x40004400
 8008944:	00f42400 	.word	0x00f42400
 8008948:	0800bf4c 	.word	0x0800bf4c
      default:
        pclk = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008950:	231a      	movs	r3, #26
 8008952:	2220      	movs	r2, #32
 8008954:	189b      	adds	r3, r3, r2
 8008956:	19db      	adds	r3, r3, r7
 8008958:	2201      	movs	r2, #1
 800895a:	701a      	strb	r2, [r3, #0]
        break;
 800895c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800895e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008960:	2b00      	cmp	r3, #0
 8008962:	d100      	bne.n	8008966 <UART_SetConfig+0x382>
 8008964:	e09a      	b.n	8008a9c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008968:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800896a:	4b58      	ldr	r3, [pc, #352]	; (8008acc <UART_SetConfig+0x4e8>)
 800896c:	0052      	lsls	r2, r2, #1
 800896e:	5ad3      	ldrh	r3, [r2, r3]
 8008970:	0019      	movs	r1, r3
 8008972:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008974:	f7f7 fbe4 	bl	8000140 <__udivsi3>
 8008978:	0003      	movs	r3, r0
 800897a:	005a      	lsls	r2, r3, #1
 800897c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	085b      	lsrs	r3, r3, #1
 8008982:	18d2      	adds	r2, r2, r3
 8008984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	0019      	movs	r1, r3
 800898a:	0010      	movs	r0, r2
 800898c:	f7f7 fbd8 	bl	8000140 <__udivsi3>
 8008990:	0003      	movs	r3, r0
 8008992:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008996:	2b0f      	cmp	r3, #15
 8008998:	d921      	bls.n	80089de <UART_SetConfig+0x3fa>
 800899a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800899c:	2380      	movs	r3, #128	; 0x80
 800899e:	025b      	lsls	r3, r3, #9
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d21c      	bcs.n	80089de <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a6:	b29a      	uxth	r2, r3
 80089a8:	200e      	movs	r0, #14
 80089aa:	2420      	movs	r4, #32
 80089ac:	1903      	adds	r3, r0, r4
 80089ae:	19db      	adds	r3, r3, r7
 80089b0:	210f      	movs	r1, #15
 80089b2:	438a      	bics	r2, r1
 80089b4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b8:	085b      	lsrs	r3, r3, #1
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	2207      	movs	r2, #7
 80089be:	4013      	ands	r3, r2
 80089c0:	b299      	uxth	r1, r3
 80089c2:	1903      	adds	r3, r0, r4
 80089c4:	19db      	adds	r3, r3, r7
 80089c6:	1902      	adds	r2, r0, r4
 80089c8:	19d2      	adds	r2, r2, r7
 80089ca:	8812      	ldrh	r2, [r2, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	1902      	adds	r2, r0, r4
 80089d6:	19d2      	adds	r2, r2, r7
 80089d8:	8812      	ldrh	r2, [r2, #0]
 80089da:	60da      	str	r2, [r3, #12]
 80089dc:	e05e      	b.n	8008a9c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80089de:	231a      	movs	r3, #26
 80089e0:	2220      	movs	r2, #32
 80089e2:	189b      	adds	r3, r3, r2
 80089e4:	19db      	adds	r3, r3, r7
 80089e6:	2201      	movs	r2, #1
 80089e8:	701a      	strb	r2, [r3, #0]
 80089ea:	e057      	b.n	8008a9c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80089ec:	231b      	movs	r3, #27
 80089ee:	2220      	movs	r2, #32
 80089f0:	189b      	adds	r3, r3, r2
 80089f2:	19db      	adds	r3, r3, r7
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	2b08      	cmp	r3, #8
 80089f8:	d015      	beq.n	8008a26 <UART_SetConfig+0x442>
 80089fa:	dc18      	bgt.n	8008a2e <UART_SetConfig+0x44a>
 80089fc:	2b04      	cmp	r3, #4
 80089fe:	d00d      	beq.n	8008a1c <UART_SetConfig+0x438>
 8008a00:	dc15      	bgt.n	8008a2e <UART_SetConfig+0x44a>
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d002      	beq.n	8008a0c <UART_SetConfig+0x428>
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d005      	beq.n	8008a16 <UART_SetConfig+0x432>
 8008a0a:	e010      	b.n	8008a2e <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a0c:	f7fd fa50 	bl	8005eb0 <HAL_RCC_GetPCLK1Freq>
 8008a10:	0003      	movs	r3, r0
 8008a12:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a14:	e014      	b.n	8008a40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a16:	4b2e      	ldr	r3, [pc, #184]	; (8008ad0 <UART_SetConfig+0x4ec>)
 8008a18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a1a:	e011      	b.n	8008a40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a1c:	f7fd f9bc 	bl	8005d98 <HAL_RCC_GetSysClockFreq>
 8008a20:	0003      	movs	r3, r0
 8008a22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a24:	e00c      	b.n	8008a40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a26:	2380      	movs	r3, #128	; 0x80
 8008a28:	021b      	lsls	r3, r3, #8
 8008a2a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008a2c:	e008      	b.n	8008a40 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008a32:	231a      	movs	r3, #26
 8008a34:	2220      	movs	r2, #32
 8008a36:	189b      	adds	r3, r3, r2
 8008a38:	19db      	adds	r3, r3, r7
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	701a      	strb	r2, [r3, #0]
        break;
 8008a3e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d02a      	beq.n	8008a9c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a4a:	4b20      	ldr	r3, [pc, #128]	; (8008acc <UART_SetConfig+0x4e8>)
 8008a4c:	0052      	lsls	r2, r2, #1
 8008a4e:	5ad3      	ldrh	r3, [r2, r3]
 8008a50:	0019      	movs	r1, r3
 8008a52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008a54:	f7f7 fb74 	bl	8000140 <__udivsi3>
 8008a58:	0003      	movs	r3, r0
 8008a5a:	001a      	movs	r2, r3
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	085b      	lsrs	r3, r3, #1
 8008a62:	18d2      	adds	r2, r2, r3
 8008a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	0019      	movs	r1, r3
 8008a6a:	0010      	movs	r0, r2
 8008a6c:	f7f7 fb68 	bl	8000140 <__udivsi3>
 8008a70:	0003      	movs	r3, r0
 8008a72:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a76:	2b0f      	cmp	r3, #15
 8008a78:	d90a      	bls.n	8008a90 <UART_SetConfig+0x4ac>
 8008a7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a7c:	2380      	movs	r3, #128	; 0x80
 8008a7e:	025b      	lsls	r3, r3, #9
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d205      	bcs.n	8008a90 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a86:	b29a      	uxth	r2, r3
 8008a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	60da      	str	r2, [r3, #12]
 8008a8e:	e005      	b.n	8008a9c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8008a90:	231a      	movs	r3, #26
 8008a92:	2220      	movs	r2, #32
 8008a94:	189b      	adds	r3, r3, r2
 8008a96:	19db      	adds	r3, r3, r7
 8008a98:	2201      	movs	r2, #1
 8008a9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	226a      	movs	r2, #106	; 0x6a
 8008aa0:	2101      	movs	r1, #1
 8008aa2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa6:	2268      	movs	r2, #104	; 0x68
 8008aa8:	2101      	movs	r1, #1
 8008aaa:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aae:	2200      	movs	r2, #0
 8008ab0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008ab8:	231a      	movs	r3, #26
 8008aba:	2220      	movs	r2, #32
 8008abc:	189b      	adds	r3, r3, r2
 8008abe:	19db      	adds	r3, r3, r7
 8008ac0:	781b      	ldrb	r3, [r3, #0]
}
 8008ac2:	0018      	movs	r0, r3
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	b010      	add	sp, #64	; 0x40
 8008ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8008aca:	46c0      	nop			; (mov r8, r8)
 8008acc:	0800bf4c 	.word	0x0800bf4c
 8008ad0:	00f42400 	.word	0x00f42400

08008ad4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae0:	2208      	movs	r2, #8
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	d00b      	beq.n	8008afe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	4a4a      	ldr	r2, [pc, #296]	; (8008c18 <UART_AdvFeatureConfig+0x144>)
 8008aee:	4013      	ands	r3, r2
 8008af0:	0019      	movs	r1, r3
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b02:	2201      	movs	r2, #1
 8008b04:	4013      	ands	r3, r2
 8008b06:	d00b      	beq.n	8008b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	4a43      	ldr	r2, [pc, #268]	; (8008c1c <UART_AdvFeatureConfig+0x148>)
 8008b10:	4013      	ands	r3, r2
 8008b12:	0019      	movs	r1, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b24:	2202      	movs	r2, #2
 8008b26:	4013      	ands	r3, r2
 8008b28:	d00b      	beq.n	8008b42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	4a3b      	ldr	r2, [pc, #236]	; (8008c20 <UART_AdvFeatureConfig+0x14c>)
 8008b32:	4013      	ands	r3, r2
 8008b34:	0019      	movs	r1, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b46:	2204      	movs	r2, #4
 8008b48:	4013      	ands	r3, r2
 8008b4a:	d00b      	beq.n	8008b64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	4a34      	ldr	r2, [pc, #208]	; (8008c24 <UART_AdvFeatureConfig+0x150>)
 8008b54:	4013      	ands	r3, r2
 8008b56:	0019      	movs	r1, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	430a      	orrs	r2, r1
 8008b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b68:	2210      	movs	r2, #16
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	d00b      	beq.n	8008b86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	4a2c      	ldr	r2, [pc, #176]	; (8008c28 <UART_AdvFeatureConfig+0x154>)
 8008b76:	4013      	ands	r3, r2
 8008b78:	0019      	movs	r1, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	430a      	orrs	r2, r1
 8008b84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b8a:	2220      	movs	r2, #32
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	d00b      	beq.n	8008ba8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	4a25      	ldr	r2, [pc, #148]	; (8008c2c <UART_AdvFeatureConfig+0x158>)
 8008b98:	4013      	ands	r3, r2
 8008b9a:	0019      	movs	r1, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bac:	2240      	movs	r2, #64	; 0x40
 8008bae:	4013      	ands	r3, r2
 8008bb0:	d01d      	beq.n	8008bee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	4a1d      	ldr	r2, [pc, #116]	; (8008c30 <UART_AdvFeatureConfig+0x15c>)
 8008bba:	4013      	ands	r3, r2
 8008bbc:	0019      	movs	r1, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bce:	2380      	movs	r3, #128	; 0x80
 8008bd0:	035b      	lsls	r3, r3, #13
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d10b      	bne.n	8008bee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	4a15      	ldr	r2, [pc, #84]	; (8008c34 <UART_AdvFeatureConfig+0x160>)
 8008bde:	4013      	ands	r3, r2
 8008be0:	0019      	movs	r1, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf2:	2280      	movs	r2, #128	; 0x80
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	d00b      	beq.n	8008c10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	4a0e      	ldr	r2, [pc, #56]	; (8008c38 <UART_AdvFeatureConfig+0x164>)
 8008c00:	4013      	ands	r3, r2
 8008c02:	0019      	movs	r1, r3
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	430a      	orrs	r2, r1
 8008c0e:	605a      	str	r2, [r3, #4]
  }
}
 8008c10:	46c0      	nop			; (mov r8, r8)
 8008c12:	46bd      	mov	sp, r7
 8008c14:	b002      	add	sp, #8
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	ffff7fff 	.word	0xffff7fff
 8008c1c:	fffdffff 	.word	0xfffdffff
 8008c20:	fffeffff 	.word	0xfffeffff
 8008c24:	fffbffff 	.word	0xfffbffff
 8008c28:	ffffefff 	.word	0xffffefff
 8008c2c:	ffffdfff 	.word	0xffffdfff
 8008c30:	ffefffff 	.word	0xffefffff
 8008c34:	ff9fffff 	.word	0xff9fffff
 8008c38:	fff7ffff 	.word	0xfff7ffff

08008c3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b092      	sub	sp, #72	; 0x48
 8008c40:	af02      	add	r7, sp, #8
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2290      	movs	r2, #144	; 0x90
 8008c48:	2100      	movs	r1, #0
 8008c4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c4c:	f7fa ffe8 	bl	8003c20 <HAL_GetTick>
 8008c50:	0003      	movs	r3, r0
 8008c52:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2208      	movs	r2, #8
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	2b08      	cmp	r3, #8
 8008c60:	d12d      	bne.n	8008cbe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c64:	2280      	movs	r2, #128	; 0x80
 8008c66:	0391      	lsls	r1, r2, #14
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	4a47      	ldr	r2, [pc, #284]	; (8008d88 <UART_CheckIdleState+0x14c>)
 8008c6c:	9200      	str	r2, [sp, #0]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f000 f88e 	bl	8008d90 <UART_WaitOnFlagUntilTimeout>
 8008c74:	1e03      	subs	r3, r0, #0
 8008c76:	d022      	beq.n	8008cbe <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c78:	f3ef 8310 	mrs	r3, PRIMASK
 8008c7c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c80:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c82:	2301      	movs	r3, #1
 8008c84:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c88:	f383 8810 	msr	PRIMASK, r3
}
 8008c8c:	46c0      	nop			; (mov r8, r8)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2180      	movs	r1, #128	; 0x80
 8008c9a:	438a      	bics	r2, r1
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ca4:	f383 8810 	msr	PRIMASK, r3
}
 8008ca8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2288      	movs	r2, #136	; 0x88
 8008cae:	2120      	movs	r1, #32
 8008cb0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2284      	movs	r2, #132	; 0x84
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e060      	b.n	8008d80 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2204      	movs	r2, #4
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	2b04      	cmp	r3, #4
 8008cca:	d146      	bne.n	8008d5a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cce:	2280      	movs	r2, #128	; 0x80
 8008cd0:	03d1      	lsls	r1, r2, #15
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	4a2c      	ldr	r2, [pc, #176]	; (8008d88 <UART_CheckIdleState+0x14c>)
 8008cd6:	9200      	str	r2, [sp, #0]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f000 f859 	bl	8008d90 <UART_WaitOnFlagUntilTimeout>
 8008cde:	1e03      	subs	r3, r0, #0
 8008ce0:	d03b      	beq.n	8008d5a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ce2:	f3ef 8310 	mrs	r3, PRIMASK
 8008ce6:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cea:	637b      	str	r3, [r7, #52]	; 0x34
 8008cec:	2301      	movs	r3, #1
 8008cee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f383 8810 	msr	PRIMASK, r3
}
 8008cf6:	46c0      	nop			; (mov r8, r8)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4922      	ldr	r1, [pc, #136]	; (8008d8c <UART_CheckIdleState+0x150>)
 8008d04:	400a      	ands	r2, r1
 8008d06:	601a      	str	r2, [r3, #0]
 8008d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	f383 8810 	msr	PRIMASK, r3
}
 8008d12:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d14:	f3ef 8310 	mrs	r3, PRIMASK
 8008d18:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d1a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8008d1e:	2301      	movs	r3, #1
 8008d20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	f383 8810 	msr	PRIMASK, r3
}
 8008d28:	46c0      	nop			; (mov r8, r8)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	689a      	ldr	r2, [r3, #8]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2101      	movs	r1, #1
 8008d36:	438a      	bics	r2, r1
 8008d38:	609a      	str	r2, [r3, #8]
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d3e:	6a3b      	ldr	r3, [r7, #32]
 8008d40:	f383 8810 	msr	PRIMASK, r3
}
 8008d44:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	228c      	movs	r2, #140	; 0x8c
 8008d4a:	2120      	movs	r1, #32
 8008d4c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2284      	movs	r2, #132	; 0x84
 8008d52:	2100      	movs	r1, #0
 8008d54:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e012      	b.n	8008d80 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2288      	movs	r2, #136	; 0x88
 8008d5e:	2120      	movs	r1, #32
 8008d60:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	228c      	movs	r2, #140	; 0x8c
 8008d66:	2120      	movs	r1, #32
 8008d68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2284      	movs	r2, #132	; 0x84
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	0018      	movs	r0, r3
 8008d82:	46bd      	mov	sp, r7
 8008d84:	b010      	add	sp, #64	; 0x40
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	01ffffff 	.word	0x01ffffff
 8008d8c:	fffffedf 	.word	0xfffffedf

08008d90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	603b      	str	r3, [r7, #0]
 8008d9c:	1dfb      	adds	r3, r7, #7
 8008d9e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008da0:	e051      	b.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008da2:	69bb      	ldr	r3, [r7, #24]
 8008da4:	3301      	adds	r3, #1
 8008da6:	d04e      	beq.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008da8:	f7fa ff3a 	bl	8003c20 <HAL_GetTick>
 8008dac:	0002      	movs	r2, r0
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	69ba      	ldr	r2, [r7, #24]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d302      	bcc.n	8008dbe <UART_WaitOnFlagUntilTimeout+0x2e>
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d101      	bne.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e051      	b.n	8008e66 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2204      	movs	r2, #4
 8008dca:	4013      	ands	r3, r2
 8008dcc:	d03b      	beq.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b80      	cmp	r3, #128	; 0x80
 8008dd2:	d038      	beq.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	2b40      	cmp	r3, #64	; 0x40
 8008dd8:	d035      	beq.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	2208      	movs	r2, #8
 8008de2:	4013      	ands	r3, r2
 8008de4:	2b08      	cmp	r3, #8
 8008de6:	d111      	bne.n	8008e0c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2208      	movs	r2, #8
 8008dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	0018      	movs	r0, r3
 8008df4:	f000 f83c 	bl	8008e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2290      	movs	r2, #144	; 0x90
 8008dfc:	2108      	movs	r1, #8
 8008dfe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2284      	movs	r2, #132	; 0x84
 8008e04:	2100      	movs	r1, #0
 8008e06:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e02c      	b.n	8008e66 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	69da      	ldr	r2, [r3, #28]
 8008e12:	2380      	movs	r3, #128	; 0x80
 8008e14:	011b      	lsls	r3, r3, #4
 8008e16:	401a      	ands	r2, r3
 8008e18:	2380      	movs	r3, #128	; 0x80
 8008e1a:	011b      	lsls	r3, r3, #4
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d112      	bne.n	8008e46 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2280      	movs	r2, #128	; 0x80
 8008e26:	0112      	lsls	r2, r2, #4
 8008e28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	0018      	movs	r0, r3
 8008e2e:	f000 f81f 	bl	8008e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2290      	movs	r2, #144	; 0x90
 8008e36:	2120      	movs	r1, #32
 8008e38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2284      	movs	r2, #132	; 0x84
 8008e3e:	2100      	movs	r1, #0
 8008e40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	e00f      	b.n	8008e66 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	425a      	negs	r2, r3
 8008e56:	4153      	adcs	r3, r2
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	001a      	movs	r2, r3
 8008e5c:	1dfb      	adds	r3, r7, #7
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d09e      	beq.n	8008da2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	0018      	movs	r0, r3
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	b004      	add	sp, #16
 8008e6c:	bd80      	pop	{r7, pc}
	...

08008e70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b08e      	sub	sp, #56	; 0x38
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e78:	f3ef 8310 	mrs	r3, PRIMASK
 8008e7c:	617b      	str	r3, [r7, #20]
  return(result);
 8008e7e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e80:	637b      	str	r3, [r7, #52]	; 0x34
 8008e82:	2301      	movs	r3, #1
 8008e84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	f383 8810 	msr	PRIMASK, r3
}
 8008e8c:	46c0      	nop			; (mov r8, r8)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4926      	ldr	r1, [pc, #152]	; (8008f34 <UART_EndRxTransfer+0xc4>)
 8008e9a:	400a      	ands	r2, r1
 8008e9c:	601a      	str	r2, [r3, #0]
 8008e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ea0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	f383 8810 	msr	PRIMASK, r3
}
 8008ea8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8008eae:	623b      	str	r3, [r7, #32]
  return(result);
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008eb2:	633b      	str	r3, [r7, #48]	; 0x30
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eba:	f383 8810 	msr	PRIMASK, r3
}
 8008ebe:	46c0      	nop			; (mov r8, r8)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	689a      	ldr	r2, [r3, #8]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	491b      	ldr	r1, [pc, #108]	; (8008f38 <UART_EndRxTransfer+0xc8>)
 8008ecc:	400a      	ands	r2, r1
 8008ece:	609a      	str	r2, [r3, #8]
 8008ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed6:	f383 8810 	msr	PRIMASK, r3
}
 8008eda:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d118      	bne.n	8008f16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ee8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008eea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008eee:	2301      	movs	r3, #1
 8008ef0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f383 8810 	msr	PRIMASK, r3
}
 8008ef8:	46c0      	nop			; (mov r8, r8)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2110      	movs	r1, #16
 8008f06:	438a      	bics	r2, r1
 8008f08:	601a      	str	r2, [r3, #0]
 8008f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f383 8810 	msr	PRIMASK, r3
}
 8008f14:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	228c      	movs	r2, #140	; 0x8c
 8008f1a:	2120      	movs	r1, #32
 8008f1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008f2a:	46c0      	nop			; (mov r8, r8)
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	b00e      	add	sp, #56	; 0x38
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	46c0      	nop			; (mov r8, r8)
 8008f34:	fffffedf 	.word	0xfffffedf
 8008f38:	effffffe 	.word	0xeffffffe

08008f3c <__cvt>:
 8008f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f3e:	001e      	movs	r6, r3
 8008f40:	2300      	movs	r3, #0
 8008f42:	0014      	movs	r4, r2
 8008f44:	b08b      	sub	sp, #44	; 0x2c
 8008f46:	429e      	cmp	r6, r3
 8008f48:	da04      	bge.n	8008f54 <__cvt+0x18>
 8008f4a:	2180      	movs	r1, #128	; 0x80
 8008f4c:	0609      	lsls	r1, r1, #24
 8008f4e:	1873      	adds	r3, r6, r1
 8008f50:	001e      	movs	r6, r3
 8008f52:	232d      	movs	r3, #45	; 0x2d
 8008f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f56:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008f58:	7013      	strb	r3, [r2, #0]
 8008f5a:	2320      	movs	r3, #32
 8008f5c:	2203      	movs	r2, #3
 8008f5e:	439f      	bics	r7, r3
 8008f60:	2f46      	cmp	r7, #70	; 0x46
 8008f62:	d007      	beq.n	8008f74 <__cvt+0x38>
 8008f64:	003b      	movs	r3, r7
 8008f66:	3b45      	subs	r3, #69	; 0x45
 8008f68:	4259      	negs	r1, r3
 8008f6a:	414b      	adcs	r3, r1
 8008f6c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008f6e:	3a01      	subs	r2, #1
 8008f70:	18cb      	adds	r3, r1, r3
 8008f72:	9310      	str	r3, [sp, #64]	; 0x40
 8008f74:	ab09      	add	r3, sp, #36	; 0x24
 8008f76:	9304      	str	r3, [sp, #16]
 8008f78:	ab08      	add	r3, sp, #32
 8008f7a:	9303      	str	r3, [sp, #12]
 8008f7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f7e:	9200      	str	r2, [sp, #0]
 8008f80:	9302      	str	r3, [sp, #8]
 8008f82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f84:	0022      	movs	r2, r4
 8008f86:	9301      	str	r3, [sp, #4]
 8008f88:	0033      	movs	r3, r6
 8008f8a:	f000 fea7 	bl	8009cdc <_dtoa_r>
 8008f8e:	0005      	movs	r5, r0
 8008f90:	2f47      	cmp	r7, #71	; 0x47
 8008f92:	d102      	bne.n	8008f9a <__cvt+0x5e>
 8008f94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f96:	07db      	lsls	r3, r3, #31
 8008f98:	d528      	bpl.n	8008fec <__cvt+0xb0>
 8008f9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f9c:	18eb      	adds	r3, r5, r3
 8008f9e:	9307      	str	r3, [sp, #28]
 8008fa0:	2f46      	cmp	r7, #70	; 0x46
 8008fa2:	d114      	bne.n	8008fce <__cvt+0x92>
 8008fa4:	782b      	ldrb	r3, [r5, #0]
 8008fa6:	2b30      	cmp	r3, #48	; 0x30
 8008fa8:	d10c      	bne.n	8008fc4 <__cvt+0x88>
 8008faa:	2200      	movs	r2, #0
 8008fac:	2300      	movs	r3, #0
 8008fae:	0020      	movs	r0, r4
 8008fb0:	0031      	movs	r1, r6
 8008fb2:	f7f7 fa4b 	bl	800044c <__aeabi_dcmpeq>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d104      	bne.n	8008fc4 <__cvt+0x88>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008fbe:	1a9b      	subs	r3, r3, r2
 8008fc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008fc2:	6013      	str	r3, [r2, #0]
 8008fc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fc6:	9a07      	ldr	r2, [sp, #28]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	18d3      	adds	r3, r2, r3
 8008fcc:	9307      	str	r3, [sp, #28]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	0020      	movs	r0, r4
 8008fd4:	0031      	movs	r1, r6
 8008fd6:	f7f7 fa39 	bl	800044c <__aeabi_dcmpeq>
 8008fda:	2800      	cmp	r0, #0
 8008fdc:	d001      	beq.n	8008fe2 <__cvt+0xa6>
 8008fde:	9b07      	ldr	r3, [sp, #28]
 8008fe0:	9309      	str	r3, [sp, #36]	; 0x24
 8008fe2:	2230      	movs	r2, #48	; 0x30
 8008fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe6:	9907      	ldr	r1, [sp, #28]
 8008fe8:	428b      	cmp	r3, r1
 8008fea:	d306      	bcc.n	8008ffa <__cvt+0xbe>
 8008fec:	0028      	movs	r0, r5
 8008fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ff0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ff2:	1b5b      	subs	r3, r3, r5
 8008ff4:	6013      	str	r3, [r2, #0]
 8008ff6:	b00b      	add	sp, #44	; 0x2c
 8008ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ffa:	1c59      	adds	r1, r3, #1
 8008ffc:	9109      	str	r1, [sp, #36]	; 0x24
 8008ffe:	701a      	strb	r2, [r3, #0]
 8009000:	e7f0      	b.n	8008fe4 <__cvt+0xa8>

08009002 <__exponent>:
 8009002:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009004:	1c83      	adds	r3, r0, #2
 8009006:	b087      	sub	sp, #28
 8009008:	9303      	str	r3, [sp, #12]
 800900a:	0005      	movs	r5, r0
 800900c:	000c      	movs	r4, r1
 800900e:	232b      	movs	r3, #43	; 0x2b
 8009010:	7002      	strb	r2, [r0, #0]
 8009012:	2900      	cmp	r1, #0
 8009014:	da01      	bge.n	800901a <__exponent+0x18>
 8009016:	424c      	negs	r4, r1
 8009018:	3302      	adds	r3, #2
 800901a:	706b      	strb	r3, [r5, #1]
 800901c:	2c09      	cmp	r4, #9
 800901e:	dd2f      	ble.n	8009080 <__exponent+0x7e>
 8009020:	270a      	movs	r7, #10
 8009022:	ab04      	add	r3, sp, #16
 8009024:	1dde      	adds	r6, r3, #7
 8009026:	0020      	movs	r0, r4
 8009028:	0039      	movs	r1, r7
 800902a:	9601      	str	r6, [sp, #4]
 800902c:	f7f7 f9f8 	bl	8000420 <__aeabi_idivmod>
 8009030:	3e01      	subs	r6, #1
 8009032:	3130      	adds	r1, #48	; 0x30
 8009034:	0020      	movs	r0, r4
 8009036:	7031      	strb	r1, [r6, #0]
 8009038:	0039      	movs	r1, r7
 800903a:	9402      	str	r4, [sp, #8]
 800903c:	f7f7 f90a 	bl	8000254 <__divsi3>
 8009040:	9b02      	ldr	r3, [sp, #8]
 8009042:	0004      	movs	r4, r0
 8009044:	2b63      	cmp	r3, #99	; 0x63
 8009046:	dcee      	bgt.n	8009026 <__exponent+0x24>
 8009048:	9b01      	ldr	r3, [sp, #4]
 800904a:	3430      	adds	r4, #48	; 0x30
 800904c:	1e9a      	subs	r2, r3, #2
 800904e:	0013      	movs	r3, r2
 8009050:	9903      	ldr	r1, [sp, #12]
 8009052:	7014      	strb	r4, [r2, #0]
 8009054:	a804      	add	r0, sp, #16
 8009056:	3007      	adds	r0, #7
 8009058:	4298      	cmp	r0, r3
 800905a:	d80c      	bhi.n	8009076 <__exponent+0x74>
 800905c:	2300      	movs	r3, #0
 800905e:	4282      	cmp	r2, r0
 8009060:	d804      	bhi.n	800906c <__exponent+0x6a>
 8009062:	aa04      	add	r2, sp, #16
 8009064:	3309      	adds	r3, #9
 8009066:	189b      	adds	r3, r3, r2
 8009068:	9a01      	ldr	r2, [sp, #4]
 800906a:	1a9b      	subs	r3, r3, r2
 800906c:	9a03      	ldr	r2, [sp, #12]
 800906e:	18d3      	adds	r3, r2, r3
 8009070:	1b58      	subs	r0, r3, r5
 8009072:	b007      	add	sp, #28
 8009074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009076:	7818      	ldrb	r0, [r3, #0]
 8009078:	3301      	adds	r3, #1
 800907a:	7008      	strb	r0, [r1, #0]
 800907c:	3101      	adds	r1, #1
 800907e:	e7e9      	b.n	8009054 <__exponent+0x52>
 8009080:	2330      	movs	r3, #48	; 0x30
 8009082:	3430      	adds	r4, #48	; 0x30
 8009084:	70ab      	strb	r3, [r5, #2]
 8009086:	70ec      	strb	r4, [r5, #3]
 8009088:	1d2b      	adds	r3, r5, #4
 800908a:	e7f1      	b.n	8009070 <__exponent+0x6e>

0800908c <_printf_float>:
 800908c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800908e:	b095      	sub	sp, #84	; 0x54
 8009090:	000c      	movs	r4, r1
 8009092:	9208      	str	r2, [sp, #32]
 8009094:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009096:	9309      	str	r3, [sp, #36]	; 0x24
 8009098:	0007      	movs	r7, r0
 800909a:	f000 fd05 	bl	8009aa8 <_localeconv_r>
 800909e:	6803      	ldr	r3, [r0, #0]
 80090a0:	0018      	movs	r0, r3
 80090a2:	930c      	str	r3, [sp, #48]	; 0x30
 80090a4:	f7f7 f830 	bl	8000108 <strlen>
 80090a8:	2300      	movs	r3, #0
 80090aa:	9312      	str	r3, [sp, #72]	; 0x48
 80090ac:	7e23      	ldrb	r3, [r4, #24]
 80090ae:	2207      	movs	r2, #7
 80090b0:	930a      	str	r3, [sp, #40]	; 0x28
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	900d      	str	r0, [sp, #52]	; 0x34
 80090b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80090b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090ba:	682b      	ldr	r3, [r5, #0]
 80090bc:	05c9      	lsls	r1, r1, #23
 80090be:	d547      	bpl.n	8009150 <_printf_float+0xc4>
 80090c0:	189b      	adds	r3, r3, r2
 80090c2:	4393      	bics	r3, r2
 80090c4:	001a      	movs	r2, r3
 80090c6:	3208      	adds	r2, #8
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	681e      	ldr	r6, [r3, #0]
 80090cc:	685d      	ldr	r5, [r3, #4]
 80090ce:	0032      	movs	r2, r6
 80090d0:	002b      	movs	r3, r5
 80090d2:	64a2      	str	r2, [r4, #72]	; 0x48
 80090d4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80090d6:	2201      	movs	r2, #1
 80090d8:	006b      	lsls	r3, r5, #1
 80090da:	085b      	lsrs	r3, r3, #1
 80090dc:	930e      	str	r3, [sp, #56]	; 0x38
 80090de:	0030      	movs	r0, r6
 80090e0:	4bab      	ldr	r3, [pc, #684]	; (8009390 <_printf_float+0x304>)
 80090e2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80090e4:	4252      	negs	r2, r2
 80090e6:	f7f9 fab5 	bl	8002654 <__aeabi_dcmpun>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d132      	bne.n	8009154 <_printf_float+0xc8>
 80090ee:	2201      	movs	r2, #1
 80090f0:	0030      	movs	r0, r6
 80090f2:	4ba7      	ldr	r3, [pc, #668]	; (8009390 <_printf_float+0x304>)
 80090f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80090f6:	4252      	negs	r2, r2
 80090f8:	f7f7 f9b8 	bl	800046c <__aeabi_dcmple>
 80090fc:	2800      	cmp	r0, #0
 80090fe:	d129      	bne.n	8009154 <_printf_float+0xc8>
 8009100:	2200      	movs	r2, #0
 8009102:	2300      	movs	r3, #0
 8009104:	0030      	movs	r0, r6
 8009106:	0029      	movs	r1, r5
 8009108:	f7f7 f9a6 	bl	8000458 <__aeabi_dcmplt>
 800910c:	2800      	cmp	r0, #0
 800910e:	d003      	beq.n	8009118 <_printf_float+0x8c>
 8009110:	0023      	movs	r3, r4
 8009112:	222d      	movs	r2, #45	; 0x2d
 8009114:	3343      	adds	r3, #67	; 0x43
 8009116:	701a      	strb	r2, [r3, #0]
 8009118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800911a:	4d9e      	ldr	r5, [pc, #632]	; (8009394 <_printf_float+0x308>)
 800911c:	2b47      	cmp	r3, #71	; 0x47
 800911e:	d900      	bls.n	8009122 <_printf_float+0x96>
 8009120:	4d9d      	ldr	r5, [pc, #628]	; (8009398 <_printf_float+0x30c>)
 8009122:	2303      	movs	r3, #3
 8009124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009126:	6123      	str	r3, [r4, #16]
 8009128:	3301      	adds	r3, #1
 800912a:	439a      	bics	r2, r3
 800912c:	2300      	movs	r3, #0
 800912e:	6022      	str	r2, [r4, #0]
 8009130:	930b      	str	r3, [sp, #44]	; 0x2c
 8009132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009134:	0021      	movs	r1, r4
 8009136:	9300      	str	r3, [sp, #0]
 8009138:	0038      	movs	r0, r7
 800913a:	9b08      	ldr	r3, [sp, #32]
 800913c:	aa13      	add	r2, sp, #76	; 0x4c
 800913e:	f000 f9fb 	bl	8009538 <_printf_common>
 8009142:	3001      	adds	r0, #1
 8009144:	d000      	beq.n	8009148 <_printf_float+0xbc>
 8009146:	e0a3      	b.n	8009290 <_printf_float+0x204>
 8009148:	2001      	movs	r0, #1
 800914a:	4240      	negs	r0, r0
 800914c:	b015      	add	sp, #84	; 0x54
 800914e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009150:	3307      	adds	r3, #7
 8009152:	e7b6      	b.n	80090c2 <_printf_float+0x36>
 8009154:	0032      	movs	r2, r6
 8009156:	002b      	movs	r3, r5
 8009158:	0030      	movs	r0, r6
 800915a:	0029      	movs	r1, r5
 800915c:	f7f9 fa7a 	bl	8002654 <__aeabi_dcmpun>
 8009160:	2800      	cmp	r0, #0
 8009162:	d00b      	beq.n	800917c <_printf_float+0xf0>
 8009164:	2d00      	cmp	r5, #0
 8009166:	da03      	bge.n	8009170 <_printf_float+0xe4>
 8009168:	0023      	movs	r3, r4
 800916a:	222d      	movs	r2, #45	; 0x2d
 800916c:	3343      	adds	r3, #67	; 0x43
 800916e:	701a      	strb	r2, [r3, #0]
 8009170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009172:	4d8a      	ldr	r5, [pc, #552]	; (800939c <_printf_float+0x310>)
 8009174:	2b47      	cmp	r3, #71	; 0x47
 8009176:	d9d4      	bls.n	8009122 <_printf_float+0x96>
 8009178:	4d89      	ldr	r5, [pc, #548]	; (80093a0 <_printf_float+0x314>)
 800917a:	e7d2      	b.n	8009122 <_printf_float+0x96>
 800917c:	2220      	movs	r2, #32
 800917e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009180:	6863      	ldr	r3, [r4, #4]
 8009182:	4391      	bics	r1, r2
 8009184:	910e      	str	r1, [sp, #56]	; 0x38
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	d14a      	bne.n	8009220 <_printf_float+0x194>
 800918a:	3307      	adds	r3, #7
 800918c:	6063      	str	r3, [r4, #4]
 800918e:	2380      	movs	r3, #128	; 0x80
 8009190:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4313      	orrs	r3, r2
 8009196:	2200      	movs	r2, #0
 8009198:	9206      	str	r2, [sp, #24]
 800919a:	aa12      	add	r2, sp, #72	; 0x48
 800919c:	9205      	str	r2, [sp, #20]
 800919e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091a0:	6023      	str	r3, [r4, #0]
 80091a2:	9204      	str	r2, [sp, #16]
 80091a4:	aa11      	add	r2, sp, #68	; 0x44
 80091a6:	9203      	str	r2, [sp, #12]
 80091a8:	2223      	movs	r2, #35	; 0x23
 80091aa:	a908      	add	r1, sp, #32
 80091ac:	9301      	str	r3, [sp, #4]
 80091ae:	6863      	ldr	r3, [r4, #4]
 80091b0:	1852      	adds	r2, r2, r1
 80091b2:	9202      	str	r2, [sp, #8]
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	0032      	movs	r2, r6
 80091b8:	002b      	movs	r3, r5
 80091ba:	0038      	movs	r0, r7
 80091bc:	f7ff febe 	bl	8008f3c <__cvt>
 80091c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091c2:	0005      	movs	r5, r0
 80091c4:	2b47      	cmp	r3, #71	; 0x47
 80091c6:	d109      	bne.n	80091dc <_printf_float+0x150>
 80091c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091ca:	1cda      	adds	r2, r3, #3
 80091cc:	db02      	blt.n	80091d4 <_printf_float+0x148>
 80091ce:	6862      	ldr	r2, [r4, #4]
 80091d0:	4293      	cmp	r3, r2
 80091d2:	dd49      	ble.n	8009268 <_printf_float+0x1dc>
 80091d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091d6:	3b02      	subs	r3, #2
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	930a      	str	r3, [sp, #40]	; 0x28
 80091dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80091e0:	2b65      	cmp	r3, #101	; 0x65
 80091e2:	d824      	bhi.n	800922e <_printf_float+0x1a2>
 80091e4:	0020      	movs	r0, r4
 80091e6:	001a      	movs	r2, r3
 80091e8:	3901      	subs	r1, #1
 80091ea:	3050      	adds	r0, #80	; 0x50
 80091ec:	9111      	str	r1, [sp, #68]	; 0x44
 80091ee:	f7ff ff08 	bl	8009002 <__exponent>
 80091f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80091f6:	1813      	adds	r3, r2, r0
 80091f8:	6123      	str	r3, [r4, #16]
 80091fa:	2a01      	cmp	r2, #1
 80091fc:	dc02      	bgt.n	8009204 <_printf_float+0x178>
 80091fe:	6822      	ldr	r2, [r4, #0]
 8009200:	07d2      	lsls	r2, r2, #31
 8009202:	d501      	bpl.n	8009208 <_printf_float+0x17c>
 8009204:	3301      	adds	r3, #1
 8009206:	6123      	str	r3, [r4, #16]
 8009208:	2323      	movs	r3, #35	; 0x23
 800920a:	aa08      	add	r2, sp, #32
 800920c:	189b      	adds	r3, r3, r2
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d100      	bne.n	8009216 <_printf_float+0x18a>
 8009214:	e78d      	b.n	8009132 <_printf_float+0xa6>
 8009216:	0023      	movs	r3, r4
 8009218:	222d      	movs	r2, #45	; 0x2d
 800921a:	3343      	adds	r3, #67	; 0x43
 800921c:	701a      	strb	r2, [r3, #0]
 800921e:	e788      	b.n	8009132 <_printf_float+0xa6>
 8009220:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009222:	2a47      	cmp	r2, #71	; 0x47
 8009224:	d1b3      	bne.n	800918e <_printf_float+0x102>
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1b1      	bne.n	800918e <_printf_float+0x102>
 800922a:	3301      	adds	r3, #1
 800922c:	e7ae      	b.n	800918c <_printf_float+0x100>
 800922e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009230:	2b66      	cmp	r3, #102	; 0x66
 8009232:	d11b      	bne.n	800926c <_printf_float+0x1e0>
 8009234:	6863      	ldr	r3, [r4, #4]
 8009236:	2900      	cmp	r1, #0
 8009238:	dd09      	ble.n	800924e <_printf_float+0x1c2>
 800923a:	6121      	str	r1, [r4, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d102      	bne.n	8009246 <_printf_float+0x1ba>
 8009240:	6822      	ldr	r2, [r4, #0]
 8009242:	07d2      	lsls	r2, r2, #31
 8009244:	d50b      	bpl.n	800925e <_printf_float+0x1d2>
 8009246:	3301      	adds	r3, #1
 8009248:	185b      	adds	r3, r3, r1
 800924a:	6123      	str	r3, [r4, #16]
 800924c:	e007      	b.n	800925e <_printf_float+0x1d2>
 800924e:	2b00      	cmp	r3, #0
 8009250:	d103      	bne.n	800925a <_printf_float+0x1ce>
 8009252:	2201      	movs	r2, #1
 8009254:	6821      	ldr	r1, [r4, #0]
 8009256:	4211      	tst	r1, r2
 8009258:	d000      	beq.n	800925c <_printf_float+0x1d0>
 800925a:	1c9a      	adds	r2, r3, #2
 800925c:	6122      	str	r2, [r4, #16]
 800925e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009260:	65a3      	str	r3, [r4, #88]	; 0x58
 8009262:	2300      	movs	r3, #0
 8009264:	930b      	str	r3, [sp, #44]	; 0x2c
 8009266:	e7cf      	b.n	8009208 <_printf_float+0x17c>
 8009268:	2367      	movs	r3, #103	; 0x67
 800926a:	930a      	str	r3, [sp, #40]	; 0x28
 800926c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800926e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009270:	4299      	cmp	r1, r3
 8009272:	db06      	blt.n	8009282 <_printf_float+0x1f6>
 8009274:	6823      	ldr	r3, [r4, #0]
 8009276:	6121      	str	r1, [r4, #16]
 8009278:	07db      	lsls	r3, r3, #31
 800927a:	d5f0      	bpl.n	800925e <_printf_float+0x1d2>
 800927c:	3101      	adds	r1, #1
 800927e:	6121      	str	r1, [r4, #16]
 8009280:	e7ed      	b.n	800925e <_printf_float+0x1d2>
 8009282:	2201      	movs	r2, #1
 8009284:	2900      	cmp	r1, #0
 8009286:	dc01      	bgt.n	800928c <_printf_float+0x200>
 8009288:	1892      	adds	r2, r2, r2
 800928a:	1a52      	subs	r2, r2, r1
 800928c:	189b      	adds	r3, r3, r2
 800928e:	e7dc      	b.n	800924a <_printf_float+0x1be>
 8009290:	6822      	ldr	r2, [r4, #0]
 8009292:	0553      	lsls	r3, r2, #21
 8009294:	d408      	bmi.n	80092a8 <_printf_float+0x21c>
 8009296:	6923      	ldr	r3, [r4, #16]
 8009298:	002a      	movs	r2, r5
 800929a:	0038      	movs	r0, r7
 800929c:	9908      	ldr	r1, [sp, #32]
 800929e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80092a0:	47a8      	blx	r5
 80092a2:	3001      	adds	r0, #1
 80092a4:	d12a      	bne.n	80092fc <_printf_float+0x270>
 80092a6:	e74f      	b.n	8009148 <_printf_float+0xbc>
 80092a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092aa:	2b65      	cmp	r3, #101	; 0x65
 80092ac:	d800      	bhi.n	80092b0 <_printf_float+0x224>
 80092ae:	e0ec      	b.n	800948a <_printf_float+0x3fe>
 80092b0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80092b2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80092b4:	2200      	movs	r2, #0
 80092b6:	2300      	movs	r3, #0
 80092b8:	f7f7 f8c8 	bl	800044c <__aeabi_dcmpeq>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d034      	beq.n	800932a <_printf_float+0x29e>
 80092c0:	2301      	movs	r3, #1
 80092c2:	0038      	movs	r0, r7
 80092c4:	4a37      	ldr	r2, [pc, #220]	; (80093a4 <_printf_float+0x318>)
 80092c6:	9908      	ldr	r1, [sp, #32]
 80092c8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80092ca:	47a8      	blx	r5
 80092cc:	3001      	adds	r0, #1
 80092ce:	d100      	bne.n	80092d2 <_printf_float+0x246>
 80092d0:	e73a      	b.n	8009148 <_printf_float+0xbc>
 80092d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80092d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092d6:	429a      	cmp	r2, r3
 80092d8:	db02      	blt.n	80092e0 <_printf_float+0x254>
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	07db      	lsls	r3, r3, #31
 80092de:	d50d      	bpl.n	80092fc <_printf_float+0x270>
 80092e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80092e2:	0038      	movs	r0, r7
 80092e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092e8:	9908      	ldr	r1, [sp, #32]
 80092ea:	47a8      	blx	r5
 80092ec:	2500      	movs	r5, #0
 80092ee:	3001      	adds	r0, #1
 80092f0:	d100      	bne.n	80092f4 <_printf_float+0x268>
 80092f2:	e729      	b.n	8009148 <_printf_float+0xbc>
 80092f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092f6:	3b01      	subs	r3, #1
 80092f8:	42ab      	cmp	r3, r5
 80092fa:	dc0a      	bgt.n	8009312 <_printf_float+0x286>
 80092fc:	6823      	ldr	r3, [r4, #0]
 80092fe:	079b      	lsls	r3, r3, #30
 8009300:	d500      	bpl.n	8009304 <_printf_float+0x278>
 8009302:	e116      	b.n	8009532 <_printf_float+0x4a6>
 8009304:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009306:	68e0      	ldr	r0, [r4, #12]
 8009308:	4298      	cmp	r0, r3
 800930a:	db00      	blt.n	800930e <_printf_float+0x282>
 800930c:	e71e      	b.n	800914c <_printf_float+0xc0>
 800930e:	0018      	movs	r0, r3
 8009310:	e71c      	b.n	800914c <_printf_float+0xc0>
 8009312:	0022      	movs	r2, r4
 8009314:	2301      	movs	r3, #1
 8009316:	0038      	movs	r0, r7
 8009318:	9908      	ldr	r1, [sp, #32]
 800931a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800931c:	321a      	adds	r2, #26
 800931e:	47b0      	blx	r6
 8009320:	3001      	adds	r0, #1
 8009322:	d100      	bne.n	8009326 <_printf_float+0x29a>
 8009324:	e710      	b.n	8009148 <_printf_float+0xbc>
 8009326:	3501      	adds	r5, #1
 8009328:	e7e4      	b.n	80092f4 <_printf_float+0x268>
 800932a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800932c:	2b00      	cmp	r3, #0
 800932e:	dc3b      	bgt.n	80093a8 <_printf_float+0x31c>
 8009330:	2301      	movs	r3, #1
 8009332:	0038      	movs	r0, r7
 8009334:	4a1b      	ldr	r2, [pc, #108]	; (80093a4 <_printf_float+0x318>)
 8009336:	9908      	ldr	r1, [sp, #32]
 8009338:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800933a:	47b0      	blx	r6
 800933c:	3001      	adds	r0, #1
 800933e:	d100      	bne.n	8009342 <_printf_float+0x2b6>
 8009340:	e702      	b.n	8009148 <_printf_float+0xbc>
 8009342:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009346:	4313      	orrs	r3, r2
 8009348:	d102      	bne.n	8009350 <_printf_float+0x2c4>
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	07db      	lsls	r3, r3, #31
 800934e:	d5d5      	bpl.n	80092fc <_printf_float+0x270>
 8009350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009352:	0038      	movs	r0, r7
 8009354:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009356:	9908      	ldr	r1, [sp, #32]
 8009358:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800935a:	47b0      	blx	r6
 800935c:	2300      	movs	r3, #0
 800935e:	3001      	adds	r0, #1
 8009360:	d100      	bne.n	8009364 <_printf_float+0x2d8>
 8009362:	e6f1      	b.n	8009148 <_printf_float+0xbc>
 8009364:	930a      	str	r3, [sp, #40]	; 0x28
 8009366:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009368:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800936a:	425b      	negs	r3, r3
 800936c:	4293      	cmp	r3, r2
 800936e:	dc01      	bgt.n	8009374 <_printf_float+0x2e8>
 8009370:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009372:	e791      	b.n	8009298 <_printf_float+0x20c>
 8009374:	0022      	movs	r2, r4
 8009376:	2301      	movs	r3, #1
 8009378:	0038      	movs	r0, r7
 800937a:	9908      	ldr	r1, [sp, #32]
 800937c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800937e:	321a      	adds	r2, #26
 8009380:	47b0      	blx	r6
 8009382:	3001      	adds	r0, #1
 8009384:	d100      	bne.n	8009388 <_printf_float+0x2fc>
 8009386:	e6df      	b.n	8009148 <_printf_float+0xbc>
 8009388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800938a:	3301      	adds	r3, #1
 800938c:	e7ea      	b.n	8009364 <_printf_float+0x2d8>
 800938e:	46c0      	nop			; (mov r8, r8)
 8009390:	7fefffff 	.word	0x7fefffff
 8009394:	0800bf64 	.word	0x0800bf64
 8009398:	0800bf68 	.word	0x0800bf68
 800939c:	0800bf6c 	.word	0x0800bf6c
 80093a0:	0800bf70 	.word	0x0800bf70
 80093a4:	0800bf74 	.word	0x0800bf74
 80093a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093ac:	920a      	str	r2, [sp, #40]	; 0x28
 80093ae:	429a      	cmp	r2, r3
 80093b0:	dd00      	ble.n	80093b4 <_printf_float+0x328>
 80093b2:	930a      	str	r3, [sp, #40]	; 0x28
 80093b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	dc3d      	bgt.n	8009436 <_printf_float+0x3aa>
 80093ba:	2300      	movs	r3, #0
 80093bc:	930e      	str	r3, [sp, #56]	; 0x38
 80093be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093c0:	43db      	mvns	r3, r3
 80093c2:	17db      	asrs	r3, r3, #31
 80093c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80093c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80093cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093ce:	4013      	ands	r3, r2
 80093d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80093d2:	1ad3      	subs	r3, r2, r3
 80093d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093d6:	4293      	cmp	r3, r2
 80093d8:	dc36      	bgt.n	8009448 <_printf_float+0x3bc>
 80093da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093de:	429a      	cmp	r2, r3
 80093e0:	db40      	blt.n	8009464 <_printf_float+0x3d8>
 80093e2:	6823      	ldr	r3, [r4, #0]
 80093e4:	07db      	lsls	r3, r3, #31
 80093e6:	d43d      	bmi.n	8009464 <_printf_float+0x3d8>
 80093e8:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80093ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ee:	1af3      	subs	r3, r6, r3
 80093f0:	1ab6      	subs	r6, r6, r2
 80093f2:	429e      	cmp	r6, r3
 80093f4:	dd00      	ble.n	80093f8 <_printf_float+0x36c>
 80093f6:	001e      	movs	r6, r3
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	dc3c      	bgt.n	8009476 <_printf_float+0x3ea>
 80093fc:	2300      	movs	r3, #0
 80093fe:	930a      	str	r3, [sp, #40]	; 0x28
 8009400:	43f3      	mvns	r3, r6
 8009402:	17db      	asrs	r3, r3, #31
 8009404:	930b      	str	r3, [sp, #44]	; 0x2c
 8009406:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009408:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800940e:	4032      	ands	r2, r6
 8009410:	1a9b      	subs	r3, r3, r2
 8009412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009414:	4293      	cmp	r3, r2
 8009416:	dc00      	bgt.n	800941a <_printf_float+0x38e>
 8009418:	e770      	b.n	80092fc <_printf_float+0x270>
 800941a:	0022      	movs	r2, r4
 800941c:	2301      	movs	r3, #1
 800941e:	0038      	movs	r0, r7
 8009420:	9908      	ldr	r1, [sp, #32]
 8009422:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009424:	321a      	adds	r2, #26
 8009426:	47a8      	blx	r5
 8009428:	3001      	adds	r0, #1
 800942a:	d100      	bne.n	800942e <_printf_float+0x3a2>
 800942c:	e68c      	b.n	8009148 <_printf_float+0xbc>
 800942e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009430:	3301      	adds	r3, #1
 8009432:	930a      	str	r3, [sp, #40]	; 0x28
 8009434:	e7e7      	b.n	8009406 <_printf_float+0x37a>
 8009436:	002a      	movs	r2, r5
 8009438:	0038      	movs	r0, r7
 800943a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800943c:	9908      	ldr	r1, [sp, #32]
 800943e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009440:	47b0      	blx	r6
 8009442:	3001      	adds	r0, #1
 8009444:	d1b9      	bne.n	80093ba <_printf_float+0x32e>
 8009446:	e67f      	b.n	8009148 <_printf_float+0xbc>
 8009448:	0022      	movs	r2, r4
 800944a:	2301      	movs	r3, #1
 800944c:	0038      	movs	r0, r7
 800944e:	9908      	ldr	r1, [sp, #32]
 8009450:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009452:	321a      	adds	r2, #26
 8009454:	47b0      	blx	r6
 8009456:	3001      	adds	r0, #1
 8009458:	d100      	bne.n	800945c <_printf_float+0x3d0>
 800945a:	e675      	b.n	8009148 <_printf_float+0xbc>
 800945c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800945e:	3301      	adds	r3, #1
 8009460:	930e      	str	r3, [sp, #56]	; 0x38
 8009462:	e7b0      	b.n	80093c6 <_printf_float+0x33a>
 8009464:	0038      	movs	r0, r7
 8009466:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009468:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800946a:	9908      	ldr	r1, [sp, #32]
 800946c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800946e:	47b0      	blx	r6
 8009470:	3001      	adds	r0, #1
 8009472:	d1b9      	bne.n	80093e8 <_printf_float+0x35c>
 8009474:	e668      	b.n	8009148 <_printf_float+0xbc>
 8009476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009478:	0038      	movs	r0, r7
 800947a:	18ea      	adds	r2, r5, r3
 800947c:	9908      	ldr	r1, [sp, #32]
 800947e:	0033      	movs	r3, r6
 8009480:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009482:	47a8      	blx	r5
 8009484:	3001      	adds	r0, #1
 8009486:	d1b9      	bne.n	80093fc <_printf_float+0x370>
 8009488:	e65e      	b.n	8009148 <_printf_float+0xbc>
 800948a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800948c:	2b01      	cmp	r3, #1
 800948e:	dc02      	bgt.n	8009496 <_printf_float+0x40a>
 8009490:	2301      	movs	r3, #1
 8009492:	421a      	tst	r2, r3
 8009494:	d03a      	beq.n	800950c <_printf_float+0x480>
 8009496:	2301      	movs	r3, #1
 8009498:	002a      	movs	r2, r5
 800949a:	0038      	movs	r0, r7
 800949c:	9908      	ldr	r1, [sp, #32]
 800949e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80094a0:	47b0      	blx	r6
 80094a2:	3001      	adds	r0, #1
 80094a4:	d100      	bne.n	80094a8 <_printf_float+0x41c>
 80094a6:	e64f      	b.n	8009148 <_printf_float+0xbc>
 80094a8:	0038      	movs	r0, r7
 80094aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094ae:	9908      	ldr	r1, [sp, #32]
 80094b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80094b2:	47b0      	blx	r6
 80094b4:	3001      	adds	r0, #1
 80094b6:	d100      	bne.n	80094ba <_printf_float+0x42e>
 80094b8:	e646      	b.n	8009148 <_printf_float+0xbc>
 80094ba:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80094bc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80094be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094c0:	2200      	movs	r2, #0
 80094c2:	001e      	movs	r6, r3
 80094c4:	2300      	movs	r3, #0
 80094c6:	f7f6 ffc1 	bl	800044c <__aeabi_dcmpeq>
 80094ca:	2800      	cmp	r0, #0
 80094cc:	d11c      	bne.n	8009508 <_printf_float+0x47c>
 80094ce:	0033      	movs	r3, r6
 80094d0:	1c6a      	adds	r2, r5, #1
 80094d2:	3b01      	subs	r3, #1
 80094d4:	0038      	movs	r0, r7
 80094d6:	9908      	ldr	r1, [sp, #32]
 80094d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80094da:	47a8      	blx	r5
 80094dc:	3001      	adds	r0, #1
 80094de:	d10f      	bne.n	8009500 <_printf_float+0x474>
 80094e0:	e632      	b.n	8009148 <_printf_float+0xbc>
 80094e2:	0022      	movs	r2, r4
 80094e4:	2301      	movs	r3, #1
 80094e6:	0038      	movs	r0, r7
 80094e8:	9908      	ldr	r1, [sp, #32]
 80094ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80094ec:	321a      	adds	r2, #26
 80094ee:	47b0      	blx	r6
 80094f0:	3001      	adds	r0, #1
 80094f2:	d100      	bne.n	80094f6 <_printf_float+0x46a>
 80094f4:	e628      	b.n	8009148 <_printf_float+0xbc>
 80094f6:	3501      	adds	r5, #1
 80094f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094fa:	3b01      	subs	r3, #1
 80094fc:	42ab      	cmp	r3, r5
 80094fe:	dcf0      	bgt.n	80094e2 <_printf_float+0x456>
 8009500:	0022      	movs	r2, r4
 8009502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009504:	3250      	adds	r2, #80	; 0x50
 8009506:	e6c8      	b.n	800929a <_printf_float+0x20e>
 8009508:	2500      	movs	r5, #0
 800950a:	e7f5      	b.n	80094f8 <_printf_float+0x46c>
 800950c:	002a      	movs	r2, r5
 800950e:	e7e1      	b.n	80094d4 <_printf_float+0x448>
 8009510:	0022      	movs	r2, r4
 8009512:	2301      	movs	r3, #1
 8009514:	0038      	movs	r0, r7
 8009516:	9908      	ldr	r1, [sp, #32]
 8009518:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800951a:	3219      	adds	r2, #25
 800951c:	47b0      	blx	r6
 800951e:	3001      	adds	r0, #1
 8009520:	d100      	bne.n	8009524 <_printf_float+0x498>
 8009522:	e611      	b.n	8009148 <_printf_float+0xbc>
 8009524:	3501      	adds	r5, #1
 8009526:	68e3      	ldr	r3, [r4, #12]
 8009528:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800952a:	1a9b      	subs	r3, r3, r2
 800952c:	42ab      	cmp	r3, r5
 800952e:	dcef      	bgt.n	8009510 <_printf_float+0x484>
 8009530:	e6e8      	b.n	8009304 <_printf_float+0x278>
 8009532:	2500      	movs	r5, #0
 8009534:	e7f7      	b.n	8009526 <_printf_float+0x49a>
 8009536:	46c0      	nop			; (mov r8, r8)

08009538 <_printf_common>:
 8009538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800953a:	0016      	movs	r6, r2
 800953c:	9301      	str	r3, [sp, #4]
 800953e:	688a      	ldr	r2, [r1, #8]
 8009540:	690b      	ldr	r3, [r1, #16]
 8009542:	000c      	movs	r4, r1
 8009544:	9000      	str	r0, [sp, #0]
 8009546:	4293      	cmp	r3, r2
 8009548:	da00      	bge.n	800954c <_printf_common+0x14>
 800954a:	0013      	movs	r3, r2
 800954c:	0022      	movs	r2, r4
 800954e:	6033      	str	r3, [r6, #0]
 8009550:	3243      	adds	r2, #67	; 0x43
 8009552:	7812      	ldrb	r2, [r2, #0]
 8009554:	2a00      	cmp	r2, #0
 8009556:	d001      	beq.n	800955c <_printf_common+0x24>
 8009558:	3301      	adds	r3, #1
 800955a:	6033      	str	r3, [r6, #0]
 800955c:	6823      	ldr	r3, [r4, #0]
 800955e:	069b      	lsls	r3, r3, #26
 8009560:	d502      	bpl.n	8009568 <_printf_common+0x30>
 8009562:	6833      	ldr	r3, [r6, #0]
 8009564:	3302      	adds	r3, #2
 8009566:	6033      	str	r3, [r6, #0]
 8009568:	6822      	ldr	r2, [r4, #0]
 800956a:	2306      	movs	r3, #6
 800956c:	0015      	movs	r5, r2
 800956e:	401d      	ands	r5, r3
 8009570:	421a      	tst	r2, r3
 8009572:	d027      	beq.n	80095c4 <_printf_common+0x8c>
 8009574:	0023      	movs	r3, r4
 8009576:	3343      	adds	r3, #67	; 0x43
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	1e5a      	subs	r2, r3, #1
 800957c:	4193      	sbcs	r3, r2
 800957e:	6822      	ldr	r2, [r4, #0]
 8009580:	0692      	lsls	r2, r2, #26
 8009582:	d430      	bmi.n	80095e6 <_printf_common+0xae>
 8009584:	0022      	movs	r2, r4
 8009586:	9901      	ldr	r1, [sp, #4]
 8009588:	9800      	ldr	r0, [sp, #0]
 800958a:	9d08      	ldr	r5, [sp, #32]
 800958c:	3243      	adds	r2, #67	; 0x43
 800958e:	47a8      	blx	r5
 8009590:	3001      	adds	r0, #1
 8009592:	d025      	beq.n	80095e0 <_printf_common+0xa8>
 8009594:	2206      	movs	r2, #6
 8009596:	6823      	ldr	r3, [r4, #0]
 8009598:	2500      	movs	r5, #0
 800959a:	4013      	ands	r3, r2
 800959c:	2b04      	cmp	r3, #4
 800959e:	d105      	bne.n	80095ac <_printf_common+0x74>
 80095a0:	6833      	ldr	r3, [r6, #0]
 80095a2:	68e5      	ldr	r5, [r4, #12]
 80095a4:	1aed      	subs	r5, r5, r3
 80095a6:	43eb      	mvns	r3, r5
 80095a8:	17db      	asrs	r3, r3, #31
 80095aa:	401d      	ands	r5, r3
 80095ac:	68a3      	ldr	r3, [r4, #8]
 80095ae:	6922      	ldr	r2, [r4, #16]
 80095b0:	4293      	cmp	r3, r2
 80095b2:	dd01      	ble.n	80095b8 <_printf_common+0x80>
 80095b4:	1a9b      	subs	r3, r3, r2
 80095b6:	18ed      	adds	r5, r5, r3
 80095b8:	2600      	movs	r6, #0
 80095ba:	42b5      	cmp	r5, r6
 80095bc:	d120      	bne.n	8009600 <_printf_common+0xc8>
 80095be:	2000      	movs	r0, #0
 80095c0:	e010      	b.n	80095e4 <_printf_common+0xac>
 80095c2:	3501      	adds	r5, #1
 80095c4:	68e3      	ldr	r3, [r4, #12]
 80095c6:	6832      	ldr	r2, [r6, #0]
 80095c8:	1a9b      	subs	r3, r3, r2
 80095ca:	42ab      	cmp	r3, r5
 80095cc:	ddd2      	ble.n	8009574 <_printf_common+0x3c>
 80095ce:	0022      	movs	r2, r4
 80095d0:	2301      	movs	r3, #1
 80095d2:	9901      	ldr	r1, [sp, #4]
 80095d4:	9800      	ldr	r0, [sp, #0]
 80095d6:	9f08      	ldr	r7, [sp, #32]
 80095d8:	3219      	adds	r2, #25
 80095da:	47b8      	blx	r7
 80095dc:	3001      	adds	r0, #1
 80095de:	d1f0      	bne.n	80095c2 <_printf_common+0x8a>
 80095e0:	2001      	movs	r0, #1
 80095e2:	4240      	negs	r0, r0
 80095e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095e6:	2030      	movs	r0, #48	; 0x30
 80095e8:	18e1      	adds	r1, r4, r3
 80095ea:	3143      	adds	r1, #67	; 0x43
 80095ec:	7008      	strb	r0, [r1, #0]
 80095ee:	0021      	movs	r1, r4
 80095f0:	1c5a      	adds	r2, r3, #1
 80095f2:	3145      	adds	r1, #69	; 0x45
 80095f4:	7809      	ldrb	r1, [r1, #0]
 80095f6:	18a2      	adds	r2, r4, r2
 80095f8:	3243      	adds	r2, #67	; 0x43
 80095fa:	3302      	adds	r3, #2
 80095fc:	7011      	strb	r1, [r2, #0]
 80095fe:	e7c1      	b.n	8009584 <_printf_common+0x4c>
 8009600:	0022      	movs	r2, r4
 8009602:	2301      	movs	r3, #1
 8009604:	9901      	ldr	r1, [sp, #4]
 8009606:	9800      	ldr	r0, [sp, #0]
 8009608:	9f08      	ldr	r7, [sp, #32]
 800960a:	321a      	adds	r2, #26
 800960c:	47b8      	blx	r7
 800960e:	3001      	adds	r0, #1
 8009610:	d0e6      	beq.n	80095e0 <_printf_common+0xa8>
 8009612:	3601      	adds	r6, #1
 8009614:	e7d1      	b.n	80095ba <_printf_common+0x82>
	...

08009618 <_printf_i>:
 8009618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800961a:	b08b      	sub	sp, #44	; 0x2c
 800961c:	9206      	str	r2, [sp, #24]
 800961e:	000a      	movs	r2, r1
 8009620:	3243      	adds	r2, #67	; 0x43
 8009622:	9307      	str	r3, [sp, #28]
 8009624:	9005      	str	r0, [sp, #20]
 8009626:	9204      	str	r2, [sp, #16]
 8009628:	7e0a      	ldrb	r2, [r1, #24]
 800962a:	000c      	movs	r4, r1
 800962c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800962e:	2a78      	cmp	r2, #120	; 0x78
 8009630:	d809      	bhi.n	8009646 <_printf_i+0x2e>
 8009632:	2a62      	cmp	r2, #98	; 0x62
 8009634:	d80b      	bhi.n	800964e <_printf_i+0x36>
 8009636:	2a00      	cmp	r2, #0
 8009638:	d100      	bne.n	800963c <_printf_i+0x24>
 800963a:	e0be      	b.n	80097ba <_printf_i+0x1a2>
 800963c:	497c      	ldr	r1, [pc, #496]	; (8009830 <_printf_i+0x218>)
 800963e:	9103      	str	r1, [sp, #12]
 8009640:	2a58      	cmp	r2, #88	; 0x58
 8009642:	d100      	bne.n	8009646 <_printf_i+0x2e>
 8009644:	e093      	b.n	800976e <_printf_i+0x156>
 8009646:	0026      	movs	r6, r4
 8009648:	3642      	adds	r6, #66	; 0x42
 800964a:	7032      	strb	r2, [r6, #0]
 800964c:	e022      	b.n	8009694 <_printf_i+0x7c>
 800964e:	0010      	movs	r0, r2
 8009650:	3863      	subs	r0, #99	; 0x63
 8009652:	2815      	cmp	r0, #21
 8009654:	d8f7      	bhi.n	8009646 <_printf_i+0x2e>
 8009656:	f7f6 fd69 	bl	800012c <__gnu_thumb1_case_shi>
 800965a:	0016      	.short	0x0016
 800965c:	fff6001f 	.word	0xfff6001f
 8009660:	fff6fff6 	.word	0xfff6fff6
 8009664:	001ffff6 	.word	0x001ffff6
 8009668:	fff6fff6 	.word	0xfff6fff6
 800966c:	fff6fff6 	.word	0xfff6fff6
 8009670:	003600a3 	.word	0x003600a3
 8009674:	fff60083 	.word	0xfff60083
 8009678:	00b4fff6 	.word	0x00b4fff6
 800967c:	0036fff6 	.word	0x0036fff6
 8009680:	fff6fff6 	.word	0xfff6fff6
 8009684:	0087      	.short	0x0087
 8009686:	0026      	movs	r6, r4
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	3642      	adds	r6, #66	; 0x42
 800968c:	1d11      	adds	r1, r2, #4
 800968e:	6019      	str	r1, [r3, #0]
 8009690:	6813      	ldr	r3, [r2, #0]
 8009692:	7033      	strb	r3, [r6, #0]
 8009694:	2301      	movs	r3, #1
 8009696:	e0a2      	b.n	80097de <_printf_i+0x1c6>
 8009698:	6818      	ldr	r0, [r3, #0]
 800969a:	6809      	ldr	r1, [r1, #0]
 800969c:	1d02      	adds	r2, r0, #4
 800969e:	060d      	lsls	r5, r1, #24
 80096a0:	d50b      	bpl.n	80096ba <_printf_i+0xa2>
 80096a2:	6805      	ldr	r5, [r0, #0]
 80096a4:	601a      	str	r2, [r3, #0]
 80096a6:	2d00      	cmp	r5, #0
 80096a8:	da03      	bge.n	80096b2 <_printf_i+0x9a>
 80096aa:	232d      	movs	r3, #45	; 0x2d
 80096ac:	9a04      	ldr	r2, [sp, #16]
 80096ae:	426d      	negs	r5, r5
 80096b0:	7013      	strb	r3, [r2, #0]
 80096b2:	4b5f      	ldr	r3, [pc, #380]	; (8009830 <_printf_i+0x218>)
 80096b4:	270a      	movs	r7, #10
 80096b6:	9303      	str	r3, [sp, #12]
 80096b8:	e01b      	b.n	80096f2 <_printf_i+0xda>
 80096ba:	6805      	ldr	r5, [r0, #0]
 80096bc:	601a      	str	r2, [r3, #0]
 80096be:	0649      	lsls	r1, r1, #25
 80096c0:	d5f1      	bpl.n	80096a6 <_printf_i+0x8e>
 80096c2:	b22d      	sxth	r5, r5
 80096c4:	e7ef      	b.n	80096a6 <_printf_i+0x8e>
 80096c6:	680d      	ldr	r5, [r1, #0]
 80096c8:	6819      	ldr	r1, [r3, #0]
 80096ca:	1d08      	adds	r0, r1, #4
 80096cc:	6018      	str	r0, [r3, #0]
 80096ce:	062e      	lsls	r6, r5, #24
 80096d0:	d501      	bpl.n	80096d6 <_printf_i+0xbe>
 80096d2:	680d      	ldr	r5, [r1, #0]
 80096d4:	e003      	b.n	80096de <_printf_i+0xc6>
 80096d6:	066d      	lsls	r5, r5, #25
 80096d8:	d5fb      	bpl.n	80096d2 <_printf_i+0xba>
 80096da:	680d      	ldr	r5, [r1, #0]
 80096dc:	b2ad      	uxth	r5, r5
 80096de:	4b54      	ldr	r3, [pc, #336]	; (8009830 <_printf_i+0x218>)
 80096e0:	2708      	movs	r7, #8
 80096e2:	9303      	str	r3, [sp, #12]
 80096e4:	2a6f      	cmp	r2, #111	; 0x6f
 80096e6:	d000      	beq.n	80096ea <_printf_i+0xd2>
 80096e8:	3702      	adds	r7, #2
 80096ea:	0023      	movs	r3, r4
 80096ec:	2200      	movs	r2, #0
 80096ee:	3343      	adds	r3, #67	; 0x43
 80096f0:	701a      	strb	r2, [r3, #0]
 80096f2:	6863      	ldr	r3, [r4, #4]
 80096f4:	60a3      	str	r3, [r4, #8]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	db03      	blt.n	8009702 <_printf_i+0xea>
 80096fa:	2104      	movs	r1, #4
 80096fc:	6822      	ldr	r2, [r4, #0]
 80096fe:	438a      	bics	r2, r1
 8009700:	6022      	str	r2, [r4, #0]
 8009702:	2d00      	cmp	r5, #0
 8009704:	d102      	bne.n	800970c <_printf_i+0xf4>
 8009706:	9e04      	ldr	r6, [sp, #16]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d00c      	beq.n	8009726 <_printf_i+0x10e>
 800970c:	9e04      	ldr	r6, [sp, #16]
 800970e:	0028      	movs	r0, r5
 8009710:	0039      	movs	r1, r7
 8009712:	f7f6 fd9b 	bl	800024c <__aeabi_uidivmod>
 8009716:	9b03      	ldr	r3, [sp, #12]
 8009718:	3e01      	subs	r6, #1
 800971a:	5c5b      	ldrb	r3, [r3, r1]
 800971c:	7033      	strb	r3, [r6, #0]
 800971e:	002b      	movs	r3, r5
 8009720:	0005      	movs	r5, r0
 8009722:	429f      	cmp	r7, r3
 8009724:	d9f3      	bls.n	800970e <_printf_i+0xf6>
 8009726:	2f08      	cmp	r7, #8
 8009728:	d109      	bne.n	800973e <_printf_i+0x126>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	07db      	lsls	r3, r3, #31
 800972e:	d506      	bpl.n	800973e <_printf_i+0x126>
 8009730:	6862      	ldr	r2, [r4, #4]
 8009732:	6923      	ldr	r3, [r4, #16]
 8009734:	429a      	cmp	r2, r3
 8009736:	dc02      	bgt.n	800973e <_printf_i+0x126>
 8009738:	2330      	movs	r3, #48	; 0x30
 800973a:	3e01      	subs	r6, #1
 800973c:	7033      	strb	r3, [r6, #0]
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	1b9b      	subs	r3, r3, r6
 8009742:	6123      	str	r3, [r4, #16]
 8009744:	9b07      	ldr	r3, [sp, #28]
 8009746:	0021      	movs	r1, r4
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	9805      	ldr	r0, [sp, #20]
 800974c:	9b06      	ldr	r3, [sp, #24]
 800974e:	aa09      	add	r2, sp, #36	; 0x24
 8009750:	f7ff fef2 	bl	8009538 <_printf_common>
 8009754:	3001      	adds	r0, #1
 8009756:	d147      	bne.n	80097e8 <_printf_i+0x1d0>
 8009758:	2001      	movs	r0, #1
 800975a:	4240      	negs	r0, r0
 800975c:	b00b      	add	sp, #44	; 0x2c
 800975e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009760:	2220      	movs	r2, #32
 8009762:	6809      	ldr	r1, [r1, #0]
 8009764:	430a      	orrs	r2, r1
 8009766:	6022      	str	r2, [r4, #0]
 8009768:	2278      	movs	r2, #120	; 0x78
 800976a:	4932      	ldr	r1, [pc, #200]	; (8009834 <_printf_i+0x21c>)
 800976c:	9103      	str	r1, [sp, #12]
 800976e:	0021      	movs	r1, r4
 8009770:	3145      	adds	r1, #69	; 0x45
 8009772:	700a      	strb	r2, [r1, #0]
 8009774:	6819      	ldr	r1, [r3, #0]
 8009776:	6822      	ldr	r2, [r4, #0]
 8009778:	c920      	ldmia	r1!, {r5}
 800977a:	0610      	lsls	r0, r2, #24
 800977c:	d402      	bmi.n	8009784 <_printf_i+0x16c>
 800977e:	0650      	lsls	r0, r2, #25
 8009780:	d500      	bpl.n	8009784 <_printf_i+0x16c>
 8009782:	b2ad      	uxth	r5, r5
 8009784:	6019      	str	r1, [r3, #0]
 8009786:	07d3      	lsls	r3, r2, #31
 8009788:	d502      	bpl.n	8009790 <_printf_i+0x178>
 800978a:	2320      	movs	r3, #32
 800978c:	4313      	orrs	r3, r2
 800978e:	6023      	str	r3, [r4, #0]
 8009790:	2710      	movs	r7, #16
 8009792:	2d00      	cmp	r5, #0
 8009794:	d1a9      	bne.n	80096ea <_printf_i+0xd2>
 8009796:	2220      	movs	r2, #32
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	4393      	bics	r3, r2
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	e7a4      	b.n	80096ea <_printf_i+0xd2>
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	680d      	ldr	r5, [r1, #0]
 80097a4:	1d10      	adds	r0, r2, #4
 80097a6:	6949      	ldr	r1, [r1, #20]
 80097a8:	6018      	str	r0, [r3, #0]
 80097aa:	6813      	ldr	r3, [r2, #0]
 80097ac:	062e      	lsls	r6, r5, #24
 80097ae:	d501      	bpl.n	80097b4 <_printf_i+0x19c>
 80097b0:	6019      	str	r1, [r3, #0]
 80097b2:	e002      	b.n	80097ba <_printf_i+0x1a2>
 80097b4:	066d      	lsls	r5, r5, #25
 80097b6:	d5fb      	bpl.n	80097b0 <_printf_i+0x198>
 80097b8:	8019      	strh	r1, [r3, #0]
 80097ba:	2300      	movs	r3, #0
 80097bc:	9e04      	ldr	r6, [sp, #16]
 80097be:	6123      	str	r3, [r4, #16]
 80097c0:	e7c0      	b.n	8009744 <_printf_i+0x12c>
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	1d11      	adds	r1, r2, #4
 80097c6:	6019      	str	r1, [r3, #0]
 80097c8:	6816      	ldr	r6, [r2, #0]
 80097ca:	2100      	movs	r1, #0
 80097cc:	0030      	movs	r0, r6
 80097ce:	6862      	ldr	r2, [r4, #4]
 80097d0:	f000 f9e9 	bl	8009ba6 <memchr>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	d001      	beq.n	80097dc <_printf_i+0x1c4>
 80097d8:	1b80      	subs	r0, r0, r6
 80097da:	6060      	str	r0, [r4, #4]
 80097dc:	6863      	ldr	r3, [r4, #4]
 80097de:	6123      	str	r3, [r4, #16]
 80097e0:	2300      	movs	r3, #0
 80097e2:	9a04      	ldr	r2, [sp, #16]
 80097e4:	7013      	strb	r3, [r2, #0]
 80097e6:	e7ad      	b.n	8009744 <_printf_i+0x12c>
 80097e8:	0032      	movs	r2, r6
 80097ea:	6923      	ldr	r3, [r4, #16]
 80097ec:	9906      	ldr	r1, [sp, #24]
 80097ee:	9805      	ldr	r0, [sp, #20]
 80097f0:	9d07      	ldr	r5, [sp, #28]
 80097f2:	47a8      	blx	r5
 80097f4:	3001      	adds	r0, #1
 80097f6:	d0af      	beq.n	8009758 <_printf_i+0x140>
 80097f8:	6823      	ldr	r3, [r4, #0]
 80097fa:	079b      	lsls	r3, r3, #30
 80097fc:	d415      	bmi.n	800982a <_printf_i+0x212>
 80097fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009800:	68e0      	ldr	r0, [r4, #12]
 8009802:	4298      	cmp	r0, r3
 8009804:	daaa      	bge.n	800975c <_printf_i+0x144>
 8009806:	0018      	movs	r0, r3
 8009808:	e7a8      	b.n	800975c <_printf_i+0x144>
 800980a:	0022      	movs	r2, r4
 800980c:	2301      	movs	r3, #1
 800980e:	9906      	ldr	r1, [sp, #24]
 8009810:	9805      	ldr	r0, [sp, #20]
 8009812:	9e07      	ldr	r6, [sp, #28]
 8009814:	3219      	adds	r2, #25
 8009816:	47b0      	blx	r6
 8009818:	3001      	adds	r0, #1
 800981a:	d09d      	beq.n	8009758 <_printf_i+0x140>
 800981c:	3501      	adds	r5, #1
 800981e:	68e3      	ldr	r3, [r4, #12]
 8009820:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009822:	1a9b      	subs	r3, r3, r2
 8009824:	42ab      	cmp	r3, r5
 8009826:	dcf0      	bgt.n	800980a <_printf_i+0x1f2>
 8009828:	e7e9      	b.n	80097fe <_printf_i+0x1e6>
 800982a:	2500      	movs	r5, #0
 800982c:	e7f7      	b.n	800981e <_printf_i+0x206>
 800982e:	46c0      	nop			; (mov r8, r8)
 8009830:	0800bf76 	.word	0x0800bf76
 8009834:	0800bf87 	.word	0x0800bf87

08009838 <std>:
 8009838:	2300      	movs	r3, #0
 800983a:	b510      	push	{r4, lr}
 800983c:	0004      	movs	r4, r0
 800983e:	6003      	str	r3, [r0, #0]
 8009840:	6043      	str	r3, [r0, #4]
 8009842:	6083      	str	r3, [r0, #8]
 8009844:	8181      	strh	r1, [r0, #12]
 8009846:	6643      	str	r3, [r0, #100]	; 0x64
 8009848:	81c2      	strh	r2, [r0, #14]
 800984a:	6103      	str	r3, [r0, #16]
 800984c:	6143      	str	r3, [r0, #20]
 800984e:	6183      	str	r3, [r0, #24]
 8009850:	0019      	movs	r1, r3
 8009852:	2208      	movs	r2, #8
 8009854:	305c      	adds	r0, #92	; 0x5c
 8009856:	f000 f91f 	bl	8009a98 <memset>
 800985a:	4b0b      	ldr	r3, [pc, #44]	; (8009888 <std+0x50>)
 800985c:	6224      	str	r4, [r4, #32]
 800985e:	6263      	str	r3, [r4, #36]	; 0x24
 8009860:	4b0a      	ldr	r3, [pc, #40]	; (800988c <std+0x54>)
 8009862:	62a3      	str	r3, [r4, #40]	; 0x28
 8009864:	4b0a      	ldr	r3, [pc, #40]	; (8009890 <std+0x58>)
 8009866:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009868:	4b0a      	ldr	r3, [pc, #40]	; (8009894 <std+0x5c>)
 800986a:	6323      	str	r3, [r4, #48]	; 0x30
 800986c:	4b0a      	ldr	r3, [pc, #40]	; (8009898 <std+0x60>)
 800986e:	429c      	cmp	r4, r3
 8009870:	d005      	beq.n	800987e <std+0x46>
 8009872:	4b0a      	ldr	r3, [pc, #40]	; (800989c <std+0x64>)
 8009874:	429c      	cmp	r4, r3
 8009876:	d002      	beq.n	800987e <std+0x46>
 8009878:	4b09      	ldr	r3, [pc, #36]	; (80098a0 <std+0x68>)
 800987a:	429c      	cmp	r4, r3
 800987c:	d103      	bne.n	8009886 <std+0x4e>
 800987e:	0020      	movs	r0, r4
 8009880:	3058      	adds	r0, #88	; 0x58
 8009882:	f000 f98d 	bl	8009ba0 <__retarget_lock_init_recursive>
 8009886:	bd10      	pop	{r4, pc}
 8009888:	08009a01 	.word	0x08009a01
 800988c:	08009a29 	.word	0x08009a29
 8009890:	08009a61 	.word	0x08009a61
 8009894:	08009a8d 	.word	0x08009a8d
 8009898:	20000514 	.word	0x20000514
 800989c:	2000057c 	.word	0x2000057c
 80098a0:	200005e4 	.word	0x200005e4

080098a4 <stdio_exit_handler>:
 80098a4:	b510      	push	{r4, lr}
 80098a6:	4a03      	ldr	r2, [pc, #12]	; (80098b4 <stdio_exit_handler+0x10>)
 80098a8:	4903      	ldr	r1, [pc, #12]	; (80098b8 <stdio_exit_handler+0x14>)
 80098aa:	4804      	ldr	r0, [pc, #16]	; (80098bc <stdio_exit_handler+0x18>)
 80098ac:	f000 f86c 	bl	8009988 <_fwalk_sglue>
 80098b0:	bd10      	pop	{r4, pc}
 80098b2:	46c0      	nop			; (mov r8, r8)
 80098b4:	2000000c 	.word	0x2000000c
 80098b8:	0800b615 	.word	0x0800b615
 80098bc:	20000018 	.word	0x20000018

080098c0 <cleanup_stdio>:
 80098c0:	6841      	ldr	r1, [r0, #4]
 80098c2:	4b0b      	ldr	r3, [pc, #44]	; (80098f0 <cleanup_stdio+0x30>)
 80098c4:	b510      	push	{r4, lr}
 80098c6:	0004      	movs	r4, r0
 80098c8:	4299      	cmp	r1, r3
 80098ca:	d001      	beq.n	80098d0 <cleanup_stdio+0x10>
 80098cc:	f001 fea2 	bl	800b614 <_fflush_r>
 80098d0:	68a1      	ldr	r1, [r4, #8]
 80098d2:	4b08      	ldr	r3, [pc, #32]	; (80098f4 <cleanup_stdio+0x34>)
 80098d4:	4299      	cmp	r1, r3
 80098d6:	d002      	beq.n	80098de <cleanup_stdio+0x1e>
 80098d8:	0020      	movs	r0, r4
 80098da:	f001 fe9b 	bl	800b614 <_fflush_r>
 80098de:	68e1      	ldr	r1, [r4, #12]
 80098e0:	4b05      	ldr	r3, [pc, #20]	; (80098f8 <cleanup_stdio+0x38>)
 80098e2:	4299      	cmp	r1, r3
 80098e4:	d002      	beq.n	80098ec <cleanup_stdio+0x2c>
 80098e6:	0020      	movs	r0, r4
 80098e8:	f001 fe94 	bl	800b614 <_fflush_r>
 80098ec:	bd10      	pop	{r4, pc}
 80098ee:	46c0      	nop			; (mov r8, r8)
 80098f0:	20000514 	.word	0x20000514
 80098f4:	2000057c 	.word	0x2000057c
 80098f8:	200005e4 	.word	0x200005e4

080098fc <global_stdio_init.part.0>:
 80098fc:	b510      	push	{r4, lr}
 80098fe:	4b09      	ldr	r3, [pc, #36]	; (8009924 <global_stdio_init.part.0+0x28>)
 8009900:	4a09      	ldr	r2, [pc, #36]	; (8009928 <global_stdio_init.part.0+0x2c>)
 8009902:	2104      	movs	r1, #4
 8009904:	601a      	str	r2, [r3, #0]
 8009906:	4809      	ldr	r0, [pc, #36]	; (800992c <global_stdio_init.part.0+0x30>)
 8009908:	2200      	movs	r2, #0
 800990a:	f7ff ff95 	bl	8009838 <std>
 800990e:	2201      	movs	r2, #1
 8009910:	2109      	movs	r1, #9
 8009912:	4807      	ldr	r0, [pc, #28]	; (8009930 <global_stdio_init.part.0+0x34>)
 8009914:	f7ff ff90 	bl	8009838 <std>
 8009918:	2202      	movs	r2, #2
 800991a:	2112      	movs	r1, #18
 800991c:	4805      	ldr	r0, [pc, #20]	; (8009934 <global_stdio_init.part.0+0x38>)
 800991e:	f7ff ff8b 	bl	8009838 <std>
 8009922:	bd10      	pop	{r4, pc}
 8009924:	2000064c 	.word	0x2000064c
 8009928:	080098a5 	.word	0x080098a5
 800992c:	20000514 	.word	0x20000514
 8009930:	2000057c 	.word	0x2000057c
 8009934:	200005e4 	.word	0x200005e4

08009938 <__sfp_lock_acquire>:
 8009938:	b510      	push	{r4, lr}
 800993a:	4802      	ldr	r0, [pc, #8]	; (8009944 <__sfp_lock_acquire+0xc>)
 800993c:	f000 f931 	bl	8009ba2 <__retarget_lock_acquire_recursive>
 8009940:	bd10      	pop	{r4, pc}
 8009942:	46c0      	nop			; (mov r8, r8)
 8009944:	20000655 	.word	0x20000655

08009948 <__sfp_lock_release>:
 8009948:	b510      	push	{r4, lr}
 800994a:	4802      	ldr	r0, [pc, #8]	; (8009954 <__sfp_lock_release+0xc>)
 800994c:	f000 f92a 	bl	8009ba4 <__retarget_lock_release_recursive>
 8009950:	bd10      	pop	{r4, pc}
 8009952:	46c0      	nop			; (mov r8, r8)
 8009954:	20000655 	.word	0x20000655

08009958 <__sinit>:
 8009958:	b510      	push	{r4, lr}
 800995a:	0004      	movs	r4, r0
 800995c:	f7ff ffec 	bl	8009938 <__sfp_lock_acquire>
 8009960:	6a23      	ldr	r3, [r4, #32]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d002      	beq.n	800996c <__sinit+0x14>
 8009966:	f7ff ffef 	bl	8009948 <__sfp_lock_release>
 800996a:	bd10      	pop	{r4, pc}
 800996c:	4b04      	ldr	r3, [pc, #16]	; (8009980 <__sinit+0x28>)
 800996e:	6223      	str	r3, [r4, #32]
 8009970:	4b04      	ldr	r3, [pc, #16]	; (8009984 <__sinit+0x2c>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d1f6      	bne.n	8009966 <__sinit+0xe>
 8009978:	f7ff ffc0 	bl	80098fc <global_stdio_init.part.0>
 800997c:	e7f3      	b.n	8009966 <__sinit+0xe>
 800997e:	46c0      	nop			; (mov r8, r8)
 8009980:	080098c1 	.word	0x080098c1
 8009984:	2000064c 	.word	0x2000064c

08009988 <_fwalk_sglue>:
 8009988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800998a:	0014      	movs	r4, r2
 800998c:	2600      	movs	r6, #0
 800998e:	9000      	str	r0, [sp, #0]
 8009990:	9101      	str	r1, [sp, #4]
 8009992:	68a5      	ldr	r5, [r4, #8]
 8009994:	6867      	ldr	r7, [r4, #4]
 8009996:	3f01      	subs	r7, #1
 8009998:	d504      	bpl.n	80099a4 <_fwalk_sglue+0x1c>
 800999a:	6824      	ldr	r4, [r4, #0]
 800999c:	2c00      	cmp	r4, #0
 800999e:	d1f8      	bne.n	8009992 <_fwalk_sglue+0xa>
 80099a0:	0030      	movs	r0, r6
 80099a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099a4:	89ab      	ldrh	r3, [r5, #12]
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d908      	bls.n	80099bc <_fwalk_sglue+0x34>
 80099aa:	220e      	movs	r2, #14
 80099ac:	5eab      	ldrsh	r3, [r5, r2]
 80099ae:	3301      	adds	r3, #1
 80099b0:	d004      	beq.n	80099bc <_fwalk_sglue+0x34>
 80099b2:	0029      	movs	r1, r5
 80099b4:	9800      	ldr	r0, [sp, #0]
 80099b6:	9b01      	ldr	r3, [sp, #4]
 80099b8:	4798      	blx	r3
 80099ba:	4306      	orrs	r6, r0
 80099bc:	3568      	adds	r5, #104	; 0x68
 80099be:	e7ea      	b.n	8009996 <_fwalk_sglue+0xe>

080099c0 <siprintf>:
 80099c0:	b40e      	push	{r1, r2, r3}
 80099c2:	b500      	push	{lr}
 80099c4:	490b      	ldr	r1, [pc, #44]	; (80099f4 <siprintf+0x34>)
 80099c6:	b09c      	sub	sp, #112	; 0x70
 80099c8:	ab1d      	add	r3, sp, #116	; 0x74
 80099ca:	9002      	str	r0, [sp, #8]
 80099cc:	9006      	str	r0, [sp, #24]
 80099ce:	9107      	str	r1, [sp, #28]
 80099d0:	9104      	str	r1, [sp, #16]
 80099d2:	4809      	ldr	r0, [pc, #36]	; (80099f8 <siprintf+0x38>)
 80099d4:	4909      	ldr	r1, [pc, #36]	; (80099fc <siprintf+0x3c>)
 80099d6:	cb04      	ldmia	r3!, {r2}
 80099d8:	9105      	str	r1, [sp, #20]
 80099da:	6800      	ldr	r0, [r0, #0]
 80099dc:	a902      	add	r1, sp, #8
 80099de:	9301      	str	r3, [sp, #4]
 80099e0:	f001 fc8e 	bl	800b300 <_svfiprintf_r>
 80099e4:	2200      	movs	r2, #0
 80099e6:	9b02      	ldr	r3, [sp, #8]
 80099e8:	701a      	strb	r2, [r3, #0]
 80099ea:	b01c      	add	sp, #112	; 0x70
 80099ec:	bc08      	pop	{r3}
 80099ee:	b003      	add	sp, #12
 80099f0:	4718      	bx	r3
 80099f2:	46c0      	nop			; (mov r8, r8)
 80099f4:	7fffffff 	.word	0x7fffffff
 80099f8:	20000064 	.word	0x20000064
 80099fc:	ffff0208 	.word	0xffff0208

08009a00 <__sread>:
 8009a00:	b570      	push	{r4, r5, r6, lr}
 8009a02:	000c      	movs	r4, r1
 8009a04:	250e      	movs	r5, #14
 8009a06:	5f49      	ldrsh	r1, [r1, r5]
 8009a08:	f000 f878 	bl	8009afc <_read_r>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	db03      	blt.n	8009a18 <__sread+0x18>
 8009a10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009a12:	181b      	adds	r3, r3, r0
 8009a14:	6563      	str	r3, [r4, #84]	; 0x54
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	4a02      	ldr	r2, [pc, #8]	; (8009a24 <__sread+0x24>)
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	81a3      	strh	r3, [r4, #12]
 8009a20:	e7f9      	b.n	8009a16 <__sread+0x16>
 8009a22:	46c0      	nop			; (mov r8, r8)
 8009a24:	ffffefff 	.word	0xffffefff

08009a28 <__swrite>:
 8009a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2a:	001f      	movs	r7, r3
 8009a2c:	898b      	ldrh	r3, [r1, #12]
 8009a2e:	0005      	movs	r5, r0
 8009a30:	000c      	movs	r4, r1
 8009a32:	0016      	movs	r6, r2
 8009a34:	05db      	lsls	r3, r3, #23
 8009a36:	d505      	bpl.n	8009a44 <__swrite+0x1c>
 8009a38:	230e      	movs	r3, #14
 8009a3a:	5ec9      	ldrsh	r1, [r1, r3]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	2302      	movs	r3, #2
 8009a40:	f000 f848 	bl	8009ad4 <_lseek_r>
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	4a05      	ldr	r2, [pc, #20]	; (8009a5c <__swrite+0x34>)
 8009a48:	0028      	movs	r0, r5
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	81a3      	strh	r3, [r4, #12]
 8009a4e:	0032      	movs	r2, r6
 8009a50:	230e      	movs	r3, #14
 8009a52:	5ee1      	ldrsh	r1, [r4, r3]
 8009a54:	003b      	movs	r3, r7
 8009a56:	f000 f865 	bl	8009b24 <_write_r>
 8009a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a5c:	ffffefff 	.word	0xffffefff

08009a60 <__sseek>:
 8009a60:	b570      	push	{r4, r5, r6, lr}
 8009a62:	000c      	movs	r4, r1
 8009a64:	250e      	movs	r5, #14
 8009a66:	5f49      	ldrsh	r1, [r1, r5]
 8009a68:	f000 f834 	bl	8009ad4 <_lseek_r>
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	1c42      	adds	r2, r0, #1
 8009a70:	d103      	bne.n	8009a7a <__sseek+0x1a>
 8009a72:	4a05      	ldr	r2, [pc, #20]	; (8009a88 <__sseek+0x28>)
 8009a74:	4013      	ands	r3, r2
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	bd70      	pop	{r4, r5, r6, pc}
 8009a7a:	2280      	movs	r2, #128	; 0x80
 8009a7c:	0152      	lsls	r2, r2, #5
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	81a3      	strh	r3, [r4, #12]
 8009a82:	6560      	str	r0, [r4, #84]	; 0x54
 8009a84:	e7f8      	b.n	8009a78 <__sseek+0x18>
 8009a86:	46c0      	nop			; (mov r8, r8)
 8009a88:	ffffefff 	.word	0xffffefff

08009a8c <__sclose>:
 8009a8c:	b510      	push	{r4, lr}
 8009a8e:	230e      	movs	r3, #14
 8009a90:	5ec9      	ldrsh	r1, [r1, r3]
 8009a92:	f000 f80d 	bl	8009ab0 <_close_r>
 8009a96:	bd10      	pop	{r4, pc}

08009a98 <memset>:
 8009a98:	0003      	movs	r3, r0
 8009a9a:	1882      	adds	r2, r0, r2
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d100      	bne.n	8009aa2 <memset+0xa>
 8009aa0:	4770      	bx	lr
 8009aa2:	7019      	strb	r1, [r3, #0]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	e7f9      	b.n	8009a9c <memset+0x4>

08009aa8 <_localeconv_r>:
 8009aa8:	4800      	ldr	r0, [pc, #0]	; (8009aac <_localeconv_r+0x4>)
 8009aaa:	4770      	bx	lr
 8009aac:	20000158 	.word	0x20000158

08009ab0 <_close_r>:
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	b570      	push	{r4, r5, r6, lr}
 8009ab4:	4d06      	ldr	r5, [pc, #24]	; (8009ad0 <_close_r+0x20>)
 8009ab6:	0004      	movs	r4, r0
 8009ab8:	0008      	movs	r0, r1
 8009aba:	602b      	str	r3, [r5, #0]
 8009abc:	f7f9 ffa1 	bl	8003a02 <_close>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d103      	bne.n	8009acc <_close_r+0x1c>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d000      	beq.n	8009acc <_close_r+0x1c>
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	bd70      	pop	{r4, r5, r6, pc}
 8009ace:	46c0      	nop			; (mov r8, r8)
 8009ad0:	20000650 	.word	0x20000650

08009ad4 <_lseek_r>:
 8009ad4:	b570      	push	{r4, r5, r6, lr}
 8009ad6:	0004      	movs	r4, r0
 8009ad8:	0008      	movs	r0, r1
 8009ada:	0011      	movs	r1, r2
 8009adc:	001a      	movs	r2, r3
 8009ade:	2300      	movs	r3, #0
 8009ae0:	4d05      	ldr	r5, [pc, #20]	; (8009af8 <_lseek_r+0x24>)
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f9 ffae 	bl	8003a44 <_lseek>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d103      	bne.n	8009af4 <_lseek_r+0x20>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d000      	beq.n	8009af4 <_lseek_r+0x20>
 8009af2:	6023      	str	r3, [r4, #0]
 8009af4:	bd70      	pop	{r4, r5, r6, pc}
 8009af6:	46c0      	nop			; (mov r8, r8)
 8009af8:	20000650 	.word	0x20000650

08009afc <_read_r>:
 8009afc:	b570      	push	{r4, r5, r6, lr}
 8009afe:	0004      	movs	r4, r0
 8009b00:	0008      	movs	r0, r1
 8009b02:	0011      	movs	r1, r2
 8009b04:	001a      	movs	r2, r3
 8009b06:	2300      	movs	r3, #0
 8009b08:	4d05      	ldr	r5, [pc, #20]	; (8009b20 <_read_r+0x24>)
 8009b0a:	602b      	str	r3, [r5, #0]
 8009b0c:	f7f9 ff40 	bl	8003990 <_read>
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	d103      	bne.n	8009b1c <_read_r+0x20>
 8009b14:	682b      	ldr	r3, [r5, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d000      	beq.n	8009b1c <_read_r+0x20>
 8009b1a:	6023      	str	r3, [r4, #0]
 8009b1c:	bd70      	pop	{r4, r5, r6, pc}
 8009b1e:	46c0      	nop			; (mov r8, r8)
 8009b20:	20000650 	.word	0x20000650

08009b24 <_write_r>:
 8009b24:	b570      	push	{r4, r5, r6, lr}
 8009b26:	0004      	movs	r4, r0
 8009b28:	0008      	movs	r0, r1
 8009b2a:	0011      	movs	r1, r2
 8009b2c:	001a      	movs	r2, r3
 8009b2e:	2300      	movs	r3, #0
 8009b30:	4d05      	ldr	r5, [pc, #20]	; (8009b48 <_write_r+0x24>)
 8009b32:	602b      	str	r3, [r5, #0]
 8009b34:	f7f9 ff49 	bl	80039ca <_write>
 8009b38:	1c43      	adds	r3, r0, #1
 8009b3a:	d103      	bne.n	8009b44 <_write_r+0x20>
 8009b3c:	682b      	ldr	r3, [r5, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d000      	beq.n	8009b44 <_write_r+0x20>
 8009b42:	6023      	str	r3, [r4, #0]
 8009b44:	bd70      	pop	{r4, r5, r6, pc}
 8009b46:	46c0      	nop			; (mov r8, r8)
 8009b48:	20000650 	.word	0x20000650

08009b4c <__errno>:
 8009b4c:	4b01      	ldr	r3, [pc, #4]	; (8009b54 <__errno+0x8>)
 8009b4e:	6818      	ldr	r0, [r3, #0]
 8009b50:	4770      	bx	lr
 8009b52:	46c0      	nop			; (mov r8, r8)
 8009b54:	20000064 	.word	0x20000064

08009b58 <__libc_init_array>:
 8009b58:	b570      	push	{r4, r5, r6, lr}
 8009b5a:	2600      	movs	r6, #0
 8009b5c:	4c0c      	ldr	r4, [pc, #48]	; (8009b90 <__libc_init_array+0x38>)
 8009b5e:	4d0d      	ldr	r5, [pc, #52]	; (8009b94 <__libc_init_array+0x3c>)
 8009b60:	1b64      	subs	r4, r4, r5
 8009b62:	10a4      	asrs	r4, r4, #2
 8009b64:	42a6      	cmp	r6, r4
 8009b66:	d109      	bne.n	8009b7c <__libc_init_array+0x24>
 8009b68:	2600      	movs	r6, #0
 8009b6a:	f002 f923 	bl	800bdb4 <_init>
 8009b6e:	4c0a      	ldr	r4, [pc, #40]	; (8009b98 <__libc_init_array+0x40>)
 8009b70:	4d0a      	ldr	r5, [pc, #40]	; (8009b9c <__libc_init_array+0x44>)
 8009b72:	1b64      	subs	r4, r4, r5
 8009b74:	10a4      	asrs	r4, r4, #2
 8009b76:	42a6      	cmp	r6, r4
 8009b78:	d105      	bne.n	8009b86 <__libc_init_array+0x2e>
 8009b7a:	bd70      	pop	{r4, r5, r6, pc}
 8009b7c:	00b3      	lsls	r3, r6, #2
 8009b7e:	58eb      	ldr	r3, [r5, r3]
 8009b80:	4798      	blx	r3
 8009b82:	3601      	adds	r6, #1
 8009b84:	e7ee      	b.n	8009b64 <__libc_init_array+0xc>
 8009b86:	00b3      	lsls	r3, r6, #2
 8009b88:	58eb      	ldr	r3, [r5, r3]
 8009b8a:	4798      	blx	r3
 8009b8c:	3601      	adds	r6, #1
 8009b8e:	e7f2      	b.n	8009b76 <__libc_init_array+0x1e>
 8009b90:	0800c2dc 	.word	0x0800c2dc
 8009b94:	0800c2dc 	.word	0x0800c2dc
 8009b98:	0800c2e0 	.word	0x0800c2e0
 8009b9c:	0800c2dc 	.word	0x0800c2dc

08009ba0 <__retarget_lock_init_recursive>:
 8009ba0:	4770      	bx	lr

08009ba2 <__retarget_lock_acquire_recursive>:
 8009ba2:	4770      	bx	lr

08009ba4 <__retarget_lock_release_recursive>:
 8009ba4:	4770      	bx	lr

08009ba6 <memchr>:
 8009ba6:	b2c9      	uxtb	r1, r1
 8009ba8:	1882      	adds	r2, r0, r2
 8009baa:	4290      	cmp	r0, r2
 8009bac:	d101      	bne.n	8009bb2 <memchr+0xc>
 8009bae:	2000      	movs	r0, #0
 8009bb0:	4770      	bx	lr
 8009bb2:	7803      	ldrb	r3, [r0, #0]
 8009bb4:	428b      	cmp	r3, r1
 8009bb6:	d0fb      	beq.n	8009bb0 <memchr+0xa>
 8009bb8:	3001      	adds	r0, #1
 8009bba:	e7f6      	b.n	8009baa <memchr+0x4>

08009bbc <quorem>:
 8009bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bbe:	6902      	ldr	r2, [r0, #16]
 8009bc0:	690b      	ldr	r3, [r1, #16]
 8009bc2:	b089      	sub	sp, #36	; 0x24
 8009bc4:	0007      	movs	r7, r0
 8009bc6:	9104      	str	r1, [sp, #16]
 8009bc8:	2000      	movs	r0, #0
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	db69      	blt.n	8009ca2 <quorem+0xe6>
 8009bce:	3b01      	subs	r3, #1
 8009bd0:	009c      	lsls	r4, r3, #2
 8009bd2:	9301      	str	r3, [sp, #4]
 8009bd4:	000b      	movs	r3, r1
 8009bd6:	3314      	adds	r3, #20
 8009bd8:	9306      	str	r3, [sp, #24]
 8009bda:	191b      	adds	r3, r3, r4
 8009bdc:	9305      	str	r3, [sp, #20]
 8009bde:	003b      	movs	r3, r7
 8009be0:	3314      	adds	r3, #20
 8009be2:	9303      	str	r3, [sp, #12]
 8009be4:	191c      	adds	r4, r3, r4
 8009be6:	9b05      	ldr	r3, [sp, #20]
 8009be8:	6826      	ldr	r6, [r4, #0]
 8009bea:	681d      	ldr	r5, [r3, #0]
 8009bec:	0030      	movs	r0, r6
 8009bee:	3501      	adds	r5, #1
 8009bf0:	0029      	movs	r1, r5
 8009bf2:	f7f6 faa5 	bl	8000140 <__udivsi3>
 8009bf6:	9002      	str	r0, [sp, #8]
 8009bf8:	42ae      	cmp	r6, r5
 8009bfa:	d329      	bcc.n	8009c50 <quorem+0x94>
 8009bfc:	9b06      	ldr	r3, [sp, #24]
 8009bfe:	2600      	movs	r6, #0
 8009c00:	469c      	mov	ip, r3
 8009c02:	9d03      	ldr	r5, [sp, #12]
 8009c04:	9606      	str	r6, [sp, #24]
 8009c06:	4662      	mov	r2, ip
 8009c08:	ca08      	ldmia	r2!, {r3}
 8009c0a:	6828      	ldr	r0, [r5, #0]
 8009c0c:	4694      	mov	ip, r2
 8009c0e:	9a02      	ldr	r2, [sp, #8]
 8009c10:	b299      	uxth	r1, r3
 8009c12:	4351      	muls	r1, r2
 8009c14:	0c1b      	lsrs	r3, r3, #16
 8009c16:	4353      	muls	r3, r2
 8009c18:	1989      	adds	r1, r1, r6
 8009c1a:	0c0a      	lsrs	r2, r1, #16
 8009c1c:	189b      	adds	r3, r3, r2
 8009c1e:	9307      	str	r3, [sp, #28]
 8009c20:	0c1e      	lsrs	r6, r3, #16
 8009c22:	9b06      	ldr	r3, [sp, #24]
 8009c24:	b282      	uxth	r2, r0
 8009c26:	18d2      	adds	r2, r2, r3
 8009c28:	466b      	mov	r3, sp
 8009c2a:	b289      	uxth	r1, r1
 8009c2c:	8b9b      	ldrh	r3, [r3, #28]
 8009c2e:	1a52      	subs	r2, r2, r1
 8009c30:	0c01      	lsrs	r1, r0, #16
 8009c32:	1ac9      	subs	r1, r1, r3
 8009c34:	1413      	asrs	r3, r2, #16
 8009c36:	18cb      	adds	r3, r1, r3
 8009c38:	1419      	asrs	r1, r3, #16
 8009c3a:	b292      	uxth	r2, r2
 8009c3c:	041b      	lsls	r3, r3, #16
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	c508      	stmia	r5!, {r3}
 8009c42:	9b05      	ldr	r3, [sp, #20]
 8009c44:	9106      	str	r1, [sp, #24]
 8009c46:	4563      	cmp	r3, ip
 8009c48:	d2dd      	bcs.n	8009c06 <quorem+0x4a>
 8009c4a:	6823      	ldr	r3, [r4, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d030      	beq.n	8009cb2 <quorem+0xf6>
 8009c50:	0038      	movs	r0, r7
 8009c52:	9904      	ldr	r1, [sp, #16]
 8009c54:	f001 f9de 	bl	800b014 <__mcmp>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	db21      	blt.n	8009ca0 <quorem+0xe4>
 8009c5c:	0038      	movs	r0, r7
 8009c5e:	2600      	movs	r6, #0
 8009c60:	9b02      	ldr	r3, [sp, #8]
 8009c62:	9c04      	ldr	r4, [sp, #16]
 8009c64:	3301      	adds	r3, #1
 8009c66:	9302      	str	r3, [sp, #8]
 8009c68:	3014      	adds	r0, #20
 8009c6a:	3414      	adds	r4, #20
 8009c6c:	6803      	ldr	r3, [r0, #0]
 8009c6e:	cc02      	ldmia	r4!, {r1}
 8009c70:	b29d      	uxth	r5, r3
 8009c72:	19ad      	adds	r5, r5, r6
 8009c74:	b28a      	uxth	r2, r1
 8009c76:	1aaa      	subs	r2, r5, r2
 8009c78:	0c09      	lsrs	r1, r1, #16
 8009c7a:	0c1b      	lsrs	r3, r3, #16
 8009c7c:	1a5b      	subs	r3, r3, r1
 8009c7e:	1411      	asrs	r1, r2, #16
 8009c80:	185b      	adds	r3, r3, r1
 8009c82:	141e      	asrs	r6, r3, #16
 8009c84:	b292      	uxth	r2, r2
 8009c86:	041b      	lsls	r3, r3, #16
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	c008      	stmia	r0!, {r3}
 8009c8c:	9b05      	ldr	r3, [sp, #20]
 8009c8e:	42a3      	cmp	r3, r4
 8009c90:	d2ec      	bcs.n	8009c6c <quorem+0xb0>
 8009c92:	9b01      	ldr	r3, [sp, #4]
 8009c94:	9a03      	ldr	r2, [sp, #12]
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	18d3      	adds	r3, r2, r3
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	2a00      	cmp	r2, #0
 8009c9e:	d015      	beq.n	8009ccc <quorem+0x110>
 8009ca0:	9802      	ldr	r0, [sp, #8]
 8009ca2:	b009      	add	sp, #36	; 0x24
 8009ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ca6:	6823      	ldr	r3, [r4, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d106      	bne.n	8009cba <quorem+0xfe>
 8009cac:	9b01      	ldr	r3, [sp, #4]
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	9301      	str	r3, [sp, #4]
 8009cb2:	9b03      	ldr	r3, [sp, #12]
 8009cb4:	3c04      	subs	r4, #4
 8009cb6:	42a3      	cmp	r3, r4
 8009cb8:	d3f5      	bcc.n	8009ca6 <quorem+0xea>
 8009cba:	9b01      	ldr	r3, [sp, #4]
 8009cbc:	613b      	str	r3, [r7, #16]
 8009cbe:	e7c7      	b.n	8009c50 <quorem+0x94>
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	2a00      	cmp	r2, #0
 8009cc4:	d106      	bne.n	8009cd4 <quorem+0x118>
 8009cc6:	9a01      	ldr	r2, [sp, #4]
 8009cc8:	3a01      	subs	r2, #1
 8009cca:	9201      	str	r2, [sp, #4]
 8009ccc:	9a03      	ldr	r2, [sp, #12]
 8009cce:	3b04      	subs	r3, #4
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d3f5      	bcc.n	8009cc0 <quorem+0x104>
 8009cd4:	9b01      	ldr	r3, [sp, #4]
 8009cd6:	613b      	str	r3, [r7, #16]
 8009cd8:	e7e2      	b.n	8009ca0 <quorem+0xe4>
	...

08009cdc <_dtoa_r>:
 8009cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cde:	0014      	movs	r4, r2
 8009ce0:	001d      	movs	r5, r3
 8009ce2:	69c6      	ldr	r6, [r0, #28]
 8009ce4:	b09d      	sub	sp, #116	; 0x74
 8009ce6:	9408      	str	r4, [sp, #32]
 8009ce8:	9509      	str	r5, [sp, #36]	; 0x24
 8009cea:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8009cec:	9004      	str	r0, [sp, #16]
 8009cee:	2e00      	cmp	r6, #0
 8009cf0:	d10f      	bne.n	8009d12 <_dtoa_r+0x36>
 8009cf2:	2010      	movs	r0, #16
 8009cf4:	f000 fe4a 	bl	800a98c <malloc>
 8009cf8:	9b04      	ldr	r3, [sp, #16]
 8009cfa:	1e02      	subs	r2, r0, #0
 8009cfc:	61d8      	str	r0, [r3, #28]
 8009cfe:	d104      	bne.n	8009d0a <_dtoa_r+0x2e>
 8009d00:	21ef      	movs	r1, #239	; 0xef
 8009d02:	4bc6      	ldr	r3, [pc, #792]	; (800a01c <_dtoa_r+0x340>)
 8009d04:	48c6      	ldr	r0, [pc, #792]	; (800a020 <_dtoa_r+0x344>)
 8009d06:	f001 fcdf 	bl	800b6c8 <__assert_func>
 8009d0a:	6046      	str	r6, [r0, #4]
 8009d0c:	6086      	str	r6, [r0, #8]
 8009d0e:	6006      	str	r6, [r0, #0]
 8009d10:	60c6      	str	r6, [r0, #12]
 8009d12:	9b04      	ldr	r3, [sp, #16]
 8009d14:	69db      	ldr	r3, [r3, #28]
 8009d16:	6819      	ldr	r1, [r3, #0]
 8009d18:	2900      	cmp	r1, #0
 8009d1a:	d00b      	beq.n	8009d34 <_dtoa_r+0x58>
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4093      	lsls	r3, r2
 8009d22:	604a      	str	r2, [r1, #4]
 8009d24:	608b      	str	r3, [r1, #8]
 8009d26:	9804      	ldr	r0, [sp, #16]
 8009d28:	f000 ff32 	bl	800ab90 <_Bfree>
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	9b04      	ldr	r3, [sp, #16]
 8009d30:	69db      	ldr	r3, [r3, #28]
 8009d32:	601a      	str	r2, [r3, #0]
 8009d34:	2d00      	cmp	r5, #0
 8009d36:	da1e      	bge.n	8009d76 <_dtoa_r+0x9a>
 8009d38:	2301      	movs	r3, #1
 8009d3a:	603b      	str	r3, [r7, #0]
 8009d3c:	006b      	lsls	r3, r5, #1
 8009d3e:	085b      	lsrs	r3, r3, #1
 8009d40:	9309      	str	r3, [sp, #36]	; 0x24
 8009d42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009d44:	4bb7      	ldr	r3, [pc, #732]	; (800a024 <_dtoa_r+0x348>)
 8009d46:	4ab7      	ldr	r2, [pc, #732]	; (800a024 <_dtoa_r+0x348>)
 8009d48:	403b      	ands	r3, r7
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d116      	bne.n	8009d7c <_dtoa_r+0xa0>
 8009d4e:	4bb6      	ldr	r3, [pc, #728]	; (800a028 <_dtoa_r+0x34c>)
 8009d50:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009d52:	6013      	str	r3, [r2, #0]
 8009d54:	033b      	lsls	r3, r7, #12
 8009d56:	0b1b      	lsrs	r3, r3, #12
 8009d58:	4323      	orrs	r3, r4
 8009d5a:	d101      	bne.n	8009d60 <_dtoa_r+0x84>
 8009d5c:	f000 fdb5 	bl	800a8ca <_dtoa_r+0xbee>
 8009d60:	4bb2      	ldr	r3, [pc, #712]	; (800a02c <_dtoa_r+0x350>)
 8009d62:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009d64:	9306      	str	r3, [sp, #24]
 8009d66:	2a00      	cmp	r2, #0
 8009d68:	d002      	beq.n	8009d70 <_dtoa_r+0x94>
 8009d6a:	4bb1      	ldr	r3, [pc, #708]	; (800a030 <_dtoa_r+0x354>)
 8009d6c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009d6e:	6013      	str	r3, [r2, #0]
 8009d70:	9806      	ldr	r0, [sp, #24]
 8009d72:	b01d      	add	sp, #116	; 0x74
 8009d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d76:	2300      	movs	r3, #0
 8009d78:	603b      	str	r3, [r7, #0]
 8009d7a:	e7e2      	b.n	8009d42 <_dtoa_r+0x66>
 8009d7c:	9a08      	ldr	r2, [sp, #32]
 8009d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d80:	9210      	str	r2, [sp, #64]	; 0x40
 8009d82:	9311      	str	r3, [sp, #68]	; 0x44
 8009d84:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009d86:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009d88:	2200      	movs	r2, #0
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	f7f6 fb5e 	bl	800044c <__aeabi_dcmpeq>
 8009d90:	1e06      	subs	r6, r0, #0
 8009d92:	d009      	beq.n	8009da8 <_dtoa_r+0xcc>
 8009d94:	2301      	movs	r3, #1
 8009d96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009d98:	6013      	str	r3, [r2, #0]
 8009d9a:	4ba6      	ldr	r3, [pc, #664]	; (800a034 <_dtoa_r+0x358>)
 8009d9c:	9306      	str	r3, [sp, #24]
 8009d9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d0e5      	beq.n	8009d70 <_dtoa_r+0x94>
 8009da4:	4ba4      	ldr	r3, [pc, #656]	; (800a038 <_dtoa_r+0x35c>)
 8009da6:	e7e1      	b.n	8009d6c <_dtoa_r+0x90>
 8009da8:	ab1a      	add	r3, sp, #104	; 0x68
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	ab1b      	add	r3, sp, #108	; 0x6c
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	9804      	ldr	r0, [sp, #16]
 8009db2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009db4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009db6:	f001 f9e1 	bl	800b17c <__d2b>
 8009dba:	007a      	lsls	r2, r7, #1
 8009dbc:	9005      	str	r0, [sp, #20]
 8009dbe:	0d52      	lsrs	r2, r2, #21
 8009dc0:	d100      	bne.n	8009dc4 <_dtoa_r+0xe8>
 8009dc2:	e07b      	b.n	8009ebc <_dtoa_r+0x1e0>
 8009dc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009dc6:	9617      	str	r6, [sp, #92]	; 0x5c
 8009dc8:	0319      	lsls	r1, r3, #12
 8009dca:	4b9c      	ldr	r3, [pc, #624]	; (800a03c <_dtoa_r+0x360>)
 8009dcc:	0b09      	lsrs	r1, r1, #12
 8009dce:	430b      	orrs	r3, r1
 8009dd0:	499b      	ldr	r1, [pc, #620]	; (800a040 <_dtoa_r+0x364>)
 8009dd2:	1857      	adds	r7, r2, r1
 8009dd4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009dd6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009dd8:	0019      	movs	r1, r3
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4b99      	ldr	r3, [pc, #612]	; (800a044 <_dtoa_r+0x368>)
 8009dde:	f7f8 f8b7 	bl	8001f50 <__aeabi_dsub>
 8009de2:	4a99      	ldr	r2, [pc, #612]	; (800a048 <_dtoa_r+0x36c>)
 8009de4:	4b99      	ldr	r3, [pc, #612]	; (800a04c <_dtoa_r+0x370>)
 8009de6:	f7f7 fdf1 	bl	80019cc <__aeabi_dmul>
 8009dea:	4a99      	ldr	r2, [pc, #612]	; (800a050 <_dtoa_r+0x374>)
 8009dec:	4b99      	ldr	r3, [pc, #612]	; (800a054 <_dtoa_r+0x378>)
 8009dee:	f7f6 fe93 	bl	8000b18 <__aeabi_dadd>
 8009df2:	0004      	movs	r4, r0
 8009df4:	0038      	movs	r0, r7
 8009df6:	000d      	movs	r5, r1
 8009df8:	f7f8 fc80 	bl	80026fc <__aeabi_i2d>
 8009dfc:	4a96      	ldr	r2, [pc, #600]	; (800a058 <_dtoa_r+0x37c>)
 8009dfe:	4b97      	ldr	r3, [pc, #604]	; (800a05c <_dtoa_r+0x380>)
 8009e00:	f7f7 fde4 	bl	80019cc <__aeabi_dmul>
 8009e04:	0002      	movs	r2, r0
 8009e06:	000b      	movs	r3, r1
 8009e08:	0020      	movs	r0, r4
 8009e0a:	0029      	movs	r1, r5
 8009e0c:	f7f6 fe84 	bl	8000b18 <__aeabi_dadd>
 8009e10:	0004      	movs	r4, r0
 8009e12:	000d      	movs	r5, r1
 8009e14:	f7f8 fc3c 	bl	8002690 <__aeabi_d2iz>
 8009e18:	2200      	movs	r2, #0
 8009e1a:	9003      	str	r0, [sp, #12]
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	0020      	movs	r0, r4
 8009e20:	0029      	movs	r1, r5
 8009e22:	f7f6 fb19 	bl	8000458 <__aeabi_dcmplt>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	d00b      	beq.n	8009e42 <_dtoa_r+0x166>
 8009e2a:	9803      	ldr	r0, [sp, #12]
 8009e2c:	f7f8 fc66 	bl	80026fc <__aeabi_i2d>
 8009e30:	002b      	movs	r3, r5
 8009e32:	0022      	movs	r2, r4
 8009e34:	f7f6 fb0a 	bl	800044c <__aeabi_dcmpeq>
 8009e38:	4243      	negs	r3, r0
 8009e3a:	4158      	adcs	r0, r3
 8009e3c:	9b03      	ldr	r3, [sp, #12]
 8009e3e:	1a1b      	subs	r3, r3, r0
 8009e40:	9303      	str	r3, [sp, #12]
 8009e42:	2301      	movs	r3, #1
 8009e44:	9316      	str	r3, [sp, #88]	; 0x58
 8009e46:	9b03      	ldr	r3, [sp, #12]
 8009e48:	2b16      	cmp	r3, #22
 8009e4a:	d810      	bhi.n	8009e6e <_dtoa_r+0x192>
 8009e4c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009e4e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009e50:	9a03      	ldr	r2, [sp, #12]
 8009e52:	4b83      	ldr	r3, [pc, #524]	; (800a060 <_dtoa_r+0x384>)
 8009e54:	00d2      	lsls	r2, r2, #3
 8009e56:	189b      	adds	r3, r3, r2
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	f7f6 fafc 	bl	8000458 <__aeabi_dcmplt>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d047      	beq.n	8009ef4 <_dtoa_r+0x218>
 8009e64:	9b03      	ldr	r3, [sp, #12]
 8009e66:	3b01      	subs	r3, #1
 8009e68:	9303      	str	r3, [sp, #12]
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	9316      	str	r3, [sp, #88]	; 0x58
 8009e6e:	2200      	movs	r2, #0
 8009e70:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009e72:	920a      	str	r2, [sp, #40]	; 0x28
 8009e74:	1bdb      	subs	r3, r3, r7
 8009e76:	1e5a      	subs	r2, r3, #1
 8009e78:	d53e      	bpl.n	8009ef8 <_dtoa_r+0x21c>
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	1ad3      	subs	r3, r2, r3
 8009e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e80:	2300      	movs	r3, #0
 8009e82:	930c      	str	r3, [sp, #48]	; 0x30
 8009e84:	9b03      	ldr	r3, [sp, #12]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	db38      	blt.n	8009efc <_dtoa_r+0x220>
 8009e8a:	9a03      	ldr	r2, [sp, #12]
 8009e8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e8e:	4694      	mov	ip, r2
 8009e90:	4463      	add	r3, ip
 8009e92:	930c      	str	r3, [sp, #48]	; 0x30
 8009e94:	2300      	movs	r3, #0
 8009e96:	9213      	str	r2, [sp, #76]	; 0x4c
 8009e98:	930d      	str	r3, [sp, #52]	; 0x34
 8009e9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e9c:	2401      	movs	r4, #1
 8009e9e:	2b09      	cmp	r3, #9
 8009ea0:	d867      	bhi.n	8009f72 <_dtoa_r+0x296>
 8009ea2:	2b05      	cmp	r3, #5
 8009ea4:	dd02      	ble.n	8009eac <_dtoa_r+0x1d0>
 8009ea6:	2400      	movs	r4, #0
 8009ea8:	3b04      	subs	r3, #4
 8009eaa:	9322      	str	r3, [sp, #136]	; 0x88
 8009eac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009eae:	1e98      	subs	r0, r3, #2
 8009eb0:	2803      	cmp	r0, #3
 8009eb2:	d867      	bhi.n	8009f84 <_dtoa_r+0x2a8>
 8009eb4:	f7f6 f930 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009eb8:	5b383a2b 	.word	0x5b383a2b
 8009ebc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ebe:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8009ec0:	18f6      	adds	r6, r6, r3
 8009ec2:	4b68      	ldr	r3, [pc, #416]	; (800a064 <_dtoa_r+0x388>)
 8009ec4:	18f2      	adds	r2, r6, r3
 8009ec6:	2a20      	cmp	r2, #32
 8009ec8:	dd0f      	ble.n	8009eea <_dtoa_r+0x20e>
 8009eca:	2340      	movs	r3, #64	; 0x40
 8009ecc:	1a9b      	subs	r3, r3, r2
 8009ece:	409f      	lsls	r7, r3
 8009ed0:	4b65      	ldr	r3, [pc, #404]	; (800a068 <_dtoa_r+0x38c>)
 8009ed2:	0038      	movs	r0, r7
 8009ed4:	18f3      	adds	r3, r6, r3
 8009ed6:	40dc      	lsrs	r4, r3
 8009ed8:	4320      	orrs	r0, r4
 8009eda:	f7f8 fc3f 	bl	800275c <__aeabi_ui2d>
 8009ede:	2201      	movs	r2, #1
 8009ee0:	4b62      	ldr	r3, [pc, #392]	; (800a06c <_dtoa_r+0x390>)
 8009ee2:	1e77      	subs	r7, r6, #1
 8009ee4:	18cb      	adds	r3, r1, r3
 8009ee6:	9217      	str	r2, [sp, #92]	; 0x5c
 8009ee8:	e776      	b.n	8009dd8 <_dtoa_r+0xfc>
 8009eea:	2320      	movs	r3, #32
 8009eec:	0020      	movs	r0, r4
 8009eee:	1a9b      	subs	r3, r3, r2
 8009ef0:	4098      	lsls	r0, r3
 8009ef2:	e7f2      	b.n	8009eda <_dtoa_r+0x1fe>
 8009ef4:	9016      	str	r0, [sp, #88]	; 0x58
 8009ef6:	e7ba      	b.n	8009e6e <_dtoa_r+0x192>
 8009ef8:	920c      	str	r2, [sp, #48]	; 0x30
 8009efa:	e7c3      	b.n	8009e84 <_dtoa_r+0x1a8>
 8009efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009efe:	9a03      	ldr	r2, [sp, #12]
 8009f00:	1a9b      	subs	r3, r3, r2
 8009f02:	930a      	str	r3, [sp, #40]	; 0x28
 8009f04:	4253      	negs	r3, r2
 8009f06:	930d      	str	r3, [sp, #52]	; 0x34
 8009f08:	2300      	movs	r3, #0
 8009f0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f0c:	e7c5      	b.n	8009e9a <_dtoa_r+0x1be>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009f14:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f16:	9307      	str	r3, [sp, #28]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	dc13      	bgt.n	8009f44 <_dtoa_r+0x268>
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	001a      	movs	r2, r3
 8009f20:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f22:	9307      	str	r3, [sp, #28]
 8009f24:	9223      	str	r2, [sp, #140]	; 0x8c
 8009f26:	e00d      	b.n	8009f44 <_dtoa_r+0x268>
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e7f1      	b.n	8009f10 <_dtoa_r+0x234>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009f30:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f32:	4694      	mov	ip, r2
 8009f34:	9b03      	ldr	r3, [sp, #12]
 8009f36:	4463      	add	r3, ip
 8009f38:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	9307      	str	r3, [sp, #28]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	dc00      	bgt.n	8009f44 <_dtoa_r+0x268>
 8009f42:	2301      	movs	r3, #1
 8009f44:	9a04      	ldr	r2, [sp, #16]
 8009f46:	2100      	movs	r1, #0
 8009f48:	69d0      	ldr	r0, [r2, #28]
 8009f4a:	2204      	movs	r2, #4
 8009f4c:	0015      	movs	r5, r2
 8009f4e:	3514      	adds	r5, #20
 8009f50:	429d      	cmp	r5, r3
 8009f52:	d91b      	bls.n	8009f8c <_dtoa_r+0x2b0>
 8009f54:	6041      	str	r1, [r0, #4]
 8009f56:	9804      	ldr	r0, [sp, #16]
 8009f58:	f000 fdd6 	bl	800ab08 <_Balloc>
 8009f5c:	9006      	str	r0, [sp, #24]
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d117      	bne.n	8009f92 <_dtoa_r+0x2b6>
 8009f62:	21b0      	movs	r1, #176	; 0xb0
 8009f64:	4b42      	ldr	r3, [pc, #264]	; (800a070 <_dtoa_r+0x394>)
 8009f66:	482e      	ldr	r0, [pc, #184]	; (800a020 <_dtoa_r+0x344>)
 8009f68:	9a06      	ldr	r2, [sp, #24]
 8009f6a:	31ff      	adds	r1, #255	; 0xff
 8009f6c:	e6cb      	b.n	8009d06 <_dtoa_r+0x2a>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e7dd      	b.n	8009f2e <_dtoa_r+0x252>
 8009f72:	2300      	movs	r3, #0
 8009f74:	940f      	str	r4, [sp, #60]	; 0x3c
 8009f76:	9322      	str	r3, [sp, #136]	; 0x88
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f7c:	9307      	str	r3, [sp, #28]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	3313      	adds	r3, #19
 8009f82:	e7cf      	b.n	8009f24 <_dtoa_r+0x248>
 8009f84:	2301      	movs	r3, #1
 8009f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f88:	3b02      	subs	r3, #2
 8009f8a:	e7f6      	b.n	8009f7a <_dtoa_r+0x29e>
 8009f8c:	3101      	adds	r1, #1
 8009f8e:	0052      	lsls	r2, r2, #1
 8009f90:	e7dc      	b.n	8009f4c <_dtoa_r+0x270>
 8009f92:	9b04      	ldr	r3, [sp, #16]
 8009f94:	9a06      	ldr	r2, [sp, #24]
 8009f96:	69db      	ldr	r3, [r3, #28]
 8009f98:	601a      	str	r2, [r3, #0]
 8009f9a:	9b07      	ldr	r3, [sp, #28]
 8009f9c:	2b0e      	cmp	r3, #14
 8009f9e:	d900      	bls.n	8009fa2 <_dtoa_r+0x2c6>
 8009fa0:	e0e5      	b.n	800a16e <_dtoa_r+0x492>
 8009fa2:	2c00      	cmp	r4, #0
 8009fa4:	d100      	bne.n	8009fa8 <_dtoa_r+0x2cc>
 8009fa6:	e0e2      	b.n	800a16e <_dtoa_r+0x492>
 8009fa8:	9b03      	ldr	r3, [sp, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	dd64      	ble.n	800a078 <_dtoa_r+0x39c>
 8009fae:	210f      	movs	r1, #15
 8009fb0:	9a03      	ldr	r2, [sp, #12]
 8009fb2:	4b2b      	ldr	r3, [pc, #172]	; (800a060 <_dtoa_r+0x384>)
 8009fb4:	400a      	ands	r2, r1
 8009fb6:	00d2      	lsls	r2, r2, #3
 8009fb8:	189b      	adds	r3, r3, r2
 8009fba:	681e      	ldr	r6, [r3, #0]
 8009fbc:	685f      	ldr	r7, [r3, #4]
 8009fbe:	9b03      	ldr	r3, [sp, #12]
 8009fc0:	2402      	movs	r4, #2
 8009fc2:	111d      	asrs	r5, r3, #4
 8009fc4:	05db      	lsls	r3, r3, #23
 8009fc6:	d50a      	bpl.n	8009fde <_dtoa_r+0x302>
 8009fc8:	4b2a      	ldr	r3, [pc, #168]	; (800a074 <_dtoa_r+0x398>)
 8009fca:	400d      	ands	r5, r1
 8009fcc:	6a1a      	ldr	r2, [r3, #32]
 8009fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009fd2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009fd4:	f7f7 f900 	bl	80011d8 <__aeabi_ddiv>
 8009fd8:	9008      	str	r0, [sp, #32]
 8009fda:	9109      	str	r1, [sp, #36]	; 0x24
 8009fdc:	3401      	adds	r4, #1
 8009fde:	4b25      	ldr	r3, [pc, #148]	; (800a074 <_dtoa_r+0x398>)
 8009fe0:	930e      	str	r3, [sp, #56]	; 0x38
 8009fe2:	2d00      	cmp	r5, #0
 8009fe4:	d108      	bne.n	8009ff8 <_dtoa_r+0x31c>
 8009fe6:	9808      	ldr	r0, [sp, #32]
 8009fe8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fea:	0032      	movs	r2, r6
 8009fec:	003b      	movs	r3, r7
 8009fee:	f7f7 f8f3 	bl	80011d8 <__aeabi_ddiv>
 8009ff2:	9008      	str	r0, [sp, #32]
 8009ff4:	9109      	str	r1, [sp, #36]	; 0x24
 8009ff6:	e05a      	b.n	800a0ae <_dtoa_r+0x3d2>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	421d      	tst	r5, r3
 8009ffc:	d009      	beq.n	800a012 <_dtoa_r+0x336>
 8009ffe:	18e4      	adds	r4, r4, r3
 800a000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a002:	0030      	movs	r0, r6
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	0039      	movs	r1, r7
 800a00a:	f7f7 fcdf 	bl	80019cc <__aeabi_dmul>
 800a00e:	0006      	movs	r6, r0
 800a010:	000f      	movs	r7, r1
 800a012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a014:	106d      	asrs	r5, r5, #1
 800a016:	3308      	adds	r3, #8
 800a018:	e7e2      	b.n	8009fe0 <_dtoa_r+0x304>
 800a01a:	46c0      	nop			; (mov r8, r8)
 800a01c:	0800bfa5 	.word	0x0800bfa5
 800a020:	0800bfbc 	.word	0x0800bfbc
 800a024:	7ff00000 	.word	0x7ff00000
 800a028:	0000270f 	.word	0x0000270f
 800a02c:	0800bfa1 	.word	0x0800bfa1
 800a030:	0800bfa4 	.word	0x0800bfa4
 800a034:	0800bf74 	.word	0x0800bf74
 800a038:	0800bf75 	.word	0x0800bf75
 800a03c:	3ff00000 	.word	0x3ff00000
 800a040:	fffffc01 	.word	0xfffffc01
 800a044:	3ff80000 	.word	0x3ff80000
 800a048:	636f4361 	.word	0x636f4361
 800a04c:	3fd287a7 	.word	0x3fd287a7
 800a050:	8b60c8b3 	.word	0x8b60c8b3
 800a054:	3fc68a28 	.word	0x3fc68a28
 800a058:	509f79fb 	.word	0x509f79fb
 800a05c:	3fd34413 	.word	0x3fd34413
 800a060:	0800c0a8 	.word	0x0800c0a8
 800a064:	00000432 	.word	0x00000432
 800a068:	00000412 	.word	0x00000412
 800a06c:	fe100000 	.word	0xfe100000
 800a070:	0800c014 	.word	0x0800c014
 800a074:	0800c080 	.word	0x0800c080
 800a078:	9b03      	ldr	r3, [sp, #12]
 800a07a:	2402      	movs	r4, #2
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d016      	beq.n	800a0ae <_dtoa_r+0x3d2>
 800a080:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a082:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a084:	220f      	movs	r2, #15
 800a086:	425d      	negs	r5, r3
 800a088:	402a      	ands	r2, r5
 800a08a:	4bdd      	ldr	r3, [pc, #884]	; (800a400 <_dtoa_r+0x724>)
 800a08c:	00d2      	lsls	r2, r2, #3
 800a08e:	189b      	adds	r3, r3, r2
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	f7f7 fc9a 	bl	80019cc <__aeabi_dmul>
 800a098:	2701      	movs	r7, #1
 800a09a:	2300      	movs	r3, #0
 800a09c:	9008      	str	r0, [sp, #32]
 800a09e:	9109      	str	r1, [sp, #36]	; 0x24
 800a0a0:	4ed8      	ldr	r6, [pc, #864]	; (800a404 <_dtoa_r+0x728>)
 800a0a2:	112d      	asrs	r5, r5, #4
 800a0a4:	2d00      	cmp	r5, #0
 800a0a6:	d000      	beq.n	800a0aa <_dtoa_r+0x3ce>
 800a0a8:	e091      	b.n	800a1ce <_dtoa_r+0x4f2>
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1a1      	bne.n	8009ff2 <_dtoa_r+0x316>
 800a0ae:	9e08      	ldr	r6, [sp, #32]
 800a0b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a0b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d100      	bne.n	800a0ba <_dtoa_r+0x3de>
 800a0b8:	e094      	b.n	800a1e4 <_dtoa_r+0x508>
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	0030      	movs	r0, r6
 800a0be:	0039      	movs	r1, r7
 800a0c0:	4bd1      	ldr	r3, [pc, #836]	; (800a408 <_dtoa_r+0x72c>)
 800a0c2:	f7f6 f9c9 	bl	8000458 <__aeabi_dcmplt>
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	d100      	bne.n	800a0cc <_dtoa_r+0x3f0>
 800a0ca:	e08b      	b.n	800a1e4 <_dtoa_r+0x508>
 800a0cc:	9b07      	ldr	r3, [sp, #28]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d100      	bne.n	800a0d4 <_dtoa_r+0x3f8>
 800a0d2:	e087      	b.n	800a1e4 <_dtoa_r+0x508>
 800a0d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	dd45      	ble.n	800a166 <_dtoa_r+0x48a>
 800a0da:	9b03      	ldr	r3, [sp, #12]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e2:	0030      	movs	r0, r6
 800a0e4:	4bc9      	ldr	r3, [pc, #804]	; (800a40c <_dtoa_r+0x730>)
 800a0e6:	0039      	movs	r1, r7
 800a0e8:	f7f7 fc70 	bl	80019cc <__aeabi_dmul>
 800a0ec:	9008      	str	r0, [sp, #32]
 800a0ee:	9109      	str	r1, [sp, #36]	; 0x24
 800a0f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f2:	3401      	adds	r4, #1
 800a0f4:	0020      	movs	r0, r4
 800a0f6:	9e08      	ldr	r6, [sp, #32]
 800a0f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a0fa:	9312      	str	r3, [sp, #72]	; 0x48
 800a0fc:	f7f8 fafe 	bl	80026fc <__aeabi_i2d>
 800a100:	0032      	movs	r2, r6
 800a102:	003b      	movs	r3, r7
 800a104:	f7f7 fc62 	bl	80019cc <__aeabi_dmul>
 800a108:	2200      	movs	r2, #0
 800a10a:	4bc1      	ldr	r3, [pc, #772]	; (800a410 <_dtoa_r+0x734>)
 800a10c:	f7f6 fd04 	bl	8000b18 <__aeabi_dadd>
 800a110:	4ac0      	ldr	r2, [pc, #768]	; (800a414 <_dtoa_r+0x738>)
 800a112:	9014      	str	r0, [sp, #80]	; 0x50
 800a114:	9115      	str	r1, [sp, #84]	; 0x54
 800a116:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a118:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800a11a:	4694      	mov	ip, r2
 800a11c:	9308      	str	r3, [sp, #32]
 800a11e:	9409      	str	r4, [sp, #36]	; 0x24
 800a120:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a122:	4463      	add	r3, ip
 800a124:	9318      	str	r3, [sp, #96]	; 0x60
 800a126:	9309      	str	r3, [sp, #36]	; 0x24
 800a128:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d15e      	bne.n	800a1ec <_dtoa_r+0x510>
 800a12e:	2200      	movs	r2, #0
 800a130:	4bb9      	ldr	r3, [pc, #740]	; (800a418 <_dtoa_r+0x73c>)
 800a132:	0030      	movs	r0, r6
 800a134:	0039      	movs	r1, r7
 800a136:	f7f7 ff0b 	bl	8001f50 <__aeabi_dsub>
 800a13a:	9a08      	ldr	r2, [sp, #32]
 800a13c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a13e:	0004      	movs	r4, r0
 800a140:	000d      	movs	r5, r1
 800a142:	f7f6 f99d 	bl	8000480 <__aeabi_dcmpgt>
 800a146:	2800      	cmp	r0, #0
 800a148:	d000      	beq.n	800a14c <_dtoa_r+0x470>
 800a14a:	e2b3      	b.n	800a6b4 <_dtoa_r+0x9d8>
 800a14c:	48b3      	ldr	r0, [pc, #716]	; (800a41c <_dtoa_r+0x740>)
 800a14e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a150:	4684      	mov	ip, r0
 800a152:	4461      	add	r1, ip
 800a154:	000b      	movs	r3, r1
 800a156:	0020      	movs	r0, r4
 800a158:	0029      	movs	r1, r5
 800a15a:	9a08      	ldr	r2, [sp, #32]
 800a15c:	f7f6 f97c 	bl	8000458 <__aeabi_dcmplt>
 800a160:	2800      	cmp	r0, #0
 800a162:	d000      	beq.n	800a166 <_dtoa_r+0x48a>
 800a164:	e2a3      	b.n	800a6ae <_dtoa_r+0x9d2>
 800a166:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a168:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a16a:	9308      	str	r3, [sp, #32]
 800a16c:	9409      	str	r4, [sp, #36]	; 0x24
 800a16e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a170:	2b00      	cmp	r3, #0
 800a172:	da00      	bge.n	800a176 <_dtoa_r+0x49a>
 800a174:	e179      	b.n	800a46a <_dtoa_r+0x78e>
 800a176:	9a03      	ldr	r2, [sp, #12]
 800a178:	2a0e      	cmp	r2, #14
 800a17a:	dd00      	ble.n	800a17e <_dtoa_r+0x4a2>
 800a17c:	e175      	b.n	800a46a <_dtoa_r+0x78e>
 800a17e:	4ba0      	ldr	r3, [pc, #640]	; (800a400 <_dtoa_r+0x724>)
 800a180:	00d2      	lsls	r2, r2, #3
 800a182:	189b      	adds	r3, r3, r2
 800a184:	681e      	ldr	r6, [r3, #0]
 800a186:	685f      	ldr	r7, [r3, #4]
 800a188:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	db00      	blt.n	800a190 <_dtoa_r+0x4b4>
 800a18e:	e0e5      	b.n	800a35c <_dtoa_r+0x680>
 800a190:	9b07      	ldr	r3, [sp, #28]
 800a192:	2b00      	cmp	r3, #0
 800a194:	dd00      	ble.n	800a198 <_dtoa_r+0x4bc>
 800a196:	e0e1      	b.n	800a35c <_dtoa_r+0x680>
 800a198:	d000      	beq.n	800a19c <_dtoa_r+0x4c0>
 800a19a:	e288      	b.n	800a6ae <_dtoa_r+0x9d2>
 800a19c:	2200      	movs	r2, #0
 800a19e:	0030      	movs	r0, r6
 800a1a0:	0039      	movs	r1, r7
 800a1a2:	4b9d      	ldr	r3, [pc, #628]	; (800a418 <_dtoa_r+0x73c>)
 800a1a4:	f7f7 fc12 	bl	80019cc <__aeabi_dmul>
 800a1a8:	9a08      	ldr	r2, [sp, #32]
 800a1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ac:	f7f6 f972 	bl	8000494 <__aeabi_dcmpge>
 800a1b0:	9e07      	ldr	r6, [sp, #28]
 800a1b2:	0037      	movs	r7, r6
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	d000      	beq.n	800a1ba <_dtoa_r+0x4de>
 800a1b8:	e25f      	b.n	800a67a <_dtoa_r+0x99e>
 800a1ba:	9b06      	ldr	r3, [sp, #24]
 800a1bc:	9a06      	ldr	r2, [sp, #24]
 800a1be:	3301      	adds	r3, #1
 800a1c0:	9308      	str	r3, [sp, #32]
 800a1c2:	2331      	movs	r3, #49	; 0x31
 800a1c4:	7013      	strb	r3, [r2, #0]
 800a1c6:	9b03      	ldr	r3, [sp, #12]
 800a1c8:	3301      	adds	r3, #1
 800a1ca:	9303      	str	r3, [sp, #12]
 800a1cc:	e25a      	b.n	800a684 <_dtoa_r+0x9a8>
 800a1ce:	423d      	tst	r5, r7
 800a1d0:	d005      	beq.n	800a1de <_dtoa_r+0x502>
 800a1d2:	6832      	ldr	r2, [r6, #0]
 800a1d4:	6873      	ldr	r3, [r6, #4]
 800a1d6:	f7f7 fbf9 	bl	80019cc <__aeabi_dmul>
 800a1da:	003b      	movs	r3, r7
 800a1dc:	3401      	adds	r4, #1
 800a1de:	106d      	asrs	r5, r5, #1
 800a1e0:	3608      	adds	r6, #8
 800a1e2:	e75f      	b.n	800a0a4 <_dtoa_r+0x3c8>
 800a1e4:	9b03      	ldr	r3, [sp, #12]
 800a1e6:	930e      	str	r3, [sp, #56]	; 0x38
 800a1e8:	9b07      	ldr	r3, [sp, #28]
 800a1ea:	e783      	b.n	800a0f4 <_dtoa_r+0x418>
 800a1ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1ee:	4b84      	ldr	r3, [pc, #528]	; (800a400 <_dtoa_r+0x724>)
 800a1f0:	3a01      	subs	r2, #1
 800a1f2:	00d2      	lsls	r2, r2, #3
 800a1f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a1f6:	189b      	adds	r3, r3, r2
 800a1f8:	9c08      	ldr	r4, [sp, #32]
 800a1fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	2900      	cmp	r1, #0
 800a202:	d051      	beq.n	800a2a8 <_dtoa_r+0x5cc>
 800a204:	2000      	movs	r0, #0
 800a206:	4986      	ldr	r1, [pc, #536]	; (800a420 <_dtoa_r+0x744>)
 800a208:	f7f6 ffe6 	bl	80011d8 <__aeabi_ddiv>
 800a20c:	0022      	movs	r2, r4
 800a20e:	002b      	movs	r3, r5
 800a210:	f7f7 fe9e 	bl	8001f50 <__aeabi_dsub>
 800a214:	9a06      	ldr	r2, [sp, #24]
 800a216:	0004      	movs	r4, r0
 800a218:	4694      	mov	ip, r2
 800a21a:	000d      	movs	r5, r1
 800a21c:	9b06      	ldr	r3, [sp, #24]
 800a21e:	9314      	str	r3, [sp, #80]	; 0x50
 800a220:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a222:	4463      	add	r3, ip
 800a224:	9318      	str	r3, [sp, #96]	; 0x60
 800a226:	0039      	movs	r1, r7
 800a228:	0030      	movs	r0, r6
 800a22a:	f7f8 fa31 	bl	8002690 <__aeabi_d2iz>
 800a22e:	9012      	str	r0, [sp, #72]	; 0x48
 800a230:	f7f8 fa64 	bl	80026fc <__aeabi_i2d>
 800a234:	0002      	movs	r2, r0
 800a236:	000b      	movs	r3, r1
 800a238:	0030      	movs	r0, r6
 800a23a:	0039      	movs	r1, r7
 800a23c:	f7f7 fe88 	bl	8001f50 <__aeabi_dsub>
 800a240:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a242:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a244:	3301      	adds	r3, #1
 800a246:	9308      	str	r3, [sp, #32]
 800a248:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a24a:	0006      	movs	r6, r0
 800a24c:	3330      	adds	r3, #48	; 0x30
 800a24e:	7013      	strb	r3, [r2, #0]
 800a250:	0022      	movs	r2, r4
 800a252:	002b      	movs	r3, r5
 800a254:	000f      	movs	r7, r1
 800a256:	f7f6 f8ff 	bl	8000458 <__aeabi_dcmplt>
 800a25a:	2800      	cmp	r0, #0
 800a25c:	d174      	bne.n	800a348 <_dtoa_r+0x66c>
 800a25e:	0032      	movs	r2, r6
 800a260:	003b      	movs	r3, r7
 800a262:	2000      	movs	r0, #0
 800a264:	4968      	ldr	r1, [pc, #416]	; (800a408 <_dtoa_r+0x72c>)
 800a266:	f7f7 fe73 	bl	8001f50 <__aeabi_dsub>
 800a26a:	0022      	movs	r2, r4
 800a26c:	002b      	movs	r3, r5
 800a26e:	f7f6 f8f3 	bl	8000458 <__aeabi_dcmplt>
 800a272:	2800      	cmp	r0, #0
 800a274:	d000      	beq.n	800a278 <_dtoa_r+0x59c>
 800a276:	e0d7      	b.n	800a428 <_dtoa_r+0x74c>
 800a278:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a27a:	9a08      	ldr	r2, [sp, #32]
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d100      	bne.n	800a282 <_dtoa_r+0x5a6>
 800a280:	e771      	b.n	800a166 <_dtoa_r+0x48a>
 800a282:	2200      	movs	r2, #0
 800a284:	0020      	movs	r0, r4
 800a286:	0029      	movs	r1, r5
 800a288:	4b60      	ldr	r3, [pc, #384]	; (800a40c <_dtoa_r+0x730>)
 800a28a:	f7f7 fb9f 	bl	80019cc <__aeabi_dmul>
 800a28e:	4b5f      	ldr	r3, [pc, #380]	; (800a40c <_dtoa_r+0x730>)
 800a290:	0004      	movs	r4, r0
 800a292:	000d      	movs	r5, r1
 800a294:	0030      	movs	r0, r6
 800a296:	0039      	movs	r1, r7
 800a298:	2200      	movs	r2, #0
 800a29a:	f7f7 fb97 	bl	80019cc <__aeabi_dmul>
 800a29e:	9b08      	ldr	r3, [sp, #32]
 800a2a0:	0006      	movs	r6, r0
 800a2a2:	000f      	movs	r7, r1
 800a2a4:	9314      	str	r3, [sp, #80]	; 0x50
 800a2a6:	e7be      	b.n	800a226 <_dtoa_r+0x54a>
 800a2a8:	0020      	movs	r0, r4
 800a2aa:	0029      	movs	r1, r5
 800a2ac:	f7f7 fb8e 	bl	80019cc <__aeabi_dmul>
 800a2b0:	9a06      	ldr	r2, [sp, #24]
 800a2b2:	9b06      	ldr	r3, [sp, #24]
 800a2b4:	4694      	mov	ip, r2
 800a2b6:	9308      	str	r3, [sp, #32]
 800a2b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2ba:	9014      	str	r0, [sp, #80]	; 0x50
 800a2bc:	9115      	str	r1, [sp, #84]	; 0x54
 800a2be:	4463      	add	r3, ip
 800a2c0:	9319      	str	r3, [sp, #100]	; 0x64
 800a2c2:	0030      	movs	r0, r6
 800a2c4:	0039      	movs	r1, r7
 800a2c6:	f7f8 f9e3 	bl	8002690 <__aeabi_d2iz>
 800a2ca:	9018      	str	r0, [sp, #96]	; 0x60
 800a2cc:	f7f8 fa16 	bl	80026fc <__aeabi_i2d>
 800a2d0:	0002      	movs	r2, r0
 800a2d2:	000b      	movs	r3, r1
 800a2d4:	0030      	movs	r0, r6
 800a2d6:	0039      	movs	r1, r7
 800a2d8:	f7f7 fe3a 	bl	8001f50 <__aeabi_dsub>
 800a2dc:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800a2de:	9b08      	ldr	r3, [sp, #32]
 800a2e0:	3630      	adds	r6, #48	; 0x30
 800a2e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a2e4:	701e      	strb	r6, [r3, #0]
 800a2e6:	3301      	adds	r3, #1
 800a2e8:	0004      	movs	r4, r0
 800a2ea:	000d      	movs	r5, r1
 800a2ec:	9308      	str	r3, [sp, #32]
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d12d      	bne.n	800a34e <_dtoa_r+0x672>
 800a2f2:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a2f4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a2f6:	9a06      	ldr	r2, [sp, #24]
 800a2f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2fa:	4694      	mov	ip, r2
 800a2fc:	4463      	add	r3, ip
 800a2fe:	2200      	movs	r2, #0
 800a300:	9308      	str	r3, [sp, #32]
 800a302:	4b47      	ldr	r3, [pc, #284]	; (800a420 <_dtoa_r+0x744>)
 800a304:	f7f6 fc08 	bl	8000b18 <__aeabi_dadd>
 800a308:	0002      	movs	r2, r0
 800a30a:	000b      	movs	r3, r1
 800a30c:	0020      	movs	r0, r4
 800a30e:	0029      	movs	r1, r5
 800a310:	f7f6 f8b6 	bl	8000480 <__aeabi_dcmpgt>
 800a314:	2800      	cmp	r0, #0
 800a316:	d000      	beq.n	800a31a <_dtoa_r+0x63e>
 800a318:	e086      	b.n	800a428 <_dtoa_r+0x74c>
 800a31a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a31c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a31e:	2000      	movs	r0, #0
 800a320:	493f      	ldr	r1, [pc, #252]	; (800a420 <_dtoa_r+0x744>)
 800a322:	f7f7 fe15 	bl	8001f50 <__aeabi_dsub>
 800a326:	0002      	movs	r2, r0
 800a328:	000b      	movs	r3, r1
 800a32a:	0020      	movs	r0, r4
 800a32c:	0029      	movs	r1, r5
 800a32e:	f7f6 f893 	bl	8000458 <__aeabi_dcmplt>
 800a332:	2800      	cmp	r0, #0
 800a334:	d100      	bne.n	800a338 <_dtoa_r+0x65c>
 800a336:	e716      	b.n	800a166 <_dtoa_r+0x48a>
 800a338:	9b08      	ldr	r3, [sp, #32]
 800a33a:	001a      	movs	r2, r3
 800a33c:	3a01      	subs	r2, #1
 800a33e:	9208      	str	r2, [sp, #32]
 800a340:	7812      	ldrb	r2, [r2, #0]
 800a342:	2a30      	cmp	r2, #48	; 0x30
 800a344:	d0f8      	beq.n	800a338 <_dtoa_r+0x65c>
 800a346:	9308      	str	r3, [sp, #32]
 800a348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a34a:	9303      	str	r3, [sp, #12]
 800a34c:	e046      	b.n	800a3dc <_dtoa_r+0x700>
 800a34e:	2200      	movs	r2, #0
 800a350:	4b2e      	ldr	r3, [pc, #184]	; (800a40c <_dtoa_r+0x730>)
 800a352:	f7f7 fb3b 	bl	80019cc <__aeabi_dmul>
 800a356:	0006      	movs	r6, r0
 800a358:	000f      	movs	r7, r1
 800a35a:	e7b2      	b.n	800a2c2 <_dtoa_r+0x5e6>
 800a35c:	9b06      	ldr	r3, [sp, #24]
 800a35e:	9a06      	ldr	r2, [sp, #24]
 800a360:	930a      	str	r3, [sp, #40]	; 0x28
 800a362:	9b07      	ldr	r3, [sp, #28]
 800a364:	9c08      	ldr	r4, [sp, #32]
 800a366:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a368:	3b01      	subs	r3, #1
 800a36a:	189b      	adds	r3, r3, r2
 800a36c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a36e:	0032      	movs	r2, r6
 800a370:	003b      	movs	r3, r7
 800a372:	0020      	movs	r0, r4
 800a374:	0029      	movs	r1, r5
 800a376:	f7f6 ff2f 	bl	80011d8 <__aeabi_ddiv>
 800a37a:	f7f8 f989 	bl	8002690 <__aeabi_d2iz>
 800a37e:	9007      	str	r0, [sp, #28]
 800a380:	f7f8 f9bc 	bl	80026fc <__aeabi_i2d>
 800a384:	0032      	movs	r2, r6
 800a386:	003b      	movs	r3, r7
 800a388:	f7f7 fb20 	bl	80019cc <__aeabi_dmul>
 800a38c:	0002      	movs	r2, r0
 800a38e:	000b      	movs	r3, r1
 800a390:	0020      	movs	r0, r4
 800a392:	0029      	movs	r1, r5
 800a394:	f7f7 fddc 	bl	8001f50 <__aeabi_dsub>
 800a398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a39a:	001a      	movs	r2, r3
 800a39c:	3201      	adds	r2, #1
 800a39e:	920a      	str	r2, [sp, #40]	; 0x28
 800a3a0:	9208      	str	r2, [sp, #32]
 800a3a2:	9a07      	ldr	r2, [sp, #28]
 800a3a4:	3230      	adds	r2, #48	; 0x30
 800a3a6:	701a      	strb	r2, [r3, #0]
 800a3a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d14f      	bne.n	800a44e <_dtoa_r+0x772>
 800a3ae:	0002      	movs	r2, r0
 800a3b0:	000b      	movs	r3, r1
 800a3b2:	f7f6 fbb1 	bl	8000b18 <__aeabi_dadd>
 800a3b6:	0032      	movs	r2, r6
 800a3b8:	003b      	movs	r3, r7
 800a3ba:	0004      	movs	r4, r0
 800a3bc:	000d      	movs	r5, r1
 800a3be:	f7f6 f85f 	bl	8000480 <__aeabi_dcmpgt>
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	d12e      	bne.n	800a424 <_dtoa_r+0x748>
 800a3c6:	0032      	movs	r2, r6
 800a3c8:	003b      	movs	r3, r7
 800a3ca:	0020      	movs	r0, r4
 800a3cc:	0029      	movs	r1, r5
 800a3ce:	f7f6 f83d 	bl	800044c <__aeabi_dcmpeq>
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d002      	beq.n	800a3dc <_dtoa_r+0x700>
 800a3d6:	9b07      	ldr	r3, [sp, #28]
 800a3d8:	07de      	lsls	r6, r3, #31
 800a3da:	d423      	bmi.n	800a424 <_dtoa_r+0x748>
 800a3dc:	9905      	ldr	r1, [sp, #20]
 800a3de:	9804      	ldr	r0, [sp, #16]
 800a3e0:	f000 fbd6 	bl	800ab90 <_Bfree>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	9a08      	ldr	r2, [sp, #32]
 800a3e8:	7013      	strb	r3, [r2, #0]
 800a3ea:	9b03      	ldr	r3, [sp, #12]
 800a3ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	6013      	str	r3, [r2, #0]
 800a3f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d100      	bne.n	800a3fa <_dtoa_r+0x71e>
 800a3f8:	e4ba      	b.n	8009d70 <_dtoa_r+0x94>
 800a3fa:	9a08      	ldr	r2, [sp, #32]
 800a3fc:	601a      	str	r2, [r3, #0]
 800a3fe:	e4b7      	b.n	8009d70 <_dtoa_r+0x94>
 800a400:	0800c0a8 	.word	0x0800c0a8
 800a404:	0800c080 	.word	0x0800c080
 800a408:	3ff00000 	.word	0x3ff00000
 800a40c:	40240000 	.word	0x40240000
 800a410:	401c0000 	.word	0x401c0000
 800a414:	fcc00000 	.word	0xfcc00000
 800a418:	40140000 	.word	0x40140000
 800a41c:	7cc00000 	.word	0x7cc00000
 800a420:	3fe00000 	.word	0x3fe00000
 800a424:	9b03      	ldr	r3, [sp, #12]
 800a426:	930e      	str	r3, [sp, #56]	; 0x38
 800a428:	9b08      	ldr	r3, [sp, #32]
 800a42a:	9308      	str	r3, [sp, #32]
 800a42c:	3b01      	subs	r3, #1
 800a42e:	781a      	ldrb	r2, [r3, #0]
 800a430:	2a39      	cmp	r2, #57	; 0x39
 800a432:	d108      	bne.n	800a446 <_dtoa_r+0x76a>
 800a434:	9a06      	ldr	r2, [sp, #24]
 800a436:	429a      	cmp	r2, r3
 800a438:	d1f7      	bne.n	800a42a <_dtoa_r+0x74e>
 800a43a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a43c:	9906      	ldr	r1, [sp, #24]
 800a43e:	3201      	adds	r2, #1
 800a440:	920e      	str	r2, [sp, #56]	; 0x38
 800a442:	2230      	movs	r2, #48	; 0x30
 800a444:	700a      	strb	r2, [r1, #0]
 800a446:	781a      	ldrb	r2, [r3, #0]
 800a448:	3201      	adds	r2, #1
 800a44a:	701a      	strb	r2, [r3, #0]
 800a44c:	e77c      	b.n	800a348 <_dtoa_r+0x66c>
 800a44e:	2200      	movs	r2, #0
 800a450:	4ba9      	ldr	r3, [pc, #676]	; (800a6f8 <_dtoa_r+0xa1c>)
 800a452:	f7f7 fabb 	bl	80019cc <__aeabi_dmul>
 800a456:	2200      	movs	r2, #0
 800a458:	2300      	movs	r3, #0
 800a45a:	0004      	movs	r4, r0
 800a45c:	000d      	movs	r5, r1
 800a45e:	f7f5 fff5 	bl	800044c <__aeabi_dcmpeq>
 800a462:	2800      	cmp	r0, #0
 800a464:	d100      	bne.n	800a468 <_dtoa_r+0x78c>
 800a466:	e782      	b.n	800a36e <_dtoa_r+0x692>
 800a468:	e7b8      	b.n	800a3dc <_dtoa_r+0x700>
 800a46a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800a46c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a46e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a470:	2f00      	cmp	r7, #0
 800a472:	d012      	beq.n	800a49a <_dtoa_r+0x7be>
 800a474:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a476:	2a01      	cmp	r2, #1
 800a478:	dc6e      	bgt.n	800a558 <_dtoa_r+0x87c>
 800a47a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a47c:	2a00      	cmp	r2, #0
 800a47e:	d065      	beq.n	800a54c <_dtoa_r+0x870>
 800a480:	4a9e      	ldr	r2, [pc, #632]	; (800a6fc <_dtoa_r+0xa20>)
 800a482:	189b      	adds	r3, r3, r2
 800a484:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a486:	2101      	movs	r1, #1
 800a488:	18d2      	adds	r2, r2, r3
 800a48a:	920a      	str	r2, [sp, #40]	; 0x28
 800a48c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a48e:	9804      	ldr	r0, [sp, #16]
 800a490:	18d3      	adds	r3, r2, r3
 800a492:	930c      	str	r3, [sp, #48]	; 0x30
 800a494:	f000 fc2c 	bl	800acf0 <__i2b>
 800a498:	0007      	movs	r7, r0
 800a49a:	2c00      	cmp	r4, #0
 800a49c:	d00e      	beq.n	800a4bc <_dtoa_r+0x7e0>
 800a49e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	dd0b      	ble.n	800a4bc <_dtoa_r+0x7e0>
 800a4a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4a6:	0023      	movs	r3, r4
 800a4a8:	4294      	cmp	r4, r2
 800a4aa:	dd00      	ble.n	800a4ae <_dtoa_r+0x7d2>
 800a4ac:	0013      	movs	r3, r2
 800a4ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4b0:	1ae4      	subs	r4, r4, r3
 800a4b2:	1ad2      	subs	r2, r2, r3
 800a4b4:	920a      	str	r2, [sp, #40]	; 0x28
 800a4b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4b8:	1ad3      	subs	r3, r2, r3
 800a4ba:	930c      	str	r3, [sp, #48]	; 0x30
 800a4bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d01e      	beq.n	800a500 <_dtoa_r+0x824>
 800a4c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d05c      	beq.n	800a582 <_dtoa_r+0x8a6>
 800a4c8:	2d00      	cmp	r5, #0
 800a4ca:	dd10      	ble.n	800a4ee <_dtoa_r+0x812>
 800a4cc:	0039      	movs	r1, r7
 800a4ce:	002a      	movs	r2, r5
 800a4d0:	9804      	ldr	r0, [sp, #16]
 800a4d2:	f000 fcd5 	bl	800ae80 <__pow5mult>
 800a4d6:	9a05      	ldr	r2, [sp, #20]
 800a4d8:	0001      	movs	r1, r0
 800a4da:	0007      	movs	r7, r0
 800a4dc:	9804      	ldr	r0, [sp, #16]
 800a4de:	f000 fc1f 	bl	800ad20 <__multiply>
 800a4e2:	0006      	movs	r6, r0
 800a4e4:	9905      	ldr	r1, [sp, #20]
 800a4e6:	9804      	ldr	r0, [sp, #16]
 800a4e8:	f000 fb52 	bl	800ab90 <_Bfree>
 800a4ec:	9605      	str	r6, [sp, #20]
 800a4ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4f0:	1b5a      	subs	r2, r3, r5
 800a4f2:	42ab      	cmp	r3, r5
 800a4f4:	d004      	beq.n	800a500 <_dtoa_r+0x824>
 800a4f6:	9905      	ldr	r1, [sp, #20]
 800a4f8:	9804      	ldr	r0, [sp, #16]
 800a4fa:	f000 fcc1 	bl	800ae80 <__pow5mult>
 800a4fe:	9005      	str	r0, [sp, #20]
 800a500:	2101      	movs	r1, #1
 800a502:	9804      	ldr	r0, [sp, #16]
 800a504:	f000 fbf4 	bl	800acf0 <__i2b>
 800a508:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a50a:	0006      	movs	r6, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	dd3a      	ble.n	800a586 <_dtoa_r+0x8aa>
 800a510:	001a      	movs	r2, r3
 800a512:	0001      	movs	r1, r0
 800a514:	9804      	ldr	r0, [sp, #16]
 800a516:	f000 fcb3 	bl	800ae80 <__pow5mult>
 800a51a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a51c:	0006      	movs	r6, r0
 800a51e:	2500      	movs	r5, #0
 800a520:	2b01      	cmp	r3, #1
 800a522:	dc38      	bgt.n	800a596 <_dtoa_r+0x8ba>
 800a524:	2500      	movs	r5, #0
 800a526:	9b08      	ldr	r3, [sp, #32]
 800a528:	42ab      	cmp	r3, r5
 800a52a:	d130      	bne.n	800a58e <_dtoa_r+0x8b2>
 800a52c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a52e:	031b      	lsls	r3, r3, #12
 800a530:	42ab      	cmp	r3, r5
 800a532:	d12c      	bne.n	800a58e <_dtoa_r+0x8b2>
 800a534:	4b72      	ldr	r3, [pc, #456]	; (800a700 <_dtoa_r+0xa24>)
 800a536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a538:	4213      	tst	r3, r2
 800a53a:	d028      	beq.n	800a58e <_dtoa_r+0x8b2>
 800a53c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a53e:	3501      	adds	r5, #1
 800a540:	3301      	adds	r3, #1
 800a542:	930a      	str	r3, [sp, #40]	; 0x28
 800a544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a546:	3301      	adds	r3, #1
 800a548:	930c      	str	r3, [sp, #48]	; 0x30
 800a54a:	e020      	b.n	800a58e <_dtoa_r+0x8b2>
 800a54c:	2336      	movs	r3, #54	; 0x36
 800a54e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a550:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a552:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a554:	1a9b      	subs	r3, r3, r2
 800a556:	e795      	b.n	800a484 <_dtoa_r+0x7a8>
 800a558:	9b07      	ldr	r3, [sp, #28]
 800a55a:	1e5d      	subs	r5, r3, #1
 800a55c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a55e:	42ab      	cmp	r3, r5
 800a560:	db07      	blt.n	800a572 <_dtoa_r+0x896>
 800a562:	1b5d      	subs	r5, r3, r5
 800a564:	9b07      	ldr	r3, [sp, #28]
 800a566:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a568:	2b00      	cmp	r3, #0
 800a56a:	da8b      	bge.n	800a484 <_dtoa_r+0x7a8>
 800a56c:	1ae4      	subs	r4, r4, r3
 800a56e:	2300      	movs	r3, #0
 800a570:	e788      	b.n	800a484 <_dtoa_r+0x7a8>
 800a572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a574:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a576:	1aeb      	subs	r3, r5, r3
 800a578:	18d3      	adds	r3, r2, r3
 800a57a:	950d      	str	r5, [sp, #52]	; 0x34
 800a57c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a57e:	2500      	movs	r5, #0
 800a580:	e7f0      	b.n	800a564 <_dtoa_r+0x888>
 800a582:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a584:	e7b7      	b.n	800a4f6 <_dtoa_r+0x81a>
 800a586:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a588:	2500      	movs	r5, #0
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	ddca      	ble.n	800a524 <_dtoa_r+0x848>
 800a58e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a590:	2001      	movs	r0, #1
 800a592:	2b00      	cmp	r3, #0
 800a594:	d008      	beq.n	800a5a8 <_dtoa_r+0x8cc>
 800a596:	6933      	ldr	r3, [r6, #16]
 800a598:	3303      	adds	r3, #3
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	18f3      	adds	r3, r6, r3
 800a59e:	6858      	ldr	r0, [r3, #4]
 800a5a0:	f000 fb5e 	bl	800ac60 <__hi0bits>
 800a5a4:	2320      	movs	r3, #32
 800a5a6:	1a18      	subs	r0, r3, r0
 800a5a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5aa:	1818      	adds	r0, r3, r0
 800a5ac:	0002      	movs	r2, r0
 800a5ae:	231f      	movs	r3, #31
 800a5b0:	401a      	ands	r2, r3
 800a5b2:	4218      	tst	r0, r3
 800a5b4:	d047      	beq.n	800a646 <_dtoa_r+0x96a>
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	1a9b      	subs	r3, r3, r2
 800a5ba:	2b04      	cmp	r3, #4
 800a5bc:	dd3f      	ble.n	800a63e <_dtoa_r+0x962>
 800a5be:	231c      	movs	r3, #28
 800a5c0:	1a9b      	subs	r3, r3, r2
 800a5c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5c4:	18e4      	adds	r4, r4, r3
 800a5c6:	18d2      	adds	r2, r2, r3
 800a5c8:	920a      	str	r2, [sp, #40]	; 0x28
 800a5ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5cc:	18d3      	adds	r3, r2, r3
 800a5ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a5d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	dd05      	ble.n	800a5e2 <_dtoa_r+0x906>
 800a5d6:	001a      	movs	r2, r3
 800a5d8:	9905      	ldr	r1, [sp, #20]
 800a5da:	9804      	ldr	r0, [sp, #16]
 800a5dc:	f000 fcac 	bl	800af38 <__lshift>
 800a5e0:	9005      	str	r0, [sp, #20]
 800a5e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	dd05      	ble.n	800a5f4 <_dtoa_r+0x918>
 800a5e8:	0031      	movs	r1, r6
 800a5ea:	001a      	movs	r2, r3
 800a5ec:	9804      	ldr	r0, [sp, #16]
 800a5ee:	f000 fca3 	bl	800af38 <__lshift>
 800a5f2:	0006      	movs	r6, r0
 800a5f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d027      	beq.n	800a64a <_dtoa_r+0x96e>
 800a5fa:	0031      	movs	r1, r6
 800a5fc:	9805      	ldr	r0, [sp, #20]
 800a5fe:	f000 fd09 	bl	800b014 <__mcmp>
 800a602:	2800      	cmp	r0, #0
 800a604:	da21      	bge.n	800a64a <_dtoa_r+0x96e>
 800a606:	9b03      	ldr	r3, [sp, #12]
 800a608:	220a      	movs	r2, #10
 800a60a:	3b01      	subs	r3, #1
 800a60c:	9303      	str	r3, [sp, #12]
 800a60e:	9905      	ldr	r1, [sp, #20]
 800a610:	2300      	movs	r3, #0
 800a612:	9804      	ldr	r0, [sp, #16]
 800a614:	f000 fae0 	bl	800abd8 <__multadd>
 800a618:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a61a:	9005      	str	r0, [sp, #20]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d100      	bne.n	800a622 <_dtoa_r+0x946>
 800a620:	e15d      	b.n	800a8de <_dtoa_r+0xc02>
 800a622:	2300      	movs	r3, #0
 800a624:	0039      	movs	r1, r7
 800a626:	220a      	movs	r2, #10
 800a628:	9804      	ldr	r0, [sp, #16]
 800a62a:	f000 fad5 	bl	800abd8 <__multadd>
 800a62e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a630:	0007      	movs	r7, r0
 800a632:	2b00      	cmp	r3, #0
 800a634:	dc49      	bgt.n	800a6ca <_dtoa_r+0x9ee>
 800a636:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a638:	2b02      	cmp	r3, #2
 800a63a:	dc0e      	bgt.n	800a65a <_dtoa_r+0x97e>
 800a63c:	e045      	b.n	800a6ca <_dtoa_r+0x9ee>
 800a63e:	2b04      	cmp	r3, #4
 800a640:	d0c6      	beq.n	800a5d0 <_dtoa_r+0x8f4>
 800a642:	331c      	adds	r3, #28
 800a644:	e7bd      	b.n	800a5c2 <_dtoa_r+0x8e6>
 800a646:	0013      	movs	r3, r2
 800a648:	e7fb      	b.n	800a642 <_dtoa_r+0x966>
 800a64a:	9b07      	ldr	r3, [sp, #28]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	dc36      	bgt.n	800a6be <_dtoa_r+0x9e2>
 800a650:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a652:	2b02      	cmp	r3, #2
 800a654:	dd33      	ble.n	800a6be <_dtoa_r+0x9e2>
 800a656:	9b07      	ldr	r3, [sp, #28]
 800a658:	930b      	str	r3, [sp, #44]	; 0x2c
 800a65a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d10c      	bne.n	800a67a <_dtoa_r+0x99e>
 800a660:	0031      	movs	r1, r6
 800a662:	2205      	movs	r2, #5
 800a664:	9804      	ldr	r0, [sp, #16]
 800a666:	f000 fab7 	bl	800abd8 <__multadd>
 800a66a:	0006      	movs	r6, r0
 800a66c:	0001      	movs	r1, r0
 800a66e:	9805      	ldr	r0, [sp, #20]
 800a670:	f000 fcd0 	bl	800b014 <__mcmp>
 800a674:	2800      	cmp	r0, #0
 800a676:	dd00      	ble.n	800a67a <_dtoa_r+0x99e>
 800a678:	e59f      	b.n	800a1ba <_dtoa_r+0x4de>
 800a67a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a67c:	43db      	mvns	r3, r3
 800a67e:	9303      	str	r3, [sp, #12]
 800a680:	9b06      	ldr	r3, [sp, #24]
 800a682:	9308      	str	r3, [sp, #32]
 800a684:	2500      	movs	r5, #0
 800a686:	0031      	movs	r1, r6
 800a688:	9804      	ldr	r0, [sp, #16]
 800a68a:	f000 fa81 	bl	800ab90 <_Bfree>
 800a68e:	2f00      	cmp	r7, #0
 800a690:	d100      	bne.n	800a694 <_dtoa_r+0x9b8>
 800a692:	e6a3      	b.n	800a3dc <_dtoa_r+0x700>
 800a694:	2d00      	cmp	r5, #0
 800a696:	d005      	beq.n	800a6a4 <_dtoa_r+0x9c8>
 800a698:	42bd      	cmp	r5, r7
 800a69a:	d003      	beq.n	800a6a4 <_dtoa_r+0x9c8>
 800a69c:	0029      	movs	r1, r5
 800a69e:	9804      	ldr	r0, [sp, #16]
 800a6a0:	f000 fa76 	bl	800ab90 <_Bfree>
 800a6a4:	0039      	movs	r1, r7
 800a6a6:	9804      	ldr	r0, [sp, #16]
 800a6a8:	f000 fa72 	bl	800ab90 <_Bfree>
 800a6ac:	e696      	b.n	800a3dc <_dtoa_r+0x700>
 800a6ae:	2600      	movs	r6, #0
 800a6b0:	0037      	movs	r7, r6
 800a6b2:	e7e2      	b.n	800a67a <_dtoa_r+0x99e>
 800a6b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6b6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a6b8:	9303      	str	r3, [sp, #12]
 800a6ba:	0037      	movs	r7, r6
 800a6bc:	e57d      	b.n	800a1ba <_dtoa_r+0x4de>
 800a6be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d100      	bne.n	800a6c6 <_dtoa_r+0x9ea>
 800a6c4:	e0c3      	b.n	800a84e <_dtoa_r+0xb72>
 800a6c6:	9b07      	ldr	r3, [sp, #28]
 800a6c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ca:	2c00      	cmp	r4, #0
 800a6cc:	dd05      	ble.n	800a6da <_dtoa_r+0x9fe>
 800a6ce:	0039      	movs	r1, r7
 800a6d0:	0022      	movs	r2, r4
 800a6d2:	9804      	ldr	r0, [sp, #16]
 800a6d4:	f000 fc30 	bl	800af38 <__lshift>
 800a6d8:	0007      	movs	r7, r0
 800a6da:	0038      	movs	r0, r7
 800a6dc:	2d00      	cmp	r5, #0
 800a6de:	d024      	beq.n	800a72a <_dtoa_r+0xa4e>
 800a6e0:	6879      	ldr	r1, [r7, #4]
 800a6e2:	9804      	ldr	r0, [sp, #16]
 800a6e4:	f000 fa10 	bl	800ab08 <_Balloc>
 800a6e8:	1e04      	subs	r4, r0, #0
 800a6ea:	d111      	bne.n	800a710 <_dtoa_r+0xa34>
 800a6ec:	0022      	movs	r2, r4
 800a6ee:	4b05      	ldr	r3, [pc, #20]	; (800a704 <_dtoa_r+0xa28>)
 800a6f0:	4805      	ldr	r0, [pc, #20]	; (800a708 <_dtoa_r+0xa2c>)
 800a6f2:	4906      	ldr	r1, [pc, #24]	; (800a70c <_dtoa_r+0xa30>)
 800a6f4:	f7ff fb07 	bl	8009d06 <_dtoa_r+0x2a>
 800a6f8:	40240000 	.word	0x40240000
 800a6fc:	00000433 	.word	0x00000433
 800a700:	7ff00000 	.word	0x7ff00000
 800a704:	0800c014 	.word	0x0800c014
 800a708:	0800bfbc 	.word	0x0800bfbc
 800a70c:	000002ef 	.word	0x000002ef
 800a710:	0039      	movs	r1, r7
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	310c      	adds	r1, #12
 800a716:	3202      	adds	r2, #2
 800a718:	0092      	lsls	r2, r2, #2
 800a71a:	300c      	adds	r0, #12
 800a71c:	f000 ffca 	bl	800b6b4 <memcpy>
 800a720:	2201      	movs	r2, #1
 800a722:	0021      	movs	r1, r4
 800a724:	9804      	ldr	r0, [sp, #16]
 800a726:	f000 fc07 	bl	800af38 <__lshift>
 800a72a:	9b06      	ldr	r3, [sp, #24]
 800a72c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a72e:	9307      	str	r3, [sp, #28]
 800a730:	3b01      	subs	r3, #1
 800a732:	189b      	adds	r3, r3, r2
 800a734:	2201      	movs	r2, #1
 800a736:	003d      	movs	r5, r7
 800a738:	0007      	movs	r7, r0
 800a73a:	930e      	str	r3, [sp, #56]	; 0x38
 800a73c:	9b08      	ldr	r3, [sp, #32]
 800a73e:	4013      	ands	r3, r2
 800a740:	930d      	str	r3, [sp, #52]	; 0x34
 800a742:	0031      	movs	r1, r6
 800a744:	9805      	ldr	r0, [sp, #20]
 800a746:	f7ff fa39 	bl	8009bbc <quorem>
 800a74a:	0029      	movs	r1, r5
 800a74c:	0004      	movs	r4, r0
 800a74e:	900b      	str	r0, [sp, #44]	; 0x2c
 800a750:	9805      	ldr	r0, [sp, #20]
 800a752:	f000 fc5f 	bl	800b014 <__mcmp>
 800a756:	003a      	movs	r2, r7
 800a758:	900c      	str	r0, [sp, #48]	; 0x30
 800a75a:	0031      	movs	r1, r6
 800a75c:	9804      	ldr	r0, [sp, #16]
 800a75e:	f000 fc75 	bl	800b04c <__mdiff>
 800a762:	2201      	movs	r2, #1
 800a764:	68c3      	ldr	r3, [r0, #12]
 800a766:	3430      	adds	r4, #48	; 0x30
 800a768:	9008      	str	r0, [sp, #32]
 800a76a:	920a      	str	r2, [sp, #40]	; 0x28
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d104      	bne.n	800a77a <_dtoa_r+0xa9e>
 800a770:	0001      	movs	r1, r0
 800a772:	9805      	ldr	r0, [sp, #20]
 800a774:	f000 fc4e 	bl	800b014 <__mcmp>
 800a778:	900a      	str	r0, [sp, #40]	; 0x28
 800a77a:	9908      	ldr	r1, [sp, #32]
 800a77c:	9804      	ldr	r0, [sp, #16]
 800a77e:	f000 fa07 	bl	800ab90 <_Bfree>
 800a782:	9b07      	ldr	r3, [sp, #28]
 800a784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a786:	3301      	adds	r3, #1
 800a788:	9308      	str	r3, [sp, #32]
 800a78a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a78c:	4313      	orrs	r3, r2
 800a78e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a790:	4313      	orrs	r3, r2
 800a792:	d109      	bne.n	800a7a8 <_dtoa_r+0xacc>
 800a794:	2c39      	cmp	r4, #57	; 0x39
 800a796:	d022      	beq.n	800a7de <_dtoa_r+0xb02>
 800a798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	dd01      	ble.n	800a7a2 <_dtoa_r+0xac6>
 800a79e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a7a0:	3431      	adds	r4, #49	; 0x31
 800a7a2:	9b07      	ldr	r3, [sp, #28]
 800a7a4:	701c      	strb	r4, [r3, #0]
 800a7a6:	e76e      	b.n	800a686 <_dtoa_r+0x9aa>
 800a7a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	db04      	blt.n	800a7b8 <_dtoa_r+0xadc>
 800a7ae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7b4:	4313      	orrs	r3, r2
 800a7b6:	d11e      	bne.n	800a7f6 <_dtoa_r+0xb1a>
 800a7b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	ddf1      	ble.n	800a7a2 <_dtoa_r+0xac6>
 800a7be:	9905      	ldr	r1, [sp, #20]
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	9804      	ldr	r0, [sp, #16]
 800a7c4:	f000 fbb8 	bl	800af38 <__lshift>
 800a7c8:	0031      	movs	r1, r6
 800a7ca:	9005      	str	r0, [sp, #20]
 800a7cc:	f000 fc22 	bl	800b014 <__mcmp>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	dc02      	bgt.n	800a7da <_dtoa_r+0xafe>
 800a7d4:	d1e5      	bne.n	800a7a2 <_dtoa_r+0xac6>
 800a7d6:	07e3      	lsls	r3, r4, #31
 800a7d8:	d5e3      	bpl.n	800a7a2 <_dtoa_r+0xac6>
 800a7da:	2c39      	cmp	r4, #57	; 0x39
 800a7dc:	d1df      	bne.n	800a79e <_dtoa_r+0xac2>
 800a7de:	2339      	movs	r3, #57	; 0x39
 800a7e0:	9a07      	ldr	r2, [sp, #28]
 800a7e2:	7013      	strb	r3, [r2, #0]
 800a7e4:	9b08      	ldr	r3, [sp, #32]
 800a7e6:	9308      	str	r3, [sp, #32]
 800a7e8:	3b01      	subs	r3, #1
 800a7ea:	781a      	ldrb	r2, [r3, #0]
 800a7ec:	2a39      	cmp	r2, #57	; 0x39
 800a7ee:	d063      	beq.n	800a8b8 <_dtoa_r+0xbdc>
 800a7f0:	3201      	adds	r2, #1
 800a7f2:	701a      	strb	r2, [r3, #0]
 800a7f4:	e747      	b.n	800a686 <_dtoa_r+0x9aa>
 800a7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	dd03      	ble.n	800a804 <_dtoa_r+0xb28>
 800a7fc:	2c39      	cmp	r4, #57	; 0x39
 800a7fe:	d0ee      	beq.n	800a7de <_dtoa_r+0xb02>
 800a800:	3401      	adds	r4, #1
 800a802:	e7ce      	b.n	800a7a2 <_dtoa_r+0xac6>
 800a804:	9b07      	ldr	r3, [sp, #28]
 800a806:	9a07      	ldr	r2, [sp, #28]
 800a808:	701c      	strb	r4, [r3, #0]
 800a80a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d03e      	beq.n	800a88e <_dtoa_r+0xbb2>
 800a810:	2300      	movs	r3, #0
 800a812:	220a      	movs	r2, #10
 800a814:	9905      	ldr	r1, [sp, #20]
 800a816:	9804      	ldr	r0, [sp, #16]
 800a818:	f000 f9de 	bl	800abd8 <__multadd>
 800a81c:	2300      	movs	r3, #0
 800a81e:	9005      	str	r0, [sp, #20]
 800a820:	220a      	movs	r2, #10
 800a822:	0029      	movs	r1, r5
 800a824:	9804      	ldr	r0, [sp, #16]
 800a826:	42bd      	cmp	r5, r7
 800a828:	d106      	bne.n	800a838 <_dtoa_r+0xb5c>
 800a82a:	f000 f9d5 	bl	800abd8 <__multadd>
 800a82e:	0005      	movs	r5, r0
 800a830:	0007      	movs	r7, r0
 800a832:	9b08      	ldr	r3, [sp, #32]
 800a834:	9307      	str	r3, [sp, #28]
 800a836:	e784      	b.n	800a742 <_dtoa_r+0xa66>
 800a838:	f000 f9ce 	bl	800abd8 <__multadd>
 800a83c:	0039      	movs	r1, r7
 800a83e:	0005      	movs	r5, r0
 800a840:	2300      	movs	r3, #0
 800a842:	220a      	movs	r2, #10
 800a844:	9804      	ldr	r0, [sp, #16]
 800a846:	f000 f9c7 	bl	800abd8 <__multadd>
 800a84a:	0007      	movs	r7, r0
 800a84c:	e7f1      	b.n	800a832 <_dtoa_r+0xb56>
 800a84e:	9b07      	ldr	r3, [sp, #28]
 800a850:	930b      	str	r3, [sp, #44]	; 0x2c
 800a852:	2500      	movs	r5, #0
 800a854:	0031      	movs	r1, r6
 800a856:	9805      	ldr	r0, [sp, #20]
 800a858:	f7ff f9b0 	bl	8009bbc <quorem>
 800a85c:	9b06      	ldr	r3, [sp, #24]
 800a85e:	3030      	adds	r0, #48	; 0x30
 800a860:	5558      	strb	r0, [r3, r5]
 800a862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a864:	3501      	adds	r5, #1
 800a866:	0004      	movs	r4, r0
 800a868:	42ab      	cmp	r3, r5
 800a86a:	dd07      	ble.n	800a87c <_dtoa_r+0xba0>
 800a86c:	2300      	movs	r3, #0
 800a86e:	220a      	movs	r2, #10
 800a870:	9905      	ldr	r1, [sp, #20]
 800a872:	9804      	ldr	r0, [sp, #16]
 800a874:	f000 f9b0 	bl	800abd8 <__multadd>
 800a878:	9005      	str	r0, [sp, #20]
 800a87a:	e7eb      	b.n	800a854 <_dtoa_r+0xb78>
 800a87c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a87e:	2301      	movs	r3, #1
 800a880:	2a00      	cmp	r2, #0
 800a882:	dd00      	ble.n	800a886 <_dtoa_r+0xbaa>
 800a884:	0013      	movs	r3, r2
 800a886:	2500      	movs	r5, #0
 800a888:	9a06      	ldr	r2, [sp, #24]
 800a88a:	18d3      	adds	r3, r2, r3
 800a88c:	9308      	str	r3, [sp, #32]
 800a88e:	9905      	ldr	r1, [sp, #20]
 800a890:	2201      	movs	r2, #1
 800a892:	9804      	ldr	r0, [sp, #16]
 800a894:	f000 fb50 	bl	800af38 <__lshift>
 800a898:	0031      	movs	r1, r6
 800a89a:	9005      	str	r0, [sp, #20]
 800a89c:	f000 fbba 	bl	800b014 <__mcmp>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	dc9f      	bgt.n	800a7e4 <_dtoa_r+0xb08>
 800a8a4:	d101      	bne.n	800a8aa <_dtoa_r+0xbce>
 800a8a6:	07e4      	lsls	r4, r4, #31
 800a8a8:	d49c      	bmi.n	800a7e4 <_dtoa_r+0xb08>
 800a8aa:	9b08      	ldr	r3, [sp, #32]
 800a8ac:	9308      	str	r3, [sp, #32]
 800a8ae:	3b01      	subs	r3, #1
 800a8b0:	781a      	ldrb	r2, [r3, #0]
 800a8b2:	2a30      	cmp	r2, #48	; 0x30
 800a8b4:	d0fa      	beq.n	800a8ac <_dtoa_r+0xbd0>
 800a8b6:	e6e6      	b.n	800a686 <_dtoa_r+0x9aa>
 800a8b8:	9a06      	ldr	r2, [sp, #24]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d193      	bne.n	800a7e6 <_dtoa_r+0xb0a>
 800a8be:	9b03      	ldr	r3, [sp, #12]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	9303      	str	r3, [sp, #12]
 800a8c4:	2331      	movs	r3, #49	; 0x31
 800a8c6:	7013      	strb	r3, [r2, #0]
 800a8c8:	e6dd      	b.n	800a686 <_dtoa_r+0x9aa>
 800a8ca:	4b09      	ldr	r3, [pc, #36]	; (800a8f0 <_dtoa_r+0xc14>)
 800a8cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a8ce:	9306      	str	r3, [sp, #24]
 800a8d0:	4b08      	ldr	r3, [pc, #32]	; (800a8f4 <_dtoa_r+0xc18>)
 800a8d2:	2a00      	cmp	r2, #0
 800a8d4:	d001      	beq.n	800a8da <_dtoa_r+0xbfe>
 800a8d6:	f7ff fa49 	bl	8009d6c <_dtoa_r+0x90>
 800a8da:	f7ff fa49 	bl	8009d70 <_dtoa_r+0x94>
 800a8de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	dcb6      	bgt.n	800a852 <_dtoa_r+0xb76>
 800a8e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	dd00      	ble.n	800a8ec <_dtoa_r+0xc10>
 800a8ea:	e6b6      	b.n	800a65a <_dtoa_r+0x97e>
 800a8ec:	e7b1      	b.n	800a852 <_dtoa_r+0xb76>
 800a8ee:	46c0      	nop			; (mov r8, r8)
 800a8f0:	0800bf98 	.word	0x0800bf98
 800a8f4:	0800bfa0 	.word	0x0800bfa0

0800a8f8 <_free_r>:
 800a8f8:	b570      	push	{r4, r5, r6, lr}
 800a8fa:	0005      	movs	r5, r0
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	d010      	beq.n	800a922 <_free_r+0x2a>
 800a900:	1f0c      	subs	r4, r1, #4
 800a902:	6823      	ldr	r3, [r4, #0]
 800a904:	2b00      	cmp	r3, #0
 800a906:	da00      	bge.n	800a90a <_free_r+0x12>
 800a908:	18e4      	adds	r4, r4, r3
 800a90a:	0028      	movs	r0, r5
 800a90c:	f000 f8ec 	bl	800aae8 <__malloc_lock>
 800a910:	4a1d      	ldr	r2, [pc, #116]	; (800a988 <_free_r+0x90>)
 800a912:	6813      	ldr	r3, [r2, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d105      	bne.n	800a924 <_free_r+0x2c>
 800a918:	6063      	str	r3, [r4, #4]
 800a91a:	6014      	str	r4, [r2, #0]
 800a91c:	0028      	movs	r0, r5
 800a91e:	f000 f8eb 	bl	800aaf8 <__malloc_unlock>
 800a922:	bd70      	pop	{r4, r5, r6, pc}
 800a924:	42a3      	cmp	r3, r4
 800a926:	d908      	bls.n	800a93a <_free_r+0x42>
 800a928:	6820      	ldr	r0, [r4, #0]
 800a92a:	1821      	adds	r1, r4, r0
 800a92c:	428b      	cmp	r3, r1
 800a92e:	d1f3      	bne.n	800a918 <_free_r+0x20>
 800a930:	6819      	ldr	r1, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	1809      	adds	r1, r1, r0
 800a936:	6021      	str	r1, [r4, #0]
 800a938:	e7ee      	b.n	800a918 <_free_r+0x20>
 800a93a:	001a      	movs	r2, r3
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d001      	beq.n	800a946 <_free_r+0x4e>
 800a942:	42a3      	cmp	r3, r4
 800a944:	d9f9      	bls.n	800a93a <_free_r+0x42>
 800a946:	6811      	ldr	r1, [r2, #0]
 800a948:	1850      	adds	r0, r2, r1
 800a94a:	42a0      	cmp	r0, r4
 800a94c:	d10b      	bne.n	800a966 <_free_r+0x6e>
 800a94e:	6820      	ldr	r0, [r4, #0]
 800a950:	1809      	adds	r1, r1, r0
 800a952:	1850      	adds	r0, r2, r1
 800a954:	6011      	str	r1, [r2, #0]
 800a956:	4283      	cmp	r3, r0
 800a958:	d1e0      	bne.n	800a91c <_free_r+0x24>
 800a95a:	6818      	ldr	r0, [r3, #0]
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	1841      	adds	r1, r0, r1
 800a960:	6011      	str	r1, [r2, #0]
 800a962:	6053      	str	r3, [r2, #4]
 800a964:	e7da      	b.n	800a91c <_free_r+0x24>
 800a966:	42a0      	cmp	r0, r4
 800a968:	d902      	bls.n	800a970 <_free_r+0x78>
 800a96a:	230c      	movs	r3, #12
 800a96c:	602b      	str	r3, [r5, #0]
 800a96e:	e7d5      	b.n	800a91c <_free_r+0x24>
 800a970:	6820      	ldr	r0, [r4, #0]
 800a972:	1821      	adds	r1, r4, r0
 800a974:	428b      	cmp	r3, r1
 800a976:	d103      	bne.n	800a980 <_free_r+0x88>
 800a978:	6819      	ldr	r1, [r3, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	1809      	adds	r1, r1, r0
 800a97e:	6021      	str	r1, [r4, #0]
 800a980:	6063      	str	r3, [r4, #4]
 800a982:	6054      	str	r4, [r2, #4]
 800a984:	e7ca      	b.n	800a91c <_free_r+0x24>
 800a986:	46c0      	nop			; (mov r8, r8)
 800a988:	20000658 	.word	0x20000658

0800a98c <malloc>:
 800a98c:	b510      	push	{r4, lr}
 800a98e:	4b03      	ldr	r3, [pc, #12]	; (800a99c <malloc+0x10>)
 800a990:	0001      	movs	r1, r0
 800a992:	6818      	ldr	r0, [r3, #0]
 800a994:	f000 f826 	bl	800a9e4 <_malloc_r>
 800a998:	bd10      	pop	{r4, pc}
 800a99a:	46c0      	nop			; (mov r8, r8)
 800a99c:	20000064 	.word	0x20000064

0800a9a0 <sbrk_aligned>:
 800a9a0:	b570      	push	{r4, r5, r6, lr}
 800a9a2:	4e0f      	ldr	r6, [pc, #60]	; (800a9e0 <sbrk_aligned+0x40>)
 800a9a4:	000d      	movs	r5, r1
 800a9a6:	6831      	ldr	r1, [r6, #0]
 800a9a8:	0004      	movs	r4, r0
 800a9aa:	2900      	cmp	r1, #0
 800a9ac:	d102      	bne.n	800a9b4 <sbrk_aligned+0x14>
 800a9ae:	f000 fe6f 	bl	800b690 <_sbrk_r>
 800a9b2:	6030      	str	r0, [r6, #0]
 800a9b4:	0029      	movs	r1, r5
 800a9b6:	0020      	movs	r0, r4
 800a9b8:	f000 fe6a 	bl	800b690 <_sbrk_r>
 800a9bc:	1c43      	adds	r3, r0, #1
 800a9be:	d00a      	beq.n	800a9d6 <sbrk_aligned+0x36>
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	1cc5      	adds	r5, r0, #3
 800a9c4:	439d      	bics	r5, r3
 800a9c6:	42a8      	cmp	r0, r5
 800a9c8:	d007      	beq.n	800a9da <sbrk_aligned+0x3a>
 800a9ca:	1a29      	subs	r1, r5, r0
 800a9cc:	0020      	movs	r0, r4
 800a9ce:	f000 fe5f 	bl	800b690 <_sbrk_r>
 800a9d2:	3001      	adds	r0, #1
 800a9d4:	d101      	bne.n	800a9da <sbrk_aligned+0x3a>
 800a9d6:	2501      	movs	r5, #1
 800a9d8:	426d      	negs	r5, r5
 800a9da:	0028      	movs	r0, r5
 800a9dc:	bd70      	pop	{r4, r5, r6, pc}
 800a9de:	46c0      	nop			; (mov r8, r8)
 800a9e0:	2000065c 	.word	0x2000065c

0800a9e4 <_malloc_r>:
 800a9e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9e6:	2203      	movs	r2, #3
 800a9e8:	1ccb      	adds	r3, r1, #3
 800a9ea:	4393      	bics	r3, r2
 800a9ec:	3308      	adds	r3, #8
 800a9ee:	0006      	movs	r6, r0
 800a9f0:	001f      	movs	r7, r3
 800a9f2:	2b0c      	cmp	r3, #12
 800a9f4:	d238      	bcs.n	800aa68 <_malloc_r+0x84>
 800a9f6:	270c      	movs	r7, #12
 800a9f8:	42b9      	cmp	r1, r7
 800a9fa:	d837      	bhi.n	800aa6c <_malloc_r+0x88>
 800a9fc:	0030      	movs	r0, r6
 800a9fe:	f000 f873 	bl	800aae8 <__malloc_lock>
 800aa02:	4b38      	ldr	r3, [pc, #224]	; (800aae4 <_malloc_r+0x100>)
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	001c      	movs	r4, r3
 800aa0a:	2c00      	cmp	r4, #0
 800aa0c:	d133      	bne.n	800aa76 <_malloc_r+0x92>
 800aa0e:	0039      	movs	r1, r7
 800aa10:	0030      	movs	r0, r6
 800aa12:	f7ff ffc5 	bl	800a9a0 <sbrk_aligned>
 800aa16:	0004      	movs	r4, r0
 800aa18:	1c43      	adds	r3, r0, #1
 800aa1a:	d15e      	bne.n	800aada <_malloc_r+0xf6>
 800aa1c:	9b00      	ldr	r3, [sp, #0]
 800aa1e:	681c      	ldr	r4, [r3, #0]
 800aa20:	0025      	movs	r5, r4
 800aa22:	2d00      	cmp	r5, #0
 800aa24:	d14e      	bne.n	800aac4 <_malloc_r+0xe0>
 800aa26:	2c00      	cmp	r4, #0
 800aa28:	d051      	beq.n	800aace <_malloc_r+0xea>
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	0029      	movs	r1, r5
 800aa2e:	18e3      	adds	r3, r4, r3
 800aa30:	0030      	movs	r0, r6
 800aa32:	9301      	str	r3, [sp, #4]
 800aa34:	f000 fe2c 	bl	800b690 <_sbrk_r>
 800aa38:	9b01      	ldr	r3, [sp, #4]
 800aa3a:	4283      	cmp	r3, r0
 800aa3c:	d147      	bne.n	800aace <_malloc_r+0xea>
 800aa3e:	6823      	ldr	r3, [r4, #0]
 800aa40:	0030      	movs	r0, r6
 800aa42:	1aff      	subs	r7, r7, r3
 800aa44:	0039      	movs	r1, r7
 800aa46:	f7ff ffab 	bl	800a9a0 <sbrk_aligned>
 800aa4a:	3001      	adds	r0, #1
 800aa4c:	d03f      	beq.n	800aace <_malloc_r+0xea>
 800aa4e:	6823      	ldr	r3, [r4, #0]
 800aa50:	19db      	adds	r3, r3, r7
 800aa52:	6023      	str	r3, [r4, #0]
 800aa54:	9b00      	ldr	r3, [sp, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d040      	beq.n	800aade <_malloc_r+0xfa>
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	42a2      	cmp	r2, r4
 800aa60:	d133      	bne.n	800aaca <_malloc_r+0xe6>
 800aa62:	2200      	movs	r2, #0
 800aa64:	605a      	str	r2, [r3, #4]
 800aa66:	e014      	b.n	800aa92 <_malloc_r+0xae>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	dac5      	bge.n	800a9f8 <_malloc_r+0x14>
 800aa6c:	230c      	movs	r3, #12
 800aa6e:	2500      	movs	r5, #0
 800aa70:	6033      	str	r3, [r6, #0]
 800aa72:	0028      	movs	r0, r5
 800aa74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa76:	6821      	ldr	r1, [r4, #0]
 800aa78:	1bc9      	subs	r1, r1, r7
 800aa7a:	d420      	bmi.n	800aabe <_malloc_r+0xda>
 800aa7c:	290b      	cmp	r1, #11
 800aa7e:	d918      	bls.n	800aab2 <_malloc_r+0xce>
 800aa80:	19e2      	adds	r2, r4, r7
 800aa82:	6027      	str	r7, [r4, #0]
 800aa84:	42a3      	cmp	r3, r4
 800aa86:	d112      	bne.n	800aaae <_malloc_r+0xca>
 800aa88:	9b00      	ldr	r3, [sp, #0]
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	6863      	ldr	r3, [r4, #4]
 800aa8e:	6011      	str	r1, [r2, #0]
 800aa90:	6053      	str	r3, [r2, #4]
 800aa92:	0030      	movs	r0, r6
 800aa94:	0025      	movs	r5, r4
 800aa96:	f000 f82f 	bl	800aaf8 <__malloc_unlock>
 800aa9a:	2207      	movs	r2, #7
 800aa9c:	350b      	adds	r5, #11
 800aa9e:	1d23      	adds	r3, r4, #4
 800aaa0:	4395      	bics	r5, r2
 800aaa2:	1aea      	subs	r2, r5, r3
 800aaa4:	429d      	cmp	r5, r3
 800aaa6:	d0e4      	beq.n	800aa72 <_malloc_r+0x8e>
 800aaa8:	1b5b      	subs	r3, r3, r5
 800aaaa:	50a3      	str	r3, [r4, r2]
 800aaac:	e7e1      	b.n	800aa72 <_malloc_r+0x8e>
 800aaae:	605a      	str	r2, [r3, #4]
 800aab0:	e7ec      	b.n	800aa8c <_malloc_r+0xa8>
 800aab2:	6862      	ldr	r2, [r4, #4]
 800aab4:	42a3      	cmp	r3, r4
 800aab6:	d1d5      	bne.n	800aa64 <_malloc_r+0x80>
 800aab8:	9b00      	ldr	r3, [sp, #0]
 800aaba:	601a      	str	r2, [r3, #0]
 800aabc:	e7e9      	b.n	800aa92 <_malloc_r+0xae>
 800aabe:	0023      	movs	r3, r4
 800aac0:	6864      	ldr	r4, [r4, #4]
 800aac2:	e7a2      	b.n	800aa0a <_malloc_r+0x26>
 800aac4:	002c      	movs	r4, r5
 800aac6:	686d      	ldr	r5, [r5, #4]
 800aac8:	e7ab      	b.n	800aa22 <_malloc_r+0x3e>
 800aaca:	0013      	movs	r3, r2
 800aacc:	e7c4      	b.n	800aa58 <_malloc_r+0x74>
 800aace:	230c      	movs	r3, #12
 800aad0:	0030      	movs	r0, r6
 800aad2:	6033      	str	r3, [r6, #0]
 800aad4:	f000 f810 	bl	800aaf8 <__malloc_unlock>
 800aad8:	e7cb      	b.n	800aa72 <_malloc_r+0x8e>
 800aada:	6027      	str	r7, [r4, #0]
 800aadc:	e7d9      	b.n	800aa92 <_malloc_r+0xae>
 800aade:	605b      	str	r3, [r3, #4]
 800aae0:	deff      	udf	#255	; 0xff
 800aae2:	46c0      	nop			; (mov r8, r8)
 800aae4:	20000658 	.word	0x20000658

0800aae8 <__malloc_lock>:
 800aae8:	b510      	push	{r4, lr}
 800aaea:	4802      	ldr	r0, [pc, #8]	; (800aaf4 <__malloc_lock+0xc>)
 800aaec:	f7ff f859 	bl	8009ba2 <__retarget_lock_acquire_recursive>
 800aaf0:	bd10      	pop	{r4, pc}
 800aaf2:	46c0      	nop			; (mov r8, r8)
 800aaf4:	20000654 	.word	0x20000654

0800aaf8 <__malloc_unlock>:
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	4802      	ldr	r0, [pc, #8]	; (800ab04 <__malloc_unlock+0xc>)
 800aafc:	f7ff f852 	bl	8009ba4 <__retarget_lock_release_recursive>
 800ab00:	bd10      	pop	{r4, pc}
 800ab02:	46c0      	nop			; (mov r8, r8)
 800ab04:	20000654 	.word	0x20000654

0800ab08 <_Balloc>:
 800ab08:	b570      	push	{r4, r5, r6, lr}
 800ab0a:	69c5      	ldr	r5, [r0, #28]
 800ab0c:	0006      	movs	r6, r0
 800ab0e:	000c      	movs	r4, r1
 800ab10:	2d00      	cmp	r5, #0
 800ab12:	d10e      	bne.n	800ab32 <_Balloc+0x2a>
 800ab14:	2010      	movs	r0, #16
 800ab16:	f7ff ff39 	bl	800a98c <malloc>
 800ab1a:	1e02      	subs	r2, r0, #0
 800ab1c:	61f0      	str	r0, [r6, #28]
 800ab1e:	d104      	bne.n	800ab2a <_Balloc+0x22>
 800ab20:	216b      	movs	r1, #107	; 0x6b
 800ab22:	4b19      	ldr	r3, [pc, #100]	; (800ab88 <_Balloc+0x80>)
 800ab24:	4819      	ldr	r0, [pc, #100]	; (800ab8c <_Balloc+0x84>)
 800ab26:	f000 fdcf 	bl	800b6c8 <__assert_func>
 800ab2a:	6045      	str	r5, [r0, #4]
 800ab2c:	6085      	str	r5, [r0, #8]
 800ab2e:	6005      	str	r5, [r0, #0]
 800ab30:	60c5      	str	r5, [r0, #12]
 800ab32:	69f5      	ldr	r5, [r6, #28]
 800ab34:	68eb      	ldr	r3, [r5, #12]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d013      	beq.n	800ab62 <_Balloc+0x5a>
 800ab3a:	69f3      	ldr	r3, [r6, #28]
 800ab3c:	00a2      	lsls	r2, r4, #2
 800ab3e:	68db      	ldr	r3, [r3, #12]
 800ab40:	189b      	adds	r3, r3, r2
 800ab42:	6818      	ldr	r0, [r3, #0]
 800ab44:	2800      	cmp	r0, #0
 800ab46:	d118      	bne.n	800ab7a <_Balloc+0x72>
 800ab48:	2101      	movs	r1, #1
 800ab4a:	000d      	movs	r5, r1
 800ab4c:	40a5      	lsls	r5, r4
 800ab4e:	1d6a      	adds	r2, r5, #5
 800ab50:	0030      	movs	r0, r6
 800ab52:	0092      	lsls	r2, r2, #2
 800ab54:	f000 fdd6 	bl	800b704 <_calloc_r>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	d00c      	beq.n	800ab76 <_Balloc+0x6e>
 800ab5c:	6044      	str	r4, [r0, #4]
 800ab5e:	6085      	str	r5, [r0, #8]
 800ab60:	e00d      	b.n	800ab7e <_Balloc+0x76>
 800ab62:	2221      	movs	r2, #33	; 0x21
 800ab64:	2104      	movs	r1, #4
 800ab66:	0030      	movs	r0, r6
 800ab68:	f000 fdcc 	bl	800b704 <_calloc_r>
 800ab6c:	69f3      	ldr	r3, [r6, #28]
 800ab6e:	60e8      	str	r0, [r5, #12]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d1e1      	bne.n	800ab3a <_Balloc+0x32>
 800ab76:	2000      	movs	r0, #0
 800ab78:	bd70      	pop	{r4, r5, r6, pc}
 800ab7a:	6802      	ldr	r2, [r0, #0]
 800ab7c:	601a      	str	r2, [r3, #0]
 800ab7e:	2300      	movs	r3, #0
 800ab80:	6103      	str	r3, [r0, #16]
 800ab82:	60c3      	str	r3, [r0, #12]
 800ab84:	e7f8      	b.n	800ab78 <_Balloc+0x70>
 800ab86:	46c0      	nop			; (mov r8, r8)
 800ab88:	0800bfa5 	.word	0x0800bfa5
 800ab8c:	0800c025 	.word	0x0800c025

0800ab90 <_Bfree>:
 800ab90:	b570      	push	{r4, r5, r6, lr}
 800ab92:	69c6      	ldr	r6, [r0, #28]
 800ab94:	0005      	movs	r5, r0
 800ab96:	000c      	movs	r4, r1
 800ab98:	2e00      	cmp	r6, #0
 800ab9a:	d10e      	bne.n	800abba <_Bfree+0x2a>
 800ab9c:	2010      	movs	r0, #16
 800ab9e:	f7ff fef5 	bl	800a98c <malloc>
 800aba2:	1e02      	subs	r2, r0, #0
 800aba4:	61e8      	str	r0, [r5, #28]
 800aba6:	d104      	bne.n	800abb2 <_Bfree+0x22>
 800aba8:	218f      	movs	r1, #143	; 0x8f
 800abaa:	4b09      	ldr	r3, [pc, #36]	; (800abd0 <_Bfree+0x40>)
 800abac:	4809      	ldr	r0, [pc, #36]	; (800abd4 <_Bfree+0x44>)
 800abae:	f000 fd8b 	bl	800b6c8 <__assert_func>
 800abb2:	6046      	str	r6, [r0, #4]
 800abb4:	6086      	str	r6, [r0, #8]
 800abb6:	6006      	str	r6, [r0, #0]
 800abb8:	60c6      	str	r6, [r0, #12]
 800abba:	2c00      	cmp	r4, #0
 800abbc:	d007      	beq.n	800abce <_Bfree+0x3e>
 800abbe:	69eb      	ldr	r3, [r5, #28]
 800abc0:	6862      	ldr	r2, [r4, #4]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	0092      	lsls	r2, r2, #2
 800abc6:	189b      	adds	r3, r3, r2
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	6022      	str	r2, [r4, #0]
 800abcc:	601c      	str	r4, [r3, #0]
 800abce:	bd70      	pop	{r4, r5, r6, pc}
 800abd0:	0800bfa5 	.word	0x0800bfa5
 800abd4:	0800c025 	.word	0x0800c025

0800abd8 <__multadd>:
 800abd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abda:	000e      	movs	r6, r1
 800abdc:	9001      	str	r0, [sp, #4]
 800abde:	000c      	movs	r4, r1
 800abe0:	001d      	movs	r5, r3
 800abe2:	2000      	movs	r0, #0
 800abe4:	690f      	ldr	r7, [r1, #16]
 800abe6:	3614      	adds	r6, #20
 800abe8:	6833      	ldr	r3, [r6, #0]
 800abea:	3001      	adds	r0, #1
 800abec:	b299      	uxth	r1, r3
 800abee:	4351      	muls	r1, r2
 800abf0:	0c1b      	lsrs	r3, r3, #16
 800abf2:	4353      	muls	r3, r2
 800abf4:	1949      	adds	r1, r1, r5
 800abf6:	0c0d      	lsrs	r5, r1, #16
 800abf8:	195b      	adds	r3, r3, r5
 800abfa:	0c1d      	lsrs	r5, r3, #16
 800abfc:	b289      	uxth	r1, r1
 800abfe:	041b      	lsls	r3, r3, #16
 800ac00:	185b      	adds	r3, r3, r1
 800ac02:	c608      	stmia	r6!, {r3}
 800ac04:	4287      	cmp	r7, r0
 800ac06:	dcef      	bgt.n	800abe8 <__multadd+0x10>
 800ac08:	2d00      	cmp	r5, #0
 800ac0a:	d022      	beq.n	800ac52 <__multadd+0x7a>
 800ac0c:	68a3      	ldr	r3, [r4, #8]
 800ac0e:	42bb      	cmp	r3, r7
 800ac10:	dc19      	bgt.n	800ac46 <__multadd+0x6e>
 800ac12:	6861      	ldr	r1, [r4, #4]
 800ac14:	9801      	ldr	r0, [sp, #4]
 800ac16:	3101      	adds	r1, #1
 800ac18:	f7ff ff76 	bl	800ab08 <_Balloc>
 800ac1c:	1e06      	subs	r6, r0, #0
 800ac1e:	d105      	bne.n	800ac2c <__multadd+0x54>
 800ac20:	0032      	movs	r2, r6
 800ac22:	21ba      	movs	r1, #186	; 0xba
 800ac24:	4b0c      	ldr	r3, [pc, #48]	; (800ac58 <__multadd+0x80>)
 800ac26:	480d      	ldr	r0, [pc, #52]	; (800ac5c <__multadd+0x84>)
 800ac28:	f000 fd4e 	bl	800b6c8 <__assert_func>
 800ac2c:	0021      	movs	r1, r4
 800ac2e:	6922      	ldr	r2, [r4, #16]
 800ac30:	310c      	adds	r1, #12
 800ac32:	3202      	adds	r2, #2
 800ac34:	0092      	lsls	r2, r2, #2
 800ac36:	300c      	adds	r0, #12
 800ac38:	f000 fd3c 	bl	800b6b4 <memcpy>
 800ac3c:	0021      	movs	r1, r4
 800ac3e:	9801      	ldr	r0, [sp, #4]
 800ac40:	f7ff ffa6 	bl	800ab90 <_Bfree>
 800ac44:	0034      	movs	r4, r6
 800ac46:	1d3b      	adds	r3, r7, #4
 800ac48:	009b      	lsls	r3, r3, #2
 800ac4a:	18e3      	adds	r3, r4, r3
 800ac4c:	605d      	str	r5, [r3, #4]
 800ac4e:	1c7b      	adds	r3, r7, #1
 800ac50:	6123      	str	r3, [r4, #16]
 800ac52:	0020      	movs	r0, r4
 800ac54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac56:	46c0      	nop			; (mov r8, r8)
 800ac58:	0800c014 	.word	0x0800c014
 800ac5c:	0800c025 	.word	0x0800c025

0800ac60 <__hi0bits>:
 800ac60:	0003      	movs	r3, r0
 800ac62:	0c02      	lsrs	r2, r0, #16
 800ac64:	2000      	movs	r0, #0
 800ac66:	4282      	cmp	r2, r0
 800ac68:	d101      	bne.n	800ac6e <__hi0bits+0xe>
 800ac6a:	041b      	lsls	r3, r3, #16
 800ac6c:	3010      	adds	r0, #16
 800ac6e:	0e1a      	lsrs	r2, r3, #24
 800ac70:	d101      	bne.n	800ac76 <__hi0bits+0x16>
 800ac72:	3008      	adds	r0, #8
 800ac74:	021b      	lsls	r3, r3, #8
 800ac76:	0f1a      	lsrs	r2, r3, #28
 800ac78:	d101      	bne.n	800ac7e <__hi0bits+0x1e>
 800ac7a:	3004      	adds	r0, #4
 800ac7c:	011b      	lsls	r3, r3, #4
 800ac7e:	0f9a      	lsrs	r2, r3, #30
 800ac80:	d101      	bne.n	800ac86 <__hi0bits+0x26>
 800ac82:	3002      	adds	r0, #2
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	db03      	blt.n	800ac92 <__hi0bits+0x32>
 800ac8a:	3001      	adds	r0, #1
 800ac8c:	005b      	lsls	r3, r3, #1
 800ac8e:	d400      	bmi.n	800ac92 <__hi0bits+0x32>
 800ac90:	2020      	movs	r0, #32
 800ac92:	4770      	bx	lr

0800ac94 <__lo0bits>:
 800ac94:	6803      	ldr	r3, [r0, #0]
 800ac96:	0001      	movs	r1, r0
 800ac98:	2207      	movs	r2, #7
 800ac9a:	0018      	movs	r0, r3
 800ac9c:	4010      	ands	r0, r2
 800ac9e:	4213      	tst	r3, r2
 800aca0:	d00d      	beq.n	800acbe <__lo0bits+0x2a>
 800aca2:	3a06      	subs	r2, #6
 800aca4:	2000      	movs	r0, #0
 800aca6:	4213      	tst	r3, r2
 800aca8:	d105      	bne.n	800acb6 <__lo0bits+0x22>
 800acaa:	3002      	adds	r0, #2
 800acac:	4203      	tst	r3, r0
 800acae:	d003      	beq.n	800acb8 <__lo0bits+0x24>
 800acb0:	40d3      	lsrs	r3, r2
 800acb2:	0010      	movs	r0, r2
 800acb4:	600b      	str	r3, [r1, #0]
 800acb6:	4770      	bx	lr
 800acb8:	089b      	lsrs	r3, r3, #2
 800acba:	600b      	str	r3, [r1, #0]
 800acbc:	e7fb      	b.n	800acb6 <__lo0bits+0x22>
 800acbe:	b29a      	uxth	r2, r3
 800acc0:	2a00      	cmp	r2, #0
 800acc2:	d101      	bne.n	800acc8 <__lo0bits+0x34>
 800acc4:	2010      	movs	r0, #16
 800acc6:	0c1b      	lsrs	r3, r3, #16
 800acc8:	b2da      	uxtb	r2, r3
 800acca:	2a00      	cmp	r2, #0
 800accc:	d101      	bne.n	800acd2 <__lo0bits+0x3e>
 800acce:	3008      	adds	r0, #8
 800acd0:	0a1b      	lsrs	r3, r3, #8
 800acd2:	071a      	lsls	r2, r3, #28
 800acd4:	d101      	bne.n	800acda <__lo0bits+0x46>
 800acd6:	3004      	adds	r0, #4
 800acd8:	091b      	lsrs	r3, r3, #4
 800acda:	079a      	lsls	r2, r3, #30
 800acdc:	d101      	bne.n	800ace2 <__lo0bits+0x4e>
 800acde:	3002      	adds	r0, #2
 800ace0:	089b      	lsrs	r3, r3, #2
 800ace2:	07da      	lsls	r2, r3, #31
 800ace4:	d4e9      	bmi.n	800acba <__lo0bits+0x26>
 800ace6:	3001      	adds	r0, #1
 800ace8:	085b      	lsrs	r3, r3, #1
 800acea:	d1e6      	bne.n	800acba <__lo0bits+0x26>
 800acec:	2020      	movs	r0, #32
 800acee:	e7e2      	b.n	800acb6 <__lo0bits+0x22>

0800acf0 <__i2b>:
 800acf0:	b510      	push	{r4, lr}
 800acf2:	000c      	movs	r4, r1
 800acf4:	2101      	movs	r1, #1
 800acf6:	f7ff ff07 	bl	800ab08 <_Balloc>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	d107      	bne.n	800ad0e <__i2b+0x1e>
 800acfe:	2146      	movs	r1, #70	; 0x46
 800ad00:	4c05      	ldr	r4, [pc, #20]	; (800ad18 <__i2b+0x28>)
 800ad02:	0002      	movs	r2, r0
 800ad04:	4b05      	ldr	r3, [pc, #20]	; (800ad1c <__i2b+0x2c>)
 800ad06:	0020      	movs	r0, r4
 800ad08:	31ff      	adds	r1, #255	; 0xff
 800ad0a:	f000 fcdd 	bl	800b6c8 <__assert_func>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	6144      	str	r4, [r0, #20]
 800ad12:	6103      	str	r3, [r0, #16]
 800ad14:	bd10      	pop	{r4, pc}
 800ad16:	46c0      	nop			; (mov r8, r8)
 800ad18:	0800c025 	.word	0x0800c025
 800ad1c:	0800c014 	.word	0x0800c014

0800ad20 <__multiply>:
 800ad20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad22:	0015      	movs	r5, r2
 800ad24:	690a      	ldr	r2, [r1, #16]
 800ad26:	692b      	ldr	r3, [r5, #16]
 800ad28:	000c      	movs	r4, r1
 800ad2a:	b08b      	sub	sp, #44	; 0x2c
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	da01      	bge.n	800ad34 <__multiply+0x14>
 800ad30:	002c      	movs	r4, r5
 800ad32:	000d      	movs	r5, r1
 800ad34:	6927      	ldr	r7, [r4, #16]
 800ad36:	692e      	ldr	r6, [r5, #16]
 800ad38:	6861      	ldr	r1, [r4, #4]
 800ad3a:	19bb      	adds	r3, r7, r6
 800ad3c:	9303      	str	r3, [sp, #12]
 800ad3e:	68a3      	ldr	r3, [r4, #8]
 800ad40:	19ba      	adds	r2, r7, r6
 800ad42:	4293      	cmp	r3, r2
 800ad44:	da00      	bge.n	800ad48 <__multiply+0x28>
 800ad46:	3101      	adds	r1, #1
 800ad48:	f7ff fede 	bl	800ab08 <_Balloc>
 800ad4c:	9002      	str	r0, [sp, #8]
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	d106      	bne.n	800ad60 <__multiply+0x40>
 800ad52:	21b1      	movs	r1, #177	; 0xb1
 800ad54:	4b48      	ldr	r3, [pc, #288]	; (800ae78 <__multiply+0x158>)
 800ad56:	4849      	ldr	r0, [pc, #292]	; (800ae7c <__multiply+0x15c>)
 800ad58:	9a02      	ldr	r2, [sp, #8]
 800ad5a:	0049      	lsls	r1, r1, #1
 800ad5c:	f000 fcb4 	bl	800b6c8 <__assert_func>
 800ad60:	9b02      	ldr	r3, [sp, #8]
 800ad62:	2200      	movs	r2, #0
 800ad64:	3314      	adds	r3, #20
 800ad66:	469c      	mov	ip, r3
 800ad68:	19bb      	adds	r3, r7, r6
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	4463      	add	r3, ip
 800ad6e:	9304      	str	r3, [sp, #16]
 800ad70:	4663      	mov	r3, ip
 800ad72:	9904      	ldr	r1, [sp, #16]
 800ad74:	428b      	cmp	r3, r1
 800ad76:	d32a      	bcc.n	800adce <__multiply+0xae>
 800ad78:	0023      	movs	r3, r4
 800ad7a:	00bf      	lsls	r7, r7, #2
 800ad7c:	3314      	adds	r3, #20
 800ad7e:	3514      	adds	r5, #20
 800ad80:	9308      	str	r3, [sp, #32]
 800ad82:	00b6      	lsls	r6, r6, #2
 800ad84:	19db      	adds	r3, r3, r7
 800ad86:	9305      	str	r3, [sp, #20]
 800ad88:	19ab      	adds	r3, r5, r6
 800ad8a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad8c:	2304      	movs	r3, #4
 800ad8e:	9306      	str	r3, [sp, #24]
 800ad90:	0023      	movs	r3, r4
 800ad92:	9a05      	ldr	r2, [sp, #20]
 800ad94:	3315      	adds	r3, #21
 800ad96:	9501      	str	r5, [sp, #4]
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d305      	bcc.n	800ada8 <__multiply+0x88>
 800ad9c:	1b13      	subs	r3, r2, r4
 800ad9e:	3b15      	subs	r3, #21
 800ada0:	089b      	lsrs	r3, r3, #2
 800ada2:	3301      	adds	r3, #1
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	9306      	str	r3, [sp, #24]
 800ada8:	9b01      	ldr	r3, [sp, #4]
 800adaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adac:	4293      	cmp	r3, r2
 800adae:	d310      	bcc.n	800add2 <__multiply+0xb2>
 800adb0:	9b03      	ldr	r3, [sp, #12]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	dd05      	ble.n	800adc2 <__multiply+0xa2>
 800adb6:	9b04      	ldr	r3, [sp, #16]
 800adb8:	3b04      	subs	r3, #4
 800adba:	9304      	str	r3, [sp, #16]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d056      	beq.n	800ae70 <__multiply+0x150>
 800adc2:	9b02      	ldr	r3, [sp, #8]
 800adc4:	9a03      	ldr	r2, [sp, #12]
 800adc6:	0018      	movs	r0, r3
 800adc8:	611a      	str	r2, [r3, #16]
 800adca:	b00b      	add	sp, #44	; 0x2c
 800adcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adce:	c304      	stmia	r3!, {r2}
 800add0:	e7cf      	b.n	800ad72 <__multiply+0x52>
 800add2:	9b01      	ldr	r3, [sp, #4]
 800add4:	6818      	ldr	r0, [r3, #0]
 800add6:	b280      	uxth	r0, r0
 800add8:	2800      	cmp	r0, #0
 800adda:	d01e      	beq.n	800ae1a <__multiply+0xfa>
 800addc:	4667      	mov	r7, ip
 800adde:	2500      	movs	r5, #0
 800ade0:	9e08      	ldr	r6, [sp, #32]
 800ade2:	ce02      	ldmia	r6!, {r1}
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	9307      	str	r3, [sp, #28]
 800ade8:	b28b      	uxth	r3, r1
 800adea:	4343      	muls	r3, r0
 800adec:	001a      	movs	r2, r3
 800adee:	466b      	mov	r3, sp
 800adf0:	8b9b      	ldrh	r3, [r3, #28]
 800adf2:	18d3      	adds	r3, r2, r3
 800adf4:	195b      	adds	r3, r3, r5
 800adf6:	0c0d      	lsrs	r5, r1, #16
 800adf8:	4345      	muls	r5, r0
 800adfa:	9a07      	ldr	r2, [sp, #28]
 800adfc:	0c11      	lsrs	r1, r2, #16
 800adfe:	1869      	adds	r1, r5, r1
 800ae00:	0c1a      	lsrs	r2, r3, #16
 800ae02:	188a      	adds	r2, r1, r2
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	0c15      	lsrs	r5, r2, #16
 800ae08:	0412      	lsls	r2, r2, #16
 800ae0a:	431a      	orrs	r2, r3
 800ae0c:	9b05      	ldr	r3, [sp, #20]
 800ae0e:	c704      	stmia	r7!, {r2}
 800ae10:	42b3      	cmp	r3, r6
 800ae12:	d8e6      	bhi.n	800ade2 <__multiply+0xc2>
 800ae14:	4663      	mov	r3, ip
 800ae16:	9a06      	ldr	r2, [sp, #24]
 800ae18:	509d      	str	r5, [r3, r2]
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	6818      	ldr	r0, [r3, #0]
 800ae1e:	0c00      	lsrs	r0, r0, #16
 800ae20:	d020      	beq.n	800ae64 <__multiply+0x144>
 800ae22:	4663      	mov	r3, ip
 800ae24:	0025      	movs	r5, r4
 800ae26:	4661      	mov	r1, ip
 800ae28:	2700      	movs	r7, #0
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	3514      	adds	r5, #20
 800ae2e:	682a      	ldr	r2, [r5, #0]
 800ae30:	680e      	ldr	r6, [r1, #0]
 800ae32:	b292      	uxth	r2, r2
 800ae34:	4342      	muls	r2, r0
 800ae36:	0c36      	lsrs	r6, r6, #16
 800ae38:	1992      	adds	r2, r2, r6
 800ae3a:	19d2      	adds	r2, r2, r7
 800ae3c:	0416      	lsls	r6, r2, #16
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	431e      	orrs	r6, r3
 800ae42:	600e      	str	r6, [r1, #0]
 800ae44:	cd40      	ldmia	r5!, {r6}
 800ae46:	684b      	ldr	r3, [r1, #4]
 800ae48:	0c36      	lsrs	r6, r6, #16
 800ae4a:	4346      	muls	r6, r0
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	0c12      	lsrs	r2, r2, #16
 800ae50:	18f3      	adds	r3, r6, r3
 800ae52:	189b      	adds	r3, r3, r2
 800ae54:	9a05      	ldr	r2, [sp, #20]
 800ae56:	0c1f      	lsrs	r7, r3, #16
 800ae58:	3104      	adds	r1, #4
 800ae5a:	42aa      	cmp	r2, r5
 800ae5c:	d8e7      	bhi.n	800ae2e <__multiply+0x10e>
 800ae5e:	4662      	mov	r2, ip
 800ae60:	9906      	ldr	r1, [sp, #24]
 800ae62:	5053      	str	r3, [r2, r1]
 800ae64:	9b01      	ldr	r3, [sp, #4]
 800ae66:	3304      	adds	r3, #4
 800ae68:	9301      	str	r3, [sp, #4]
 800ae6a:	2304      	movs	r3, #4
 800ae6c:	449c      	add	ip, r3
 800ae6e:	e79b      	b.n	800ada8 <__multiply+0x88>
 800ae70:	9b03      	ldr	r3, [sp, #12]
 800ae72:	3b01      	subs	r3, #1
 800ae74:	9303      	str	r3, [sp, #12]
 800ae76:	e79b      	b.n	800adb0 <__multiply+0x90>
 800ae78:	0800c014 	.word	0x0800c014
 800ae7c:	0800c025 	.word	0x0800c025

0800ae80 <__pow5mult>:
 800ae80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae82:	2303      	movs	r3, #3
 800ae84:	0015      	movs	r5, r2
 800ae86:	0007      	movs	r7, r0
 800ae88:	000e      	movs	r6, r1
 800ae8a:	401a      	ands	r2, r3
 800ae8c:	421d      	tst	r5, r3
 800ae8e:	d008      	beq.n	800aea2 <__pow5mult+0x22>
 800ae90:	4925      	ldr	r1, [pc, #148]	; (800af28 <__pow5mult+0xa8>)
 800ae92:	3a01      	subs	r2, #1
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	5852      	ldr	r2, [r2, r1]
 800ae98:	2300      	movs	r3, #0
 800ae9a:	0031      	movs	r1, r6
 800ae9c:	f7ff fe9c 	bl	800abd8 <__multadd>
 800aea0:	0006      	movs	r6, r0
 800aea2:	10ad      	asrs	r5, r5, #2
 800aea4:	d03d      	beq.n	800af22 <__pow5mult+0xa2>
 800aea6:	69fc      	ldr	r4, [r7, #28]
 800aea8:	2c00      	cmp	r4, #0
 800aeaa:	d10f      	bne.n	800aecc <__pow5mult+0x4c>
 800aeac:	2010      	movs	r0, #16
 800aeae:	f7ff fd6d 	bl	800a98c <malloc>
 800aeb2:	1e02      	subs	r2, r0, #0
 800aeb4:	61f8      	str	r0, [r7, #28]
 800aeb6:	d105      	bne.n	800aec4 <__pow5mult+0x44>
 800aeb8:	21b4      	movs	r1, #180	; 0xb4
 800aeba:	4b1c      	ldr	r3, [pc, #112]	; (800af2c <__pow5mult+0xac>)
 800aebc:	481c      	ldr	r0, [pc, #112]	; (800af30 <__pow5mult+0xb0>)
 800aebe:	31ff      	adds	r1, #255	; 0xff
 800aec0:	f000 fc02 	bl	800b6c8 <__assert_func>
 800aec4:	6044      	str	r4, [r0, #4]
 800aec6:	6084      	str	r4, [r0, #8]
 800aec8:	6004      	str	r4, [r0, #0]
 800aeca:	60c4      	str	r4, [r0, #12]
 800aecc:	69fb      	ldr	r3, [r7, #28]
 800aece:	689c      	ldr	r4, [r3, #8]
 800aed0:	9301      	str	r3, [sp, #4]
 800aed2:	2c00      	cmp	r4, #0
 800aed4:	d108      	bne.n	800aee8 <__pow5mult+0x68>
 800aed6:	0038      	movs	r0, r7
 800aed8:	4916      	ldr	r1, [pc, #88]	; (800af34 <__pow5mult+0xb4>)
 800aeda:	f7ff ff09 	bl	800acf0 <__i2b>
 800aede:	9b01      	ldr	r3, [sp, #4]
 800aee0:	0004      	movs	r4, r0
 800aee2:	6098      	str	r0, [r3, #8]
 800aee4:	2300      	movs	r3, #0
 800aee6:	6003      	str	r3, [r0, #0]
 800aee8:	2301      	movs	r3, #1
 800aeea:	421d      	tst	r5, r3
 800aeec:	d00a      	beq.n	800af04 <__pow5mult+0x84>
 800aeee:	0031      	movs	r1, r6
 800aef0:	0022      	movs	r2, r4
 800aef2:	0038      	movs	r0, r7
 800aef4:	f7ff ff14 	bl	800ad20 <__multiply>
 800aef8:	0031      	movs	r1, r6
 800aefa:	9001      	str	r0, [sp, #4]
 800aefc:	0038      	movs	r0, r7
 800aefe:	f7ff fe47 	bl	800ab90 <_Bfree>
 800af02:	9e01      	ldr	r6, [sp, #4]
 800af04:	106d      	asrs	r5, r5, #1
 800af06:	d00c      	beq.n	800af22 <__pow5mult+0xa2>
 800af08:	6820      	ldr	r0, [r4, #0]
 800af0a:	2800      	cmp	r0, #0
 800af0c:	d107      	bne.n	800af1e <__pow5mult+0x9e>
 800af0e:	0022      	movs	r2, r4
 800af10:	0021      	movs	r1, r4
 800af12:	0038      	movs	r0, r7
 800af14:	f7ff ff04 	bl	800ad20 <__multiply>
 800af18:	2300      	movs	r3, #0
 800af1a:	6020      	str	r0, [r4, #0]
 800af1c:	6003      	str	r3, [r0, #0]
 800af1e:	0004      	movs	r4, r0
 800af20:	e7e2      	b.n	800aee8 <__pow5mult+0x68>
 800af22:	0030      	movs	r0, r6
 800af24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af26:	46c0      	nop			; (mov r8, r8)
 800af28:	0800c170 	.word	0x0800c170
 800af2c:	0800bfa5 	.word	0x0800bfa5
 800af30:	0800c025 	.word	0x0800c025
 800af34:	00000271 	.word	0x00000271

0800af38 <__lshift>:
 800af38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af3a:	000c      	movs	r4, r1
 800af3c:	0017      	movs	r7, r2
 800af3e:	6923      	ldr	r3, [r4, #16]
 800af40:	1155      	asrs	r5, r2, #5
 800af42:	b087      	sub	sp, #28
 800af44:	18eb      	adds	r3, r5, r3
 800af46:	9302      	str	r3, [sp, #8]
 800af48:	3301      	adds	r3, #1
 800af4a:	9301      	str	r3, [sp, #4]
 800af4c:	6849      	ldr	r1, [r1, #4]
 800af4e:	68a3      	ldr	r3, [r4, #8]
 800af50:	9004      	str	r0, [sp, #16]
 800af52:	9a01      	ldr	r2, [sp, #4]
 800af54:	4293      	cmp	r3, r2
 800af56:	db10      	blt.n	800af7a <__lshift+0x42>
 800af58:	9804      	ldr	r0, [sp, #16]
 800af5a:	f7ff fdd5 	bl	800ab08 <_Balloc>
 800af5e:	2300      	movs	r3, #0
 800af60:	0002      	movs	r2, r0
 800af62:	0006      	movs	r6, r0
 800af64:	0019      	movs	r1, r3
 800af66:	3214      	adds	r2, #20
 800af68:	4298      	cmp	r0, r3
 800af6a:	d10c      	bne.n	800af86 <__lshift+0x4e>
 800af6c:	31df      	adds	r1, #223	; 0xdf
 800af6e:	0032      	movs	r2, r6
 800af70:	4b26      	ldr	r3, [pc, #152]	; (800b00c <__lshift+0xd4>)
 800af72:	4827      	ldr	r0, [pc, #156]	; (800b010 <__lshift+0xd8>)
 800af74:	31ff      	adds	r1, #255	; 0xff
 800af76:	f000 fba7 	bl	800b6c8 <__assert_func>
 800af7a:	3101      	adds	r1, #1
 800af7c:	005b      	lsls	r3, r3, #1
 800af7e:	e7e8      	b.n	800af52 <__lshift+0x1a>
 800af80:	0098      	lsls	r0, r3, #2
 800af82:	5011      	str	r1, [r2, r0]
 800af84:	3301      	adds	r3, #1
 800af86:	42ab      	cmp	r3, r5
 800af88:	dbfa      	blt.n	800af80 <__lshift+0x48>
 800af8a:	43eb      	mvns	r3, r5
 800af8c:	17db      	asrs	r3, r3, #31
 800af8e:	401d      	ands	r5, r3
 800af90:	211f      	movs	r1, #31
 800af92:	0023      	movs	r3, r4
 800af94:	0038      	movs	r0, r7
 800af96:	00ad      	lsls	r5, r5, #2
 800af98:	1955      	adds	r5, r2, r5
 800af9a:	6922      	ldr	r2, [r4, #16]
 800af9c:	3314      	adds	r3, #20
 800af9e:	0092      	lsls	r2, r2, #2
 800afa0:	4008      	ands	r0, r1
 800afa2:	4684      	mov	ip, r0
 800afa4:	189a      	adds	r2, r3, r2
 800afa6:	420f      	tst	r7, r1
 800afa8:	d02a      	beq.n	800b000 <__lshift+0xc8>
 800afaa:	3101      	adds	r1, #1
 800afac:	1a09      	subs	r1, r1, r0
 800afae:	9105      	str	r1, [sp, #20]
 800afb0:	2100      	movs	r1, #0
 800afb2:	9503      	str	r5, [sp, #12]
 800afb4:	4667      	mov	r7, ip
 800afb6:	6818      	ldr	r0, [r3, #0]
 800afb8:	40b8      	lsls	r0, r7
 800afba:	4308      	orrs	r0, r1
 800afbc:	9903      	ldr	r1, [sp, #12]
 800afbe:	c101      	stmia	r1!, {r0}
 800afc0:	9103      	str	r1, [sp, #12]
 800afc2:	9805      	ldr	r0, [sp, #20]
 800afc4:	cb02      	ldmia	r3!, {r1}
 800afc6:	40c1      	lsrs	r1, r0
 800afc8:	429a      	cmp	r2, r3
 800afca:	d8f3      	bhi.n	800afb4 <__lshift+0x7c>
 800afcc:	0020      	movs	r0, r4
 800afce:	3015      	adds	r0, #21
 800afd0:	2304      	movs	r3, #4
 800afd2:	4282      	cmp	r2, r0
 800afd4:	d304      	bcc.n	800afe0 <__lshift+0xa8>
 800afd6:	1b13      	subs	r3, r2, r4
 800afd8:	3b15      	subs	r3, #21
 800afda:	089b      	lsrs	r3, r3, #2
 800afdc:	3301      	adds	r3, #1
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	50e9      	str	r1, [r5, r3]
 800afe2:	2900      	cmp	r1, #0
 800afe4:	d002      	beq.n	800afec <__lshift+0xb4>
 800afe6:	9b02      	ldr	r3, [sp, #8]
 800afe8:	3302      	adds	r3, #2
 800afea:	9301      	str	r3, [sp, #4]
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	9804      	ldr	r0, [sp, #16]
 800aff0:	3b01      	subs	r3, #1
 800aff2:	0021      	movs	r1, r4
 800aff4:	6133      	str	r3, [r6, #16]
 800aff6:	f7ff fdcb 	bl	800ab90 <_Bfree>
 800affa:	0030      	movs	r0, r6
 800affc:	b007      	add	sp, #28
 800affe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b000:	cb02      	ldmia	r3!, {r1}
 800b002:	c502      	stmia	r5!, {r1}
 800b004:	429a      	cmp	r2, r3
 800b006:	d8fb      	bhi.n	800b000 <__lshift+0xc8>
 800b008:	e7f0      	b.n	800afec <__lshift+0xb4>
 800b00a:	46c0      	nop			; (mov r8, r8)
 800b00c:	0800c014 	.word	0x0800c014
 800b010:	0800c025 	.word	0x0800c025

0800b014 <__mcmp>:
 800b014:	b530      	push	{r4, r5, lr}
 800b016:	690b      	ldr	r3, [r1, #16]
 800b018:	6904      	ldr	r4, [r0, #16]
 800b01a:	0002      	movs	r2, r0
 800b01c:	1ae0      	subs	r0, r4, r3
 800b01e:	429c      	cmp	r4, r3
 800b020:	d10e      	bne.n	800b040 <__mcmp+0x2c>
 800b022:	3214      	adds	r2, #20
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	3114      	adds	r1, #20
 800b028:	0014      	movs	r4, r2
 800b02a:	18c9      	adds	r1, r1, r3
 800b02c:	18d2      	adds	r2, r2, r3
 800b02e:	3a04      	subs	r2, #4
 800b030:	3904      	subs	r1, #4
 800b032:	6815      	ldr	r5, [r2, #0]
 800b034:	680b      	ldr	r3, [r1, #0]
 800b036:	429d      	cmp	r5, r3
 800b038:	d003      	beq.n	800b042 <__mcmp+0x2e>
 800b03a:	2001      	movs	r0, #1
 800b03c:	429d      	cmp	r5, r3
 800b03e:	d303      	bcc.n	800b048 <__mcmp+0x34>
 800b040:	bd30      	pop	{r4, r5, pc}
 800b042:	4294      	cmp	r4, r2
 800b044:	d3f3      	bcc.n	800b02e <__mcmp+0x1a>
 800b046:	e7fb      	b.n	800b040 <__mcmp+0x2c>
 800b048:	4240      	negs	r0, r0
 800b04a:	e7f9      	b.n	800b040 <__mcmp+0x2c>

0800b04c <__mdiff>:
 800b04c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b04e:	000e      	movs	r6, r1
 800b050:	0007      	movs	r7, r0
 800b052:	0011      	movs	r1, r2
 800b054:	0030      	movs	r0, r6
 800b056:	b087      	sub	sp, #28
 800b058:	0014      	movs	r4, r2
 800b05a:	f7ff ffdb 	bl	800b014 <__mcmp>
 800b05e:	1e05      	subs	r5, r0, #0
 800b060:	d110      	bne.n	800b084 <__mdiff+0x38>
 800b062:	0001      	movs	r1, r0
 800b064:	0038      	movs	r0, r7
 800b066:	f7ff fd4f 	bl	800ab08 <_Balloc>
 800b06a:	1e02      	subs	r2, r0, #0
 800b06c:	d104      	bne.n	800b078 <__mdiff+0x2c>
 800b06e:	4b3f      	ldr	r3, [pc, #252]	; (800b16c <__mdiff+0x120>)
 800b070:	483f      	ldr	r0, [pc, #252]	; (800b170 <__mdiff+0x124>)
 800b072:	4940      	ldr	r1, [pc, #256]	; (800b174 <__mdiff+0x128>)
 800b074:	f000 fb28 	bl	800b6c8 <__assert_func>
 800b078:	2301      	movs	r3, #1
 800b07a:	6145      	str	r5, [r0, #20]
 800b07c:	6103      	str	r3, [r0, #16]
 800b07e:	0010      	movs	r0, r2
 800b080:	b007      	add	sp, #28
 800b082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b084:	2301      	movs	r3, #1
 800b086:	9301      	str	r3, [sp, #4]
 800b088:	2800      	cmp	r0, #0
 800b08a:	db04      	blt.n	800b096 <__mdiff+0x4a>
 800b08c:	0023      	movs	r3, r4
 800b08e:	0034      	movs	r4, r6
 800b090:	001e      	movs	r6, r3
 800b092:	2300      	movs	r3, #0
 800b094:	9301      	str	r3, [sp, #4]
 800b096:	0038      	movs	r0, r7
 800b098:	6861      	ldr	r1, [r4, #4]
 800b09a:	f7ff fd35 	bl	800ab08 <_Balloc>
 800b09e:	1e02      	subs	r2, r0, #0
 800b0a0:	d103      	bne.n	800b0aa <__mdiff+0x5e>
 800b0a2:	4b32      	ldr	r3, [pc, #200]	; (800b16c <__mdiff+0x120>)
 800b0a4:	4832      	ldr	r0, [pc, #200]	; (800b170 <__mdiff+0x124>)
 800b0a6:	4934      	ldr	r1, [pc, #208]	; (800b178 <__mdiff+0x12c>)
 800b0a8:	e7e4      	b.n	800b074 <__mdiff+0x28>
 800b0aa:	9b01      	ldr	r3, [sp, #4]
 800b0ac:	2700      	movs	r7, #0
 800b0ae:	60c3      	str	r3, [r0, #12]
 800b0b0:	6920      	ldr	r0, [r4, #16]
 800b0b2:	3414      	adds	r4, #20
 800b0b4:	0083      	lsls	r3, r0, #2
 800b0b6:	18e3      	adds	r3, r4, r3
 800b0b8:	0021      	movs	r1, r4
 800b0ba:	9401      	str	r4, [sp, #4]
 800b0bc:	0034      	movs	r4, r6
 800b0be:	9302      	str	r3, [sp, #8]
 800b0c0:	6933      	ldr	r3, [r6, #16]
 800b0c2:	3414      	adds	r4, #20
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	18e3      	adds	r3, r4, r3
 800b0c8:	9303      	str	r3, [sp, #12]
 800b0ca:	0013      	movs	r3, r2
 800b0cc:	3314      	adds	r3, #20
 800b0ce:	469c      	mov	ip, r3
 800b0d0:	9305      	str	r3, [sp, #20]
 800b0d2:	9104      	str	r1, [sp, #16]
 800b0d4:	9b04      	ldr	r3, [sp, #16]
 800b0d6:	cc02      	ldmia	r4!, {r1}
 800b0d8:	cb20      	ldmia	r3!, {r5}
 800b0da:	9304      	str	r3, [sp, #16]
 800b0dc:	b2ab      	uxth	r3, r5
 800b0de:	19df      	adds	r7, r3, r7
 800b0e0:	b28b      	uxth	r3, r1
 800b0e2:	1afb      	subs	r3, r7, r3
 800b0e4:	0c09      	lsrs	r1, r1, #16
 800b0e6:	0c2d      	lsrs	r5, r5, #16
 800b0e8:	1a6d      	subs	r5, r5, r1
 800b0ea:	1419      	asrs	r1, r3, #16
 800b0ec:	1869      	adds	r1, r5, r1
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	140f      	asrs	r7, r1, #16
 800b0f2:	0409      	lsls	r1, r1, #16
 800b0f4:	4319      	orrs	r1, r3
 800b0f6:	4663      	mov	r3, ip
 800b0f8:	c302      	stmia	r3!, {r1}
 800b0fa:	469c      	mov	ip, r3
 800b0fc:	9b03      	ldr	r3, [sp, #12]
 800b0fe:	42a3      	cmp	r3, r4
 800b100:	d8e8      	bhi.n	800b0d4 <__mdiff+0x88>
 800b102:	0031      	movs	r1, r6
 800b104:	9c03      	ldr	r4, [sp, #12]
 800b106:	3115      	adds	r1, #21
 800b108:	2304      	movs	r3, #4
 800b10a:	428c      	cmp	r4, r1
 800b10c:	d304      	bcc.n	800b118 <__mdiff+0xcc>
 800b10e:	1ba3      	subs	r3, r4, r6
 800b110:	3b15      	subs	r3, #21
 800b112:	089b      	lsrs	r3, r3, #2
 800b114:	3301      	adds	r3, #1
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	9901      	ldr	r1, [sp, #4]
 800b11a:	18cd      	adds	r5, r1, r3
 800b11c:	9905      	ldr	r1, [sp, #20]
 800b11e:	002e      	movs	r6, r5
 800b120:	18cb      	adds	r3, r1, r3
 800b122:	469c      	mov	ip, r3
 800b124:	9902      	ldr	r1, [sp, #8]
 800b126:	428e      	cmp	r6, r1
 800b128:	d310      	bcc.n	800b14c <__mdiff+0x100>
 800b12a:	9e02      	ldr	r6, [sp, #8]
 800b12c:	1ee9      	subs	r1, r5, #3
 800b12e:	2400      	movs	r4, #0
 800b130:	428e      	cmp	r6, r1
 800b132:	d304      	bcc.n	800b13e <__mdiff+0xf2>
 800b134:	0031      	movs	r1, r6
 800b136:	3103      	adds	r1, #3
 800b138:	1b49      	subs	r1, r1, r5
 800b13a:	0889      	lsrs	r1, r1, #2
 800b13c:	008c      	lsls	r4, r1, #2
 800b13e:	191b      	adds	r3, r3, r4
 800b140:	3b04      	subs	r3, #4
 800b142:	6819      	ldr	r1, [r3, #0]
 800b144:	2900      	cmp	r1, #0
 800b146:	d00f      	beq.n	800b168 <__mdiff+0x11c>
 800b148:	6110      	str	r0, [r2, #16]
 800b14a:	e798      	b.n	800b07e <__mdiff+0x32>
 800b14c:	ce02      	ldmia	r6!, {r1}
 800b14e:	b28c      	uxth	r4, r1
 800b150:	19e4      	adds	r4, r4, r7
 800b152:	0c0f      	lsrs	r7, r1, #16
 800b154:	1421      	asrs	r1, r4, #16
 800b156:	1879      	adds	r1, r7, r1
 800b158:	b2a4      	uxth	r4, r4
 800b15a:	140f      	asrs	r7, r1, #16
 800b15c:	0409      	lsls	r1, r1, #16
 800b15e:	4321      	orrs	r1, r4
 800b160:	4664      	mov	r4, ip
 800b162:	c402      	stmia	r4!, {r1}
 800b164:	46a4      	mov	ip, r4
 800b166:	e7dd      	b.n	800b124 <__mdiff+0xd8>
 800b168:	3801      	subs	r0, #1
 800b16a:	e7e9      	b.n	800b140 <__mdiff+0xf4>
 800b16c:	0800c014 	.word	0x0800c014
 800b170:	0800c025 	.word	0x0800c025
 800b174:	00000237 	.word	0x00000237
 800b178:	00000245 	.word	0x00000245

0800b17c <__d2b>:
 800b17c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b17e:	2101      	movs	r1, #1
 800b180:	0014      	movs	r4, r2
 800b182:	001d      	movs	r5, r3
 800b184:	9f08      	ldr	r7, [sp, #32]
 800b186:	f7ff fcbf 	bl	800ab08 <_Balloc>
 800b18a:	1e06      	subs	r6, r0, #0
 800b18c:	d105      	bne.n	800b19a <__d2b+0x1e>
 800b18e:	0032      	movs	r2, r6
 800b190:	4b24      	ldr	r3, [pc, #144]	; (800b224 <__d2b+0xa8>)
 800b192:	4825      	ldr	r0, [pc, #148]	; (800b228 <__d2b+0xac>)
 800b194:	4925      	ldr	r1, [pc, #148]	; (800b22c <__d2b+0xb0>)
 800b196:	f000 fa97 	bl	800b6c8 <__assert_func>
 800b19a:	032b      	lsls	r3, r5, #12
 800b19c:	006d      	lsls	r5, r5, #1
 800b19e:	0b1b      	lsrs	r3, r3, #12
 800b1a0:	0d6d      	lsrs	r5, r5, #21
 800b1a2:	d125      	bne.n	800b1f0 <__d2b+0x74>
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	2c00      	cmp	r4, #0
 800b1a8:	d028      	beq.n	800b1fc <__d2b+0x80>
 800b1aa:	4668      	mov	r0, sp
 800b1ac:	9400      	str	r4, [sp, #0]
 800b1ae:	f7ff fd71 	bl	800ac94 <__lo0bits>
 800b1b2:	9b01      	ldr	r3, [sp, #4]
 800b1b4:	9900      	ldr	r1, [sp, #0]
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	d01e      	beq.n	800b1f8 <__d2b+0x7c>
 800b1ba:	2220      	movs	r2, #32
 800b1bc:	001c      	movs	r4, r3
 800b1be:	1a12      	subs	r2, r2, r0
 800b1c0:	4094      	lsls	r4, r2
 800b1c2:	0022      	movs	r2, r4
 800b1c4:	40c3      	lsrs	r3, r0
 800b1c6:	430a      	orrs	r2, r1
 800b1c8:	6172      	str	r2, [r6, #20]
 800b1ca:	9301      	str	r3, [sp, #4]
 800b1cc:	9c01      	ldr	r4, [sp, #4]
 800b1ce:	61b4      	str	r4, [r6, #24]
 800b1d0:	1e63      	subs	r3, r4, #1
 800b1d2:	419c      	sbcs	r4, r3
 800b1d4:	3401      	adds	r4, #1
 800b1d6:	6134      	str	r4, [r6, #16]
 800b1d8:	2d00      	cmp	r5, #0
 800b1da:	d017      	beq.n	800b20c <__d2b+0x90>
 800b1dc:	2435      	movs	r4, #53	; 0x35
 800b1de:	4b14      	ldr	r3, [pc, #80]	; (800b230 <__d2b+0xb4>)
 800b1e0:	18ed      	adds	r5, r5, r3
 800b1e2:	182d      	adds	r5, r5, r0
 800b1e4:	603d      	str	r5, [r7, #0]
 800b1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1e8:	1a24      	subs	r4, r4, r0
 800b1ea:	601c      	str	r4, [r3, #0]
 800b1ec:	0030      	movs	r0, r6
 800b1ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b1f0:	2280      	movs	r2, #128	; 0x80
 800b1f2:	0352      	lsls	r2, r2, #13
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	e7d5      	b.n	800b1a4 <__d2b+0x28>
 800b1f8:	6171      	str	r1, [r6, #20]
 800b1fa:	e7e7      	b.n	800b1cc <__d2b+0x50>
 800b1fc:	a801      	add	r0, sp, #4
 800b1fe:	f7ff fd49 	bl	800ac94 <__lo0bits>
 800b202:	9b01      	ldr	r3, [sp, #4]
 800b204:	2401      	movs	r4, #1
 800b206:	6173      	str	r3, [r6, #20]
 800b208:	3020      	adds	r0, #32
 800b20a:	e7e4      	b.n	800b1d6 <__d2b+0x5a>
 800b20c:	4b09      	ldr	r3, [pc, #36]	; (800b234 <__d2b+0xb8>)
 800b20e:	18c0      	adds	r0, r0, r3
 800b210:	4b09      	ldr	r3, [pc, #36]	; (800b238 <__d2b+0xbc>)
 800b212:	6038      	str	r0, [r7, #0]
 800b214:	18e3      	adds	r3, r4, r3
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	18f3      	adds	r3, r6, r3
 800b21a:	6958      	ldr	r0, [r3, #20]
 800b21c:	f7ff fd20 	bl	800ac60 <__hi0bits>
 800b220:	0164      	lsls	r4, r4, #5
 800b222:	e7e0      	b.n	800b1e6 <__d2b+0x6a>
 800b224:	0800c014 	.word	0x0800c014
 800b228:	0800c025 	.word	0x0800c025
 800b22c:	0000030f 	.word	0x0000030f
 800b230:	fffffbcd 	.word	0xfffffbcd
 800b234:	fffffbce 	.word	0xfffffbce
 800b238:	3fffffff 	.word	0x3fffffff

0800b23c <__ssputs_r>:
 800b23c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b23e:	b085      	sub	sp, #20
 800b240:	9301      	str	r3, [sp, #4]
 800b242:	9203      	str	r2, [sp, #12]
 800b244:	688e      	ldr	r6, [r1, #8]
 800b246:	9a01      	ldr	r2, [sp, #4]
 800b248:	0007      	movs	r7, r0
 800b24a:	000c      	movs	r4, r1
 800b24c:	680b      	ldr	r3, [r1, #0]
 800b24e:	4296      	cmp	r6, r2
 800b250:	d831      	bhi.n	800b2b6 <__ssputs_r+0x7a>
 800b252:	898a      	ldrh	r2, [r1, #12]
 800b254:	2190      	movs	r1, #144	; 0x90
 800b256:	00c9      	lsls	r1, r1, #3
 800b258:	420a      	tst	r2, r1
 800b25a:	d029      	beq.n	800b2b0 <__ssputs_r+0x74>
 800b25c:	2003      	movs	r0, #3
 800b25e:	6921      	ldr	r1, [r4, #16]
 800b260:	1a5b      	subs	r3, r3, r1
 800b262:	9302      	str	r3, [sp, #8]
 800b264:	6963      	ldr	r3, [r4, #20]
 800b266:	4343      	muls	r3, r0
 800b268:	0fdd      	lsrs	r5, r3, #31
 800b26a:	18ed      	adds	r5, r5, r3
 800b26c:	9b01      	ldr	r3, [sp, #4]
 800b26e:	9802      	ldr	r0, [sp, #8]
 800b270:	3301      	adds	r3, #1
 800b272:	181b      	adds	r3, r3, r0
 800b274:	106d      	asrs	r5, r5, #1
 800b276:	42ab      	cmp	r3, r5
 800b278:	d900      	bls.n	800b27c <__ssputs_r+0x40>
 800b27a:	001d      	movs	r5, r3
 800b27c:	0552      	lsls	r2, r2, #21
 800b27e:	d529      	bpl.n	800b2d4 <__ssputs_r+0x98>
 800b280:	0029      	movs	r1, r5
 800b282:	0038      	movs	r0, r7
 800b284:	f7ff fbae 	bl	800a9e4 <_malloc_r>
 800b288:	1e06      	subs	r6, r0, #0
 800b28a:	d02d      	beq.n	800b2e8 <__ssputs_r+0xac>
 800b28c:	9a02      	ldr	r2, [sp, #8]
 800b28e:	6921      	ldr	r1, [r4, #16]
 800b290:	f000 fa10 	bl	800b6b4 <memcpy>
 800b294:	89a2      	ldrh	r2, [r4, #12]
 800b296:	4b19      	ldr	r3, [pc, #100]	; (800b2fc <__ssputs_r+0xc0>)
 800b298:	401a      	ands	r2, r3
 800b29a:	2380      	movs	r3, #128	; 0x80
 800b29c:	4313      	orrs	r3, r2
 800b29e:	81a3      	strh	r3, [r4, #12]
 800b2a0:	9b02      	ldr	r3, [sp, #8]
 800b2a2:	6126      	str	r6, [r4, #16]
 800b2a4:	18f6      	adds	r6, r6, r3
 800b2a6:	6026      	str	r6, [r4, #0]
 800b2a8:	6165      	str	r5, [r4, #20]
 800b2aa:	9e01      	ldr	r6, [sp, #4]
 800b2ac:	1aed      	subs	r5, r5, r3
 800b2ae:	60a5      	str	r5, [r4, #8]
 800b2b0:	9b01      	ldr	r3, [sp, #4]
 800b2b2:	429e      	cmp	r6, r3
 800b2b4:	d900      	bls.n	800b2b8 <__ssputs_r+0x7c>
 800b2b6:	9e01      	ldr	r6, [sp, #4]
 800b2b8:	0032      	movs	r2, r6
 800b2ba:	9903      	ldr	r1, [sp, #12]
 800b2bc:	6820      	ldr	r0, [r4, #0]
 800b2be:	f000 f9d4 	bl	800b66a <memmove>
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	68a3      	ldr	r3, [r4, #8]
 800b2c6:	1b9b      	subs	r3, r3, r6
 800b2c8:	60a3      	str	r3, [r4, #8]
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	199b      	adds	r3, r3, r6
 800b2ce:	6023      	str	r3, [r4, #0]
 800b2d0:	b005      	add	sp, #20
 800b2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d4:	002a      	movs	r2, r5
 800b2d6:	0038      	movs	r0, r7
 800b2d8:	f000 fa53 	bl	800b782 <_realloc_r>
 800b2dc:	1e06      	subs	r6, r0, #0
 800b2de:	d1df      	bne.n	800b2a0 <__ssputs_r+0x64>
 800b2e0:	0038      	movs	r0, r7
 800b2e2:	6921      	ldr	r1, [r4, #16]
 800b2e4:	f7ff fb08 	bl	800a8f8 <_free_r>
 800b2e8:	230c      	movs	r3, #12
 800b2ea:	2001      	movs	r0, #1
 800b2ec:	603b      	str	r3, [r7, #0]
 800b2ee:	89a2      	ldrh	r2, [r4, #12]
 800b2f0:	3334      	adds	r3, #52	; 0x34
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	81a3      	strh	r3, [r4, #12]
 800b2f6:	4240      	negs	r0, r0
 800b2f8:	e7ea      	b.n	800b2d0 <__ssputs_r+0x94>
 800b2fa:	46c0      	nop			; (mov r8, r8)
 800b2fc:	fffffb7f 	.word	0xfffffb7f

0800b300 <_svfiprintf_r>:
 800b300:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b302:	b0a1      	sub	sp, #132	; 0x84
 800b304:	9003      	str	r0, [sp, #12]
 800b306:	001d      	movs	r5, r3
 800b308:	898b      	ldrh	r3, [r1, #12]
 800b30a:	000f      	movs	r7, r1
 800b30c:	0016      	movs	r6, r2
 800b30e:	061b      	lsls	r3, r3, #24
 800b310:	d511      	bpl.n	800b336 <_svfiprintf_r+0x36>
 800b312:	690b      	ldr	r3, [r1, #16]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10e      	bne.n	800b336 <_svfiprintf_r+0x36>
 800b318:	2140      	movs	r1, #64	; 0x40
 800b31a:	f7ff fb63 	bl	800a9e4 <_malloc_r>
 800b31e:	6038      	str	r0, [r7, #0]
 800b320:	6138      	str	r0, [r7, #16]
 800b322:	2800      	cmp	r0, #0
 800b324:	d105      	bne.n	800b332 <_svfiprintf_r+0x32>
 800b326:	230c      	movs	r3, #12
 800b328:	9a03      	ldr	r2, [sp, #12]
 800b32a:	3801      	subs	r0, #1
 800b32c:	6013      	str	r3, [r2, #0]
 800b32e:	b021      	add	sp, #132	; 0x84
 800b330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b332:	2340      	movs	r3, #64	; 0x40
 800b334:	617b      	str	r3, [r7, #20]
 800b336:	2300      	movs	r3, #0
 800b338:	ac08      	add	r4, sp, #32
 800b33a:	6163      	str	r3, [r4, #20]
 800b33c:	3320      	adds	r3, #32
 800b33e:	7663      	strb	r3, [r4, #25]
 800b340:	3310      	adds	r3, #16
 800b342:	76a3      	strb	r3, [r4, #26]
 800b344:	9507      	str	r5, [sp, #28]
 800b346:	0035      	movs	r5, r6
 800b348:	782b      	ldrb	r3, [r5, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <_svfiprintf_r+0x52>
 800b34e:	2b25      	cmp	r3, #37	; 0x25
 800b350:	d148      	bne.n	800b3e4 <_svfiprintf_r+0xe4>
 800b352:	1bab      	subs	r3, r5, r6
 800b354:	9305      	str	r3, [sp, #20]
 800b356:	42b5      	cmp	r5, r6
 800b358:	d00b      	beq.n	800b372 <_svfiprintf_r+0x72>
 800b35a:	0032      	movs	r2, r6
 800b35c:	0039      	movs	r1, r7
 800b35e:	9803      	ldr	r0, [sp, #12]
 800b360:	f7ff ff6c 	bl	800b23c <__ssputs_r>
 800b364:	3001      	adds	r0, #1
 800b366:	d100      	bne.n	800b36a <_svfiprintf_r+0x6a>
 800b368:	e0af      	b.n	800b4ca <_svfiprintf_r+0x1ca>
 800b36a:	6963      	ldr	r3, [r4, #20]
 800b36c:	9a05      	ldr	r2, [sp, #20]
 800b36e:	189b      	adds	r3, r3, r2
 800b370:	6163      	str	r3, [r4, #20]
 800b372:	782b      	ldrb	r3, [r5, #0]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d100      	bne.n	800b37a <_svfiprintf_r+0x7a>
 800b378:	e0a7      	b.n	800b4ca <_svfiprintf_r+0x1ca>
 800b37a:	2201      	movs	r2, #1
 800b37c:	2300      	movs	r3, #0
 800b37e:	4252      	negs	r2, r2
 800b380:	6062      	str	r2, [r4, #4]
 800b382:	a904      	add	r1, sp, #16
 800b384:	3254      	adds	r2, #84	; 0x54
 800b386:	1852      	adds	r2, r2, r1
 800b388:	1c6e      	adds	r6, r5, #1
 800b38a:	6023      	str	r3, [r4, #0]
 800b38c:	60e3      	str	r3, [r4, #12]
 800b38e:	60a3      	str	r3, [r4, #8]
 800b390:	7013      	strb	r3, [r2, #0]
 800b392:	65a3      	str	r3, [r4, #88]	; 0x58
 800b394:	4b55      	ldr	r3, [pc, #340]	; (800b4ec <_svfiprintf_r+0x1ec>)
 800b396:	2205      	movs	r2, #5
 800b398:	0018      	movs	r0, r3
 800b39a:	7831      	ldrb	r1, [r6, #0]
 800b39c:	9305      	str	r3, [sp, #20]
 800b39e:	f7fe fc02 	bl	8009ba6 <memchr>
 800b3a2:	1c75      	adds	r5, r6, #1
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	d11f      	bne.n	800b3e8 <_svfiprintf_r+0xe8>
 800b3a8:	6822      	ldr	r2, [r4, #0]
 800b3aa:	06d3      	lsls	r3, r2, #27
 800b3ac:	d504      	bpl.n	800b3b8 <_svfiprintf_r+0xb8>
 800b3ae:	2353      	movs	r3, #83	; 0x53
 800b3b0:	a904      	add	r1, sp, #16
 800b3b2:	185b      	adds	r3, r3, r1
 800b3b4:	2120      	movs	r1, #32
 800b3b6:	7019      	strb	r1, [r3, #0]
 800b3b8:	0713      	lsls	r3, r2, #28
 800b3ba:	d504      	bpl.n	800b3c6 <_svfiprintf_r+0xc6>
 800b3bc:	2353      	movs	r3, #83	; 0x53
 800b3be:	a904      	add	r1, sp, #16
 800b3c0:	185b      	adds	r3, r3, r1
 800b3c2:	212b      	movs	r1, #43	; 0x2b
 800b3c4:	7019      	strb	r1, [r3, #0]
 800b3c6:	7833      	ldrb	r3, [r6, #0]
 800b3c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3ca:	d016      	beq.n	800b3fa <_svfiprintf_r+0xfa>
 800b3cc:	0035      	movs	r5, r6
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	200a      	movs	r0, #10
 800b3d2:	68e3      	ldr	r3, [r4, #12]
 800b3d4:	782a      	ldrb	r2, [r5, #0]
 800b3d6:	1c6e      	adds	r6, r5, #1
 800b3d8:	3a30      	subs	r2, #48	; 0x30
 800b3da:	2a09      	cmp	r2, #9
 800b3dc:	d94e      	bls.n	800b47c <_svfiprintf_r+0x17c>
 800b3de:	2900      	cmp	r1, #0
 800b3e0:	d111      	bne.n	800b406 <_svfiprintf_r+0x106>
 800b3e2:	e017      	b.n	800b414 <_svfiprintf_r+0x114>
 800b3e4:	3501      	adds	r5, #1
 800b3e6:	e7af      	b.n	800b348 <_svfiprintf_r+0x48>
 800b3e8:	9b05      	ldr	r3, [sp, #20]
 800b3ea:	6822      	ldr	r2, [r4, #0]
 800b3ec:	1ac0      	subs	r0, r0, r3
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	4083      	lsls	r3, r0
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	002e      	movs	r6, r5
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	e7cc      	b.n	800b394 <_svfiprintf_r+0x94>
 800b3fa:	9b07      	ldr	r3, [sp, #28]
 800b3fc:	1d19      	adds	r1, r3, #4
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	9107      	str	r1, [sp, #28]
 800b402:	2b00      	cmp	r3, #0
 800b404:	db01      	blt.n	800b40a <_svfiprintf_r+0x10a>
 800b406:	930b      	str	r3, [sp, #44]	; 0x2c
 800b408:	e004      	b.n	800b414 <_svfiprintf_r+0x114>
 800b40a:	425b      	negs	r3, r3
 800b40c:	60e3      	str	r3, [r4, #12]
 800b40e:	2302      	movs	r3, #2
 800b410:	4313      	orrs	r3, r2
 800b412:	6023      	str	r3, [r4, #0]
 800b414:	782b      	ldrb	r3, [r5, #0]
 800b416:	2b2e      	cmp	r3, #46	; 0x2e
 800b418:	d10a      	bne.n	800b430 <_svfiprintf_r+0x130>
 800b41a:	786b      	ldrb	r3, [r5, #1]
 800b41c:	2b2a      	cmp	r3, #42	; 0x2a
 800b41e:	d135      	bne.n	800b48c <_svfiprintf_r+0x18c>
 800b420:	9b07      	ldr	r3, [sp, #28]
 800b422:	3502      	adds	r5, #2
 800b424:	1d1a      	adds	r2, r3, #4
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	9207      	str	r2, [sp, #28]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	db2b      	blt.n	800b486 <_svfiprintf_r+0x186>
 800b42e:	9309      	str	r3, [sp, #36]	; 0x24
 800b430:	4e2f      	ldr	r6, [pc, #188]	; (800b4f0 <_svfiprintf_r+0x1f0>)
 800b432:	2203      	movs	r2, #3
 800b434:	0030      	movs	r0, r6
 800b436:	7829      	ldrb	r1, [r5, #0]
 800b438:	f7fe fbb5 	bl	8009ba6 <memchr>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d006      	beq.n	800b44e <_svfiprintf_r+0x14e>
 800b440:	2340      	movs	r3, #64	; 0x40
 800b442:	1b80      	subs	r0, r0, r6
 800b444:	4083      	lsls	r3, r0
 800b446:	6822      	ldr	r2, [r4, #0]
 800b448:	3501      	adds	r5, #1
 800b44a:	4313      	orrs	r3, r2
 800b44c:	6023      	str	r3, [r4, #0]
 800b44e:	7829      	ldrb	r1, [r5, #0]
 800b450:	2206      	movs	r2, #6
 800b452:	4828      	ldr	r0, [pc, #160]	; (800b4f4 <_svfiprintf_r+0x1f4>)
 800b454:	1c6e      	adds	r6, r5, #1
 800b456:	7621      	strb	r1, [r4, #24]
 800b458:	f7fe fba5 	bl	8009ba6 <memchr>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	d03c      	beq.n	800b4da <_svfiprintf_r+0x1da>
 800b460:	4b25      	ldr	r3, [pc, #148]	; (800b4f8 <_svfiprintf_r+0x1f8>)
 800b462:	2b00      	cmp	r3, #0
 800b464:	d125      	bne.n	800b4b2 <_svfiprintf_r+0x1b2>
 800b466:	2207      	movs	r2, #7
 800b468:	9b07      	ldr	r3, [sp, #28]
 800b46a:	3307      	adds	r3, #7
 800b46c:	4393      	bics	r3, r2
 800b46e:	3308      	adds	r3, #8
 800b470:	9307      	str	r3, [sp, #28]
 800b472:	6963      	ldr	r3, [r4, #20]
 800b474:	9a04      	ldr	r2, [sp, #16]
 800b476:	189b      	adds	r3, r3, r2
 800b478:	6163      	str	r3, [r4, #20]
 800b47a:	e764      	b.n	800b346 <_svfiprintf_r+0x46>
 800b47c:	4343      	muls	r3, r0
 800b47e:	0035      	movs	r5, r6
 800b480:	2101      	movs	r1, #1
 800b482:	189b      	adds	r3, r3, r2
 800b484:	e7a6      	b.n	800b3d4 <_svfiprintf_r+0xd4>
 800b486:	2301      	movs	r3, #1
 800b488:	425b      	negs	r3, r3
 800b48a:	e7d0      	b.n	800b42e <_svfiprintf_r+0x12e>
 800b48c:	2300      	movs	r3, #0
 800b48e:	200a      	movs	r0, #10
 800b490:	001a      	movs	r2, r3
 800b492:	3501      	adds	r5, #1
 800b494:	6063      	str	r3, [r4, #4]
 800b496:	7829      	ldrb	r1, [r5, #0]
 800b498:	1c6e      	adds	r6, r5, #1
 800b49a:	3930      	subs	r1, #48	; 0x30
 800b49c:	2909      	cmp	r1, #9
 800b49e:	d903      	bls.n	800b4a8 <_svfiprintf_r+0x1a8>
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d0c5      	beq.n	800b430 <_svfiprintf_r+0x130>
 800b4a4:	9209      	str	r2, [sp, #36]	; 0x24
 800b4a6:	e7c3      	b.n	800b430 <_svfiprintf_r+0x130>
 800b4a8:	4342      	muls	r2, r0
 800b4aa:	0035      	movs	r5, r6
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	1852      	adds	r2, r2, r1
 800b4b0:	e7f1      	b.n	800b496 <_svfiprintf_r+0x196>
 800b4b2:	aa07      	add	r2, sp, #28
 800b4b4:	9200      	str	r2, [sp, #0]
 800b4b6:	0021      	movs	r1, r4
 800b4b8:	003a      	movs	r2, r7
 800b4ba:	4b10      	ldr	r3, [pc, #64]	; (800b4fc <_svfiprintf_r+0x1fc>)
 800b4bc:	9803      	ldr	r0, [sp, #12]
 800b4be:	f7fd fde5 	bl	800908c <_printf_float>
 800b4c2:	9004      	str	r0, [sp, #16]
 800b4c4:	9b04      	ldr	r3, [sp, #16]
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	d1d3      	bne.n	800b472 <_svfiprintf_r+0x172>
 800b4ca:	89bb      	ldrh	r3, [r7, #12]
 800b4cc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b4ce:	065b      	lsls	r3, r3, #25
 800b4d0:	d400      	bmi.n	800b4d4 <_svfiprintf_r+0x1d4>
 800b4d2:	e72c      	b.n	800b32e <_svfiprintf_r+0x2e>
 800b4d4:	2001      	movs	r0, #1
 800b4d6:	4240      	negs	r0, r0
 800b4d8:	e729      	b.n	800b32e <_svfiprintf_r+0x2e>
 800b4da:	aa07      	add	r2, sp, #28
 800b4dc:	9200      	str	r2, [sp, #0]
 800b4de:	0021      	movs	r1, r4
 800b4e0:	003a      	movs	r2, r7
 800b4e2:	4b06      	ldr	r3, [pc, #24]	; (800b4fc <_svfiprintf_r+0x1fc>)
 800b4e4:	9803      	ldr	r0, [sp, #12]
 800b4e6:	f7fe f897 	bl	8009618 <_printf_i>
 800b4ea:	e7ea      	b.n	800b4c2 <_svfiprintf_r+0x1c2>
 800b4ec:	0800c17c 	.word	0x0800c17c
 800b4f0:	0800c182 	.word	0x0800c182
 800b4f4:	0800c186 	.word	0x0800c186
 800b4f8:	0800908d 	.word	0x0800908d
 800b4fc:	0800b23d 	.word	0x0800b23d

0800b500 <__sflush_r>:
 800b500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b502:	898b      	ldrh	r3, [r1, #12]
 800b504:	0005      	movs	r5, r0
 800b506:	000c      	movs	r4, r1
 800b508:	071a      	lsls	r2, r3, #28
 800b50a:	d45c      	bmi.n	800b5c6 <__sflush_r+0xc6>
 800b50c:	684a      	ldr	r2, [r1, #4]
 800b50e:	2a00      	cmp	r2, #0
 800b510:	dc04      	bgt.n	800b51c <__sflush_r+0x1c>
 800b512:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b514:	2a00      	cmp	r2, #0
 800b516:	dc01      	bgt.n	800b51c <__sflush_r+0x1c>
 800b518:	2000      	movs	r0, #0
 800b51a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b51c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b51e:	2f00      	cmp	r7, #0
 800b520:	d0fa      	beq.n	800b518 <__sflush_r+0x18>
 800b522:	2200      	movs	r2, #0
 800b524:	2080      	movs	r0, #128	; 0x80
 800b526:	682e      	ldr	r6, [r5, #0]
 800b528:	602a      	str	r2, [r5, #0]
 800b52a:	001a      	movs	r2, r3
 800b52c:	0140      	lsls	r0, r0, #5
 800b52e:	6a21      	ldr	r1, [r4, #32]
 800b530:	4002      	ands	r2, r0
 800b532:	4203      	tst	r3, r0
 800b534:	d034      	beq.n	800b5a0 <__sflush_r+0xa0>
 800b536:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b538:	89a3      	ldrh	r3, [r4, #12]
 800b53a:	075b      	lsls	r3, r3, #29
 800b53c:	d506      	bpl.n	800b54c <__sflush_r+0x4c>
 800b53e:	6863      	ldr	r3, [r4, #4]
 800b540:	1ac0      	subs	r0, r0, r3
 800b542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b544:	2b00      	cmp	r3, #0
 800b546:	d001      	beq.n	800b54c <__sflush_r+0x4c>
 800b548:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b54a:	1ac0      	subs	r0, r0, r3
 800b54c:	0002      	movs	r2, r0
 800b54e:	2300      	movs	r3, #0
 800b550:	0028      	movs	r0, r5
 800b552:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b554:	6a21      	ldr	r1, [r4, #32]
 800b556:	47b8      	blx	r7
 800b558:	89a2      	ldrh	r2, [r4, #12]
 800b55a:	1c43      	adds	r3, r0, #1
 800b55c:	d106      	bne.n	800b56c <__sflush_r+0x6c>
 800b55e:	6829      	ldr	r1, [r5, #0]
 800b560:	291d      	cmp	r1, #29
 800b562:	d82c      	bhi.n	800b5be <__sflush_r+0xbe>
 800b564:	4b2a      	ldr	r3, [pc, #168]	; (800b610 <__sflush_r+0x110>)
 800b566:	410b      	asrs	r3, r1
 800b568:	07db      	lsls	r3, r3, #31
 800b56a:	d428      	bmi.n	800b5be <__sflush_r+0xbe>
 800b56c:	2300      	movs	r3, #0
 800b56e:	6063      	str	r3, [r4, #4]
 800b570:	6923      	ldr	r3, [r4, #16]
 800b572:	6023      	str	r3, [r4, #0]
 800b574:	04d2      	lsls	r2, r2, #19
 800b576:	d505      	bpl.n	800b584 <__sflush_r+0x84>
 800b578:	1c43      	adds	r3, r0, #1
 800b57a:	d102      	bne.n	800b582 <__sflush_r+0x82>
 800b57c:	682b      	ldr	r3, [r5, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d100      	bne.n	800b584 <__sflush_r+0x84>
 800b582:	6560      	str	r0, [r4, #84]	; 0x54
 800b584:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b586:	602e      	str	r6, [r5, #0]
 800b588:	2900      	cmp	r1, #0
 800b58a:	d0c5      	beq.n	800b518 <__sflush_r+0x18>
 800b58c:	0023      	movs	r3, r4
 800b58e:	3344      	adds	r3, #68	; 0x44
 800b590:	4299      	cmp	r1, r3
 800b592:	d002      	beq.n	800b59a <__sflush_r+0x9a>
 800b594:	0028      	movs	r0, r5
 800b596:	f7ff f9af 	bl	800a8f8 <_free_r>
 800b59a:	2000      	movs	r0, #0
 800b59c:	6360      	str	r0, [r4, #52]	; 0x34
 800b59e:	e7bc      	b.n	800b51a <__sflush_r+0x1a>
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	0028      	movs	r0, r5
 800b5a4:	47b8      	blx	r7
 800b5a6:	1c43      	adds	r3, r0, #1
 800b5a8:	d1c6      	bne.n	800b538 <__sflush_r+0x38>
 800b5aa:	682b      	ldr	r3, [r5, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d0c3      	beq.n	800b538 <__sflush_r+0x38>
 800b5b0:	2b1d      	cmp	r3, #29
 800b5b2:	d001      	beq.n	800b5b8 <__sflush_r+0xb8>
 800b5b4:	2b16      	cmp	r3, #22
 800b5b6:	d101      	bne.n	800b5bc <__sflush_r+0xbc>
 800b5b8:	602e      	str	r6, [r5, #0]
 800b5ba:	e7ad      	b.n	800b518 <__sflush_r+0x18>
 800b5bc:	89a2      	ldrh	r2, [r4, #12]
 800b5be:	2340      	movs	r3, #64	; 0x40
 800b5c0:	4313      	orrs	r3, r2
 800b5c2:	81a3      	strh	r3, [r4, #12]
 800b5c4:	e7a9      	b.n	800b51a <__sflush_r+0x1a>
 800b5c6:	690e      	ldr	r6, [r1, #16]
 800b5c8:	2e00      	cmp	r6, #0
 800b5ca:	d0a5      	beq.n	800b518 <__sflush_r+0x18>
 800b5cc:	680f      	ldr	r7, [r1, #0]
 800b5ce:	600e      	str	r6, [r1, #0]
 800b5d0:	1bba      	subs	r2, r7, r6
 800b5d2:	9201      	str	r2, [sp, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	079b      	lsls	r3, r3, #30
 800b5d8:	d100      	bne.n	800b5dc <__sflush_r+0xdc>
 800b5da:	694a      	ldr	r2, [r1, #20]
 800b5dc:	60a2      	str	r2, [r4, #8]
 800b5de:	9b01      	ldr	r3, [sp, #4]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	dd99      	ble.n	800b518 <__sflush_r+0x18>
 800b5e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b5e6:	0032      	movs	r2, r6
 800b5e8:	001f      	movs	r7, r3
 800b5ea:	0028      	movs	r0, r5
 800b5ec:	9b01      	ldr	r3, [sp, #4]
 800b5ee:	6a21      	ldr	r1, [r4, #32]
 800b5f0:	47b8      	blx	r7
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	dc06      	bgt.n	800b604 <__sflush_r+0x104>
 800b5f6:	2340      	movs	r3, #64	; 0x40
 800b5f8:	2001      	movs	r0, #1
 800b5fa:	89a2      	ldrh	r2, [r4, #12]
 800b5fc:	4240      	negs	r0, r0
 800b5fe:	4313      	orrs	r3, r2
 800b600:	81a3      	strh	r3, [r4, #12]
 800b602:	e78a      	b.n	800b51a <__sflush_r+0x1a>
 800b604:	9b01      	ldr	r3, [sp, #4]
 800b606:	1836      	adds	r6, r6, r0
 800b608:	1a1b      	subs	r3, r3, r0
 800b60a:	9301      	str	r3, [sp, #4]
 800b60c:	e7e7      	b.n	800b5de <__sflush_r+0xde>
 800b60e:	46c0      	nop			; (mov r8, r8)
 800b610:	dfbffffe 	.word	0xdfbffffe

0800b614 <_fflush_r>:
 800b614:	690b      	ldr	r3, [r1, #16]
 800b616:	b570      	push	{r4, r5, r6, lr}
 800b618:	0005      	movs	r5, r0
 800b61a:	000c      	movs	r4, r1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d102      	bne.n	800b626 <_fflush_r+0x12>
 800b620:	2500      	movs	r5, #0
 800b622:	0028      	movs	r0, r5
 800b624:	bd70      	pop	{r4, r5, r6, pc}
 800b626:	2800      	cmp	r0, #0
 800b628:	d004      	beq.n	800b634 <_fflush_r+0x20>
 800b62a:	6a03      	ldr	r3, [r0, #32]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <_fflush_r+0x20>
 800b630:	f7fe f992 	bl	8009958 <__sinit>
 800b634:	220c      	movs	r2, #12
 800b636:	5ea3      	ldrsh	r3, [r4, r2]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d0f1      	beq.n	800b620 <_fflush_r+0xc>
 800b63c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b63e:	07d2      	lsls	r2, r2, #31
 800b640:	d404      	bmi.n	800b64c <_fflush_r+0x38>
 800b642:	059b      	lsls	r3, r3, #22
 800b644:	d402      	bmi.n	800b64c <_fflush_r+0x38>
 800b646:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b648:	f7fe faab 	bl	8009ba2 <__retarget_lock_acquire_recursive>
 800b64c:	0028      	movs	r0, r5
 800b64e:	0021      	movs	r1, r4
 800b650:	f7ff ff56 	bl	800b500 <__sflush_r>
 800b654:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b656:	0005      	movs	r5, r0
 800b658:	07db      	lsls	r3, r3, #31
 800b65a:	d4e2      	bmi.n	800b622 <_fflush_r+0xe>
 800b65c:	89a3      	ldrh	r3, [r4, #12]
 800b65e:	059b      	lsls	r3, r3, #22
 800b660:	d4df      	bmi.n	800b622 <_fflush_r+0xe>
 800b662:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b664:	f7fe fa9e 	bl	8009ba4 <__retarget_lock_release_recursive>
 800b668:	e7db      	b.n	800b622 <_fflush_r+0xe>

0800b66a <memmove>:
 800b66a:	b510      	push	{r4, lr}
 800b66c:	4288      	cmp	r0, r1
 800b66e:	d902      	bls.n	800b676 <memmove+0xc>
 800b670:	188b      	adds	r3, r1, r2
 800b672:	4298      	cmp	r0, r3
 800b674:	d303      	bcc.n	800b67e <memmove+0x14>
 800b676:	2300      	movs	r3, #0
 800b678:	e007      	b.n	800b68a <memmove+0x20>
 800b67a:	5c8b      	ldrb	r3, [r1, r2]
 800b67c:	5483      	strb	r3, [r0, r2]
 800b67e:	3a01      	subs	r2, #1
 800b680:	d2fb      	bcs.n	800b67a <memmove+0x10>
 800b682:	bd10      	pop	{r4, pc}
 800b684:	5ccc      	ldrb	r4, [r1, r3]
 800b686:	54c4      	strb	r4, [r0, r3]
 800b688:	3301      	adds	r3, #1
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d1fa      	bne.n	800b684 <memmove+0x1a>
 800b68e:	e7f8      	b.n	800b682 <memmove+0x18>

0800b690 <_sbrk_r>:
 800b690:	2300      	movs	r3, #0
 800b692:	b570      	push	{r4, r5, r6, lr}
 800b694:	4d06      	ldr	r5, [pc, #24]	; (800b6b0 <_sbrk_r+0x20>)
 800b696:	0004      	movs	r4, r0
 800b698:	0008      	movs	r0, r1
 800b69a:	602b      	str	r3, [r5, #0]
 800b69c:	f7f8 f9de 	bl	8003a5c <_sbrk>
 800b6a0:	1c43      	adds	r3, r0, #1
 800b6a2:	d103      	bne.n	800b6ac <_sbrk_r+0x1c>
 800b6a4:	682b      	ldr	r3, [r5, #0]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d000      	beq.n	800b6ac <_sbrk_r+0x1c>
 800b6aa:	6023      	str	r3, [r4, #0]
 800b6ac:	bd70      	pop	{r4, r5, r6, pc}
 800b6ae:	46c0      	nop			; (mov r8, r8)
 800b6b0:	20000650 	.word	0x20000650

0800b6b4 <memcpy>:
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	b510      	push	{r4, lr}
 800b6b8:	429a      	cmp	r2, r3
 800b6ba:	d100      	bne.n	800b6be <memcpy+0xa>
 800b6bc:	bd10      	pop	{r4, pc}
 800b6be:	5ccc      	ldrb	r4, [r1, r3]
 800b6c0:	54c4      	strb	r4, [r0, r3]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	e7f8      	b.n	800b6b8 <memcpy+0x4>
	...

0800b6c8 <__assert_func>:
 800b6c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b6ca:	0014      	movs	r4, r2
 800b6cc:	001a      	movs	r2, r3
 800b6ce:	4b09      	ldr	r3, [pc, #36]	; (800b6f4 <__assert_func+0x2c>)
 800b6d0:	0005      	movs	r5, r0
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	000e      	movs	r6, r1
 800b6d6:	68d8      	ldr	r0, [r3, #12]
 800b6d8:	4b07      	ldr	r3, [pc, #28]	; (800b6f8 <__assert_func+0x30>)
 800b6da:	2c00      	cmp	r4, #0
 800b6dc:	d101      	bne.n	800b6e2 <__assert_func+0x1a>
 800b6de:	4b07      	ldr	r3, [pc, #28]	; (800b6fc <__assert_func+0x34>)
 800b6e0:	001c      	movs	r4, r3
 800b6e2:	4907      	ldr	r1, [pc, #28]	; (800b700 <__assert_func+0x38>)
 800b6e4:	9301      	str	r3, [sp, #4]
 800b6e6:	9402      	str	r4, [sp, #8]
 800b6e8:	002b      	movs	r3, r5
 800b6ea:	9600      	str	r6, [sp, #0]
 800b6ec:	f000 f886 	bl	800b7fc <fiprintf>
 800b6f0:	f000 f894 	bl	800b81c <abort>
 800b6f4:	20000064 	.word	0x20000064
 800b6f8:	0800c197 	.word	0x0800c197
 800b6fc:	0800c1d2 	.word	0x0800c1d2
 800b700:	0800c1a4 	.word	0x0800c1a4

0800b704 <_calloc_r>:
 800b704:	b570      	push	{r4, r5, r6, lr}
 800b706:	0c0b      	lsrs	r3, r1, #16
 800b708:	0c15      	lsrs	r5, r2, #16
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d11e      	bne.n	800b74c <_calloc_r+0x48>
 800b70e:	2d00      	cmp	r5, #0
 800b710:	d10c      	bne.n	800b72c <_calloc_r+0x28>
 800b712:	b289      	uxth	r1, r1
 800b714:	b294      	uxth	r4, r2
 800b716:	434c      	muls	r4, r1
 800b718:	0021      	movs	r1, r4
 800b71a:	f7ff f963 	bl	800a9e4 <_malloc_r>
 800b71e:	1e05      	subs	r5, r0, #0
 800b720:	d01b      	beq.n	800b75a <_calloc_r+0x56>
 800b722:	0022      	movs	r2, r4
 800b724:	2100      	movs	r1, #0
 800b726:	f7fe f9b7 	bl	8009a98 <memset>
 800b72a:	e016      	b.n	800b75a <_calloc_r+0x56>
 800b72c:	1c2b      	adds	r3, r5, #0
 800b72e:	1c0c      	adds	r4, r1, #0
 800b730:	b289      	uxth	r1, r1
 800b732:	b292      	uxth	r2, r2
 800b734:	434a      	muls	r2, r1
 800b736:	b2a1      	uxth	r1, r4
 800b738:	b29c      	uxth	r4, r3
 800b73a:	434c      	muls	r4, r1
 800b73c:	0c13      	lsrs	r3, r2, #16
 800b73e:	18e4      	adds	r4, r4, r3
 800b740:	0c23      	lsrs	r3, r4, #16
 800b742:	d107      	bne.n	800b754 <_calloc_r+0x50>
 800b744:	0424      	lsls	r4, r4, #16
 800b746:	b292      	uxth	r2, r2
 800b748:	4314      	orrs	r4, r2
 800b74a:	e7e5      	b.n	800b718 <_calloc_r+0x14>
 800b74c:	2d00      	cmp	r5, #0
 800b74e:	d101      	bne.n	800b754 <_calloc_r+0x50>
 800b750:	1c14      	adds	r4, r2, #0
 800b752:	e7ed      	b.n	800b730 <_calloc_r+0x2c>
 800b754:	230c      	movs	r3, #12
 800b756:	2500      	movs	r5, #0
 800b758:	6003      	str	r3, [r0, #0]
 800b75a:	0028      	movs	r0, r5
 800b75c:	bd70      	pop	{r4, r5, r6, pc}

0800b75e <__ascii_mbtowc>:
 800b75e:	b082      	sub	sp, #8
 800b760:	2900      	cmp	r1, #0
 800b762:	d100      	bne.n	800b766 <__ascii_mbtowc+0x8>
 800b764:	a901      	add	r1, sp, #4
 800b766:	1e10      	subs	r0, r2, #0
 800b768:	d006      	beq.n	800b778 <__ascii_mbtowc+0x1a>
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d006      	beq.n	800b77c <__ascii_mbtowc+0x1e>
 800b76e:	7813      	ldrb	r3, [r2, #0]
 800b770:	600b      	str	r3, [r1, #0]
 800b772:	7810      	ldrb	r0, [r2, #0]
 800b774:	1e43      	subs	r3, r0, #1
 800b776:	4198      	sbcs	r0, r3
 800b778:	b002      	add	sp, #8
 800b77a:	4770      	bx	lr
 800b77c:	2002      	movs	r0, #2
 800b77e:	4240      	negs	r0, r0
 800b780:	e7fa      	b.n	800b778 <__ascii_mbtowc+0x1a>

0800b782 <_realloc_r>:
 800b782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b784:	0007      	movs	r7, r0
 800b786:	000e      	movs	r6, r1
 800b788:	0014      	movs	r4, r2
 800b78a:	2900      	cmp	r1, #0
 800b78c:	d105      	bne.n	800b79a <_realloc_r+0x18>
 800b78e:	0011      	movs	r1, r2
 800b790:	f7ff f928 	bl	800a9e4 <_malloc_r>
 800b794:	0005      	movs	r5, r0
 800b796:	0028      	movs	r0, r5
 800b798:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b79a:	2a00      	cmp	r2, #0
 800b79c:	d103      	bne.n	800b7a6 <_realloc_r+0x24>
 800b79e:	f7ff f8ab 	bl	800a8f8 <_free_r>
 800b7a2:	0025      	movs	r5, r4
 800b7a4:	e7f7      	b.n	800b796 <_realloc_r+0x14>
 800b7a6:	f000 f840 	bl	800b82a <_malloc_usable_size_r>
 800b7aa:	9001      	str	r0, [sp, #4]
 800b7ac:	4284      	cmp	r4, r0
 800b7ae:	d803      	bhi.n	800b7b8 <_realloc_r+0x36>
 800b7b0:	0035      	movs	r5, r6
 800b7b2:	0843      	lsrs	r3, r0, #1
 800b7b4:	42a3      	cmp	r3, r4
 800b7b6:	d3ee      	bcc.n	800b796 <_realloc_r+0x14>
 800b7b8:	0021      	movs	r1, r4
 800b7ba:	0038      	movs	r0, r7
 800b7bc:	f7ff f912 	bl	800a9e4 <_malloc_r>
 800b7c0:	1e05      	subs	r5, r0, #0
 800b7c2:	d0e8      	beq.n	800b796 <_realloc_r+0x14>
 800b7c4:	9b01      	ldr	r3, [sp, #4]
 800b7c6:	0022      	movs	r2, r4
 800b7c8:	429c      	cmp	r4, r3
 800b7ca:	d900      	bls.n	800b7ce <_realloc_r+0x4c>
 800b7cc:	001a      	movs	r2, r3
 800b7ce:	0031      	movs	r1, r6
 800b7d0:	0028      	movs	r0, r5
 800b7d2:	f7ff ff6f 	bl	800b6b4 <memcpy>
 800b7d6:	0031      	movs	r1, r6
 800b7d8:	0038      	movs	r0, r7
 800b7da:	f7ff f88d 	bl	800a8f8 <_free_r>
 800b7de:	e7da      	b.n	800b796 <_realloc_r+0x14>

0800b7e0 <__ascii_wctomb>:
 800b7e0:	0003      	movs	r3, r0
 800b7e2:	1e08      	subs	r0, r1, #0
 800b7e4:	d005      	beq.n	800b7f2 <__ascii_wctomb+0x12>
 800b7e6:	2aff      	cmp	r2, #255	; 0xff
 800b7e8:	d904      	bls.n	800b7f4 <__ascii_wctomb+0x14>
 800b7ea:	228a      	movs	r2, #138	; 0x8a
 800b7ec:	2001      	movs	r0, #1
 800b7ee:	601a      	str	r2, [r3, #0]
 800b7f0:	4240      	negs	r0, r0
 800b7f2:	4770      	bx	lr
 800b7f4:	2001      	movs	r0, #1
 800b7f6:	700a      	strb	r2, [r1, #0]
 800b7f8:	e7fb      	b.n	800b7f2 <__ascii_wctomb+0x12>
	...

0800b7fc <fiprintf>:
 800b7fc:	b40e      	push	{r1, r2, r3}
 800b7fe:	b517      	push	{r0, r1, r2, r4, lr}
 800b800:	4c05      	ldr	r4, [pc, #20]	; (800b818 <fiprintf+0x1c>)
 800b802:	ab05      	add	r3, sp, #20
 800b804:	cb04      	ldmia	r3!, {r2}
 800b806:	0001      	movs	r1, r0
 800b808:	6820      	ldr	r0, [r4, #0]
 800b80a:	9301      	str	r3, [sp, #4]
 800b80c:	f000 f83c 	bl	800b888 <_vfiprintf_r>
 800b810:	bc1e      	pop	{r1, r2, r3, r4}
 800b812:	bc08      	pop	{r3}
 800b814:	b003      	add	sp, #12
 800b816:	4718      	bx	r3
 800b818:	20000064 	.word	0x20000064

0800b81c <abort>:
 800b81c:	2006      	movs	r0, #6
 800b81e:	b510      	push	{r4, lr}
 800b820:	f000 fa1e 	bl	800bc60 <raise>
 800b824:	2001      	movs	r0, #1
 800b826:	f7f8 f8a7 	bl	8003978 <_exit>

0800b82a <_malloc_usable_size_r>:
 800b82a:	1f0b      	subs	r3, r1, #4
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	1f18      	subs	r0, r3, #4
 800b830:	2b00      	cmp	r3, #0
 800b832:	da01      	bge.n	800b838 <_malloc_usable_size_r+0xe>
 800b834:	580b      	ldr	r3, [r1, r0]
 800b836:	18c0      	adds	r0, r0, r3
 800b838:	4770      	bx	lr

0800b83a <__sfputc_r>:
 800b83a:	6893      	ldr	r3, [r2, #8]
 800b83c:	b510      	push	{r4, lr}
 800b83e:	3b01      	subs	r3, #1
 800b840:	6093      	str	r3, [r2, #8]
 800b842:	2b00      	cmp	r3, #0
 800b844:	da04      	bge.n	800b850 <__sfputc_r+0x16>
 800b846:	6994      	ldr	r4, [r2, #24]
 800b848:	42a3      	cmp	r3, r4
 800b84a:	db07      	blt.n	800b85c <__sfputc_r+0x22>
 800b84c:	290a      	cmp	r1, #10
 800b84e:	d005      	beq.n	800b85c <__sfputc_r+0x22>
 800b850:	6813      	ldr	r3, [r2, #0]
 800b852:	1c58      	adds	r0, r3, #1
 800b854:	6010      	str	r0, [r2, #0]
 800b856:	7019      	strb	r1, [r3, #0]
 800b858:	0008      	movs	r0, r1
 800b85a:	bd10      	pop	{r4, pc}
 800b85c:	f000 f930 	bl	800bac0 <__swbuf_r>
 800b860:	0001      	movs	r1, r0
 800b862:	e7f9      	b.n	800b858 <__sfputc_r+0x1e>

0800b864 <__sfputs_r>:
 800b864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b866:	0006      	movs	r6, r0
 800b868:	000f      	movs	r7, r1
 800b86a:	0014      	movs	r4, r2
 800b86c:	18d5      	adds	r5, r2, r3
 800b86e:	42ac      	cmp	r4, r5
 800b870:	d101      	bne.n	800b876 <__sfputs_r+0x12>
 800b872:	2000      	movs	r0, #0
 800b874:	e007      	b.n	800b886 <__sfputs_r+0x22>
 800b876:	7821      	ldrb	r1, [r4, #0]
 800b878:	003a      	movs	r2, r7
 800b87a:	0030      	movs	r0, r6
 800b87c:	f7ff ffdd 	bl	800b83a <__sfputc_r>
 800b880:	3401      	adds	r4, #1
 800b882:	1c43      	adds	r3, r0, #1
 800b884:	d1f3      	bne.n	800b86e <__sfputs_r+0xa>
 800b886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b888 <_vfiprintf_r>:
 800b888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b88a:	b0a1      	sub	sp, #132	; 0x84
 800b88c:	000f      	movs	r7, r1
 800b88e:	0015      	movs	r5, r2
 800b890:	001e      	movs	r6, r3
 800b892:	9003      	str	r0, [sp, #12]
 800b894:	2800      	cmp	r0, #0
 800b896:	d004      	beq.n	800b8a2 <_vfiprintf_r+0x1a>
 800b898:	6a03      	ldr	r3, [r0, #32]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d101      	bne.n	800b8a2 <_vfiprintf_r+0x1a>
 800b89e:	f7fe f85b 	bl	8009958 <__sinit>
 800b8a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8a4:	07db      	lsls	r3, r3, #31
 800b8a6:	d405      	bmi.n	800b8b4 <_vfiprintf_r+0x2c>
 800b8a8:	89bb      	ldrh	r3, [r7, #12]
 800b8aa:	059b      	lsls	r3, r3, #22
 800b8ac:	d402      	bmi.n	800b8b4 <_vfiprintf_r+0x2c>
 800b8ae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8b0:	f7fe f977 	bl	8009ba2 <__retarget_lock_acquire_recursive>
 800b8b4:	89bb      	ldrh	r3, [r7, #12]
 800b8b6:	071b      	lsls	r3, r3, #28
 800b8b8:	d502      	bpl.n	800b8c0 <_vfiprintf_r+0x38>
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d113      	bne.n	800b8e8 <_vfiprintf_r+0x60>
 800b8c0:	0039      	movs	r1, r7
 800b8c2:	9803      	ldr	r0, [sp, #12]
 800b8c4:	f000 f93e 	bl	800bb44 <__swsetup_r>
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	d00d      	beq.n	800b8e8 <_vfiprintf_r+0x60>
 800b8cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8ce:	07db      	lsls	r3, r3, #31
 800b8d0:	d503      	bpl.n	800b8da <_vfiprintf_r+0x52>
 800b8d2:	2001      	movs	r0, #1
 800b8d4:	4240      	negs	r0, r0
 800b8d6:	b021      	add	sp, #132	; 0x84
 800b8d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8da:	89bb      	ldrh	r3, [r7, #12]
 800b8dc:	059b      	lsls	r3, r3, #22
 800b8de:	d4f8      	bmi.n	800b8d2 <_vfiprintf_r+0x4a>
 800b8e0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8e2:	f7fe f95f 	bl	8009ba4 <__retarget_lock_release_recursive>
 800b8e6:	e7f4      	b.n	800b8d2 <_vfiprintf_r+0x4a>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	ac08      	add	r4, sp, #32
 800b8ec:	6163      	str	r3, [r4, #20]
 800b8ee:	3320      	adds	r3, #32
 800b8f0:	7663      	strb	r3, [r4, #25]
 800b8f2:	3310      	adds	r3, #16
 800b8f4:	76a3      	strb	r3, [r4, #26]
 800b8f6:	9607      	str	r6, [sp, #28]
 800b8f8:	002e      	movs	r6, r5
 800b8fa:	7833      	ldrb	r3, [r6, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d001      	beq.n	800b904 <_vfiprintf_r+0x7c>
 800b900:	2b25      	cmp	r3, #37	; 0x25
 800b902:	d148      	bne.n	800b996 <_vfiprintf_r+0x10e>
 800b904:	1b73      	subs	r3, r6, r5
 800b906:	9305      	str	r3, [sp, #20]
 800b908:	42ae      	cmp	r6, r5
 800b90a:	d00b      	beq.n	800b924 <_vfiprintf_r+0x9c>
 800b90c:	002a      	movs	r2, r5
 800b90e:	0039      	movs	r1, r7
 800b910:	9803      	ldr	r0, [sp, #12]
 800b912:	f7ff ffa7 	bl	800b864 <__sfputs_r>
 800b916:	3001      	adds	r0, #1
 800b918:	d100      	bne.n	800b91c <_vfiprintf_r+0x94>
 800b91a:	e0af      	b.n	800ba7c <_vfiprintf_r+0x1f4>
 800b91c:	6963      	ldr	r3, [r4, #20]
 800b91e:	9a05      	ldr	r2, [sp, #20]
 800b920:	189b      	adds	r3, r3, r2
 800b922:	6163      	str	r3, [r4, #20]
 800b924:	7833      	ldrb	r3, [r6, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d100      	bne.n	800b92c <_vfiprintf_r+0xa4>
 800b92a:	e0a7      	b.n	800ba7c <_vfiprintf_r+0x1f4>
 800b92c:	2201      	movs	r2, #1
 800b92e:	2300      	movs	r3, #0
 800b930:	4252      	negs	r2, r2
 800b932:	6062      	str	r2, [r4, #4]
 800b934:	a904      	add	r1, sp, #16
 800b936:	3254      	adds	r2, #84	; 0x54
 800b938:	1852      	adds	r2, r2, r1
 800b93a:	1c75      	adds	r5, r6, #1
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	60e3      	str	r3, [r4, #12]
 800b940:	60a3      	str	r3, [r4, #8]
 800b942:	7013      	strb	r3, [r2, #0]
 800b944:	65a3      	str	r3, [r4, #88]	; 0x58
 800b946:	4b59      	ldr	r3, [pc, #356]	; (800baac <_vfiprintf_r+0x224>)
 800b948:	2205      	movs	r2, #5
 800b94a:	0018      	movs	r0, r3
 800b94c:	7829      	ldrb	r1, [r5, #0]
 800b94e:	9305      	str	r3, [sp, #20]
 800b950:	f7fe f929 	bl	8009ba6 <memchr>
 800b954:	1c6e      	adds	r6, r5, #1
 800b956:	2800      	cmp	r0, #0
 800b958:	d11f      	bne.n	800b99a <_vfiprintf_r+0x112>
 800b95a:	6822      	ldr	r2, [r4, #0]
 800b95c:	06d3      	lsls	r3, r2, #27
 800b95e:	d504      	bpl.n	800b96a <_vfiprintf_r+0xe2>
 800b960:	2353      	movs	r3, #83	; 0x53
 800b962:	a904      	add	r1, sp, #16
 800b964:	185b      	adds	r3, r3, r1
 800b966:	2120      	movs	r1, #32
 800b968:	7019      	strb	r1, [r3, #0]
 800b96a:	0713      	lsls	r3, r2, #28
 800b96c:	d504      	bpl.n	800b978 <_vfiprintf_r+0xf0>
 800b96e:	2353      	movs	r3, #83	; 0x53
 800b970:	a904      	add	r1, sp, #16
 800b972:	185b      	adds	r3, r3, r1
 800b974:	212b      	movs	r1, #43	; 0x2b
 800b976:	7019      	strb	r1, [r3, #0]
 800b978:	782b      	ldrb	r3, [r5, #0]
 800b97a:	2b2a      	cmp	r3, #42	; 0x2a
 800b97c:	d016      	beq.n	800b9ac <_vfiprintf_r+0x124>
 800b97e:	002e      	movs	r6, r5
 800b980:	2100      	movs	r1, #0
 800b982:	200a      	movs	r0, #10
 800b984:	68e3      	ldr	r3, [r4, #12]
 800b986:	7832      	ldrb	r2, [r6, #0]
 800b988:	1c75      	adds	r5, r6, #1
 800b98a:	3a30      	subs	r2, #48	; 0x30
 800b98c:	2a09      	cmp	r2, #9
 800b98e:	d94e      	bls.n	800ba2e <_vfiprintf_r+0x1a6>
 800b990:	2900      	cmp	r1, #0
 800b992:	d111      	bne.n	800b9b8 <_vfiprintf_r+0x130>
 800b994:	e017      	b.n	800b9c6 <_vfiprintf_r+0x13e>
 800b996:	3601      	adds	r6, #1
 800b998:	e7af      	b.n	800b8fa <_vfiprintf_r+0x72>
 800b99a:	9b05      	ldr	r3, [sp, #20]
 800b99c:	6822      	ldr	r2, [r4, #0]
 800b99e:	1ac0      	subs	r0, r0, r3
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	4083      	lsls	r3, r0
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	0035      	movs	r5, r6
 800b9a8:	6023      	str	r3, [r4, #0]
 800b9aa:	e7cc      	b.n	800b946 <_vfiprintf_r+0xbe>
 800b9ac:	9b07      	ldr	r3, [sp, #28]
 800b9ae:	1d19      	adds	r1, r3, #4
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	9107      	str	r1, [sp, #28]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	db01      	blt.n	800b9bc <_vfiprintf_r+0x134>
 800b9b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9ba:	e004      	b.n	800b9c6 <_vfiprintf_r+0x13e>
 800b9bc:	425b      	negs	r3, r3
 800b9be:	60e3      	str	r3, [r4, #12]
 800b9c0:	2302      	movs	r3, #2
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	6023      	str	r3, [r4, #0]
 800b9c6:	7833      	ldrb	r3, [r6, #0]
 800b9c8:	2b2e      	cmp	r3, #46	; 0x2e
 800b9ca:	d10a      	bne.n	800b9e2 <_vfiprintf_r+0x15a>
 800b9cc:	7873      	ldrb	r3, [r6, #1]
 800b9ce:	2b2a      	cmp	r3, #42	; 0x2a
 800b9d0:	d135      	bne.n	800ba3e <_vfiprintf_r+0x1b6>
 800b9d2:	9b07      	ldr	r3, [sp, #28]
 800b9d4:	3602      	adds	r6, #2
 800b9d6:	1d1a      	adds	r2, r3, #4
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	9207      	str	r2, [sp, #28]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	db2b      	blt.n	800ba38 <_vfiprintf_r+0x1b0>
 800b9e0:	9309      	str	r3, [sp, #36]	; 0x24
 800b9e2:	4d33      	ldr	r5, [pc, #204]	; (800bab0 <_vfiprintf_r+0x228>)
 800b9e4:	2203      	movs	r2, #3
 800b9e6:	0028      	movs	r0, r5
 800b9e8:	7831      	ldrb	r1, [r6, #0]
 800b9ea:	f7fe f8dc 	bl	8009ba6 <memchr>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	d006      	beq.n	800ba00 <_vfiprintf_r+0x178>
 800b9f2:	2340      	movs	r3, #64	; 0x40
 800b9f4:	1b40      	subs	r0, r0, r5
 800b9f6:	4083      	lsls	r3, r0
 800b9f8:	6822      	ldr	r2, [r4, #0]
 800b9fa:	3601      	adds	r6, #1
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	6023      	str	r3, [r4, #0]
 800ba00:	7831      	ldrb	r1, [r6, #0]
 800ba02:	2206      	movs	r2, #6
 800ba04:	482b      	ldr	r0, [pc, #172]	; (800bab4 <_vfiprintf_r+0x22c>)
 800ba06:	1c75      	adds	r5, r6, #1
 800ba08:	7621      	strb	r1, [r4, #24]
 800ba0a:	f7fe f8cc 	bl	8009ba6 <memchr>
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d043      	beq.n	800ba9a <_vfiprintf_r+0x212>
 800ba12:	4b29      	ldr	r3, [pc, #164]	; (800bab8 <_vfiprintf_r+0x230>)
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d125      	bne.n	800ba64 <_vfiprintf_r+0x1dc>
 800ba18:	2207      	movs	r2, #7
 800ba1a:	9b07      	ldr	r3, [sp, #28]
 800ba1c:	3307      	adds	r3, #7
 800ba1e:	4393      	bics	r3, r2
 800ba20:	3308      	adds	r3, #8
 800ba22:	9307      	str	r3, [sp, #28]
 800ba24:	6963      	ldr	r3, [r4, #20]
 800ba26:	9a04      	ldr	r2, [sp, #16]
 800ba28:	189b      	adds	r3, r3, r2
 800ba2a:	6163      	str	r3, [r4, #20]
 800ba2c:	e764      	b.n	800b8f8 <_vfiprintf_r+0x70>
 800ba2e:	4343      	muls	r3, r0
 800ba30:	002e      	movs	r6, r5
 800ba32:	2101      	movs	r1, #1
 800ba34:	189b      	adds	r3, r3, r2
 800ba36:	e7a6      	b.n	800b986 <_vfiprintf_r+0xfe>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	425b      	negs	r3, r3
 800ba3c:	e7d0      	b.n	800b9e0 <_vfiprintf_r+0x158>
 800ba3e:	2300      	movs	r3, #0
 800ba40:	200a      	movs	r0, #10
 800ba42:	001a      	movs	r2, r3
 800ba44:	3601      	adds	r6, #1
 800ba46:	6063      	str	r3, [r4, #4]
 800ba48:	7831      	ldrb	r1, [r6, #0]
 800ba4a:	1c75      	adds	r5, r6, #1
 800ba4c:	3930      	subs	r1, #48	; 0x30
 800ba4e:	2909      	cmp	r1, #9
 800ba50:	d903      	bls.n	800ba5a <_vfiprintf_r+0x1d2>
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d0c5      	beq.n	800b9e2 <_vfiprintf_r+0x15a>
 800ba56:	9209      	str	r2, [sp, #36]	; 0x24
 800ba58:	e7c3      	b.n	800b9e2 <_vfiprintf_r+0x15a>
 800ba5a:	4342      	muls	r2, r0
 800ba5c:	002e      	movs	r6, r5
 800ba5e:	2301      	movs	r3, #1
 800ba60:	1852      	adds	r2, r2, r1
 800ba62:	e7f1      	b.n	800ba48 <_vfiprintf_r+0x1c0>
 800ba64:	aa07      	add	r2, sp, #28
 800ba66:	9200      	str	r2, [sp, #0]
 800ba68:	0021      	movs	r1, r4
 800ba6a:	003a      	movs	r2, r7
 800ba6c:	4b13      	ldr	r3, [pc, #76]	; (800babc <_vfiprintf_r+0x234>)
 800ba6e:	9803      	ldr	r0, [sp, #12]
 800ba70:	f7fd fb0c 	bl	800908c <_printf_float>
 800ba74:	9004      	str	r0, [sp, #16]
 800ba76:	9b04      	ldr	r3, [sp, #16]
 800ba78:	3301      	adds	r3, #1
 800ba7a:	d1d3      	bne.n	800ba24 <_vfiprintf_r+0x19c>
 800ba7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba7e:	07db      	lsls	r3, r3, #31
 800ba80:	d405      	bmi.n	800ba8e <_vfiprintf_r+0x206>
 800ba82:	89bb      	ldrh	r3, [r7, #12]
 800ba84:	059b      	lsls	r3, r3, #22
 800ba86:	d402      	bmi.n	800ba8e <_vfiprintf_r+0x206>
 800ba88:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ba8a:	f7fe f88b 	bl	8009ba4 <__retarget_lock_release_recursive>
 800ba8e:	89bb      	ldrh	r3, [r7, #12]
 800ba90:	065b      	lsls	r3, r3, #25
 800ba92:	d500      	bpl.n	800ba96 <_vfiprintf_r+0x20e>
 800ba94:	e71d      	b.n	800b8d2 <_vfiprintf_r+0x4a>
 800ba96:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ba98:	e71d      	b.n	800b8d6 <_vfiprintf_r+0x4e>
 800ba9a:	aa07      	add	r2, sp, #28
 800ba9c:	9200      	str	r2, [sp, #0]
 800ba9e:	0021      	movs	r1, r4
 800baa0:	003a      	movs	r2, r7
 800baa2:	4b06      	ldr	r3, [pc, #24]	; (800babc <_vfiprintf_r+0x234>)
 800baa4:	9803      	ldr	r0, [sp, #12]
 800baa6:	f7fd fdb7 	bl	8009618 <_printf_i>
 800baaa:	e7e3      	b.n	800ba74 <_vfiprintf_r+0x1ec>
 800baac:	0800c17c 	.word	0x0800c17c
 800bab0:	0800c182 	.word	0x0800c182
 800bab4:	0800c186 	.word	0x0800c186
 800bab8:	0800908d 	.word	0x0800908d
 800babc:	0800b865 	.word	0x0800b865

0800bac0 <__swbuf_r>:
 800bac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bac2:	0006      	movs	r6, r0
 800bac4:	000d      	movs	r5, r1
 800bac6:	0014      	movs	r4, r2
 800bac8:	2800      	cmp	r0, #0
 800baca:	d004      	beq.n	800bad6 <__swbuf_r+0x16>
 800bacc:	6a03      	ldr	r3, [r0, #32]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d101      	bne.n	800bad6 <__swbuf_r+0x16>
 800bad2:	f7fd ff41 	bl	8009958 <__sinit>
 800bad6:	69a3      	ldr	r3, [r4, #24]
 800bad8:	60a3      	str	r3, [r4, #8]
 800bada:	89a3      	ldrh	r3, [r4, #12]
 800badc:	071b      	lsls	r3, r3, #28
 800bade:	d528      	bpl.n	800bb32 <__swbuf_r+0x72>
 800bae0:	6923      	ldr	r3, [r4, #16]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d025      	beq.n	800bb32 <__swbuf_r+0x72>
 800bae6:	6923      	ldr	r3, [r4, #16]
 800bae8:	6820      	ldr	r0, [r4, #0]
 800baea:	b2ef      	uxtb	r7, r5
 800baec:	1ac0      	subs	r0, r0, r3
 800baee:	6963      	ldr	r3, [r4, #20]
 800baf0:	b2ed      	uxtb	r5, r5
 800baf2:	4283      	cmp	r3, r0
 800baf4:	dc05      	bgt.n	800bb02 <__swbuf_r+0x42>
 800baf6:	0021      	movs	r1, r4
 800baf8:	0030      	movs	r0, r6
 800bafa:	f7ff fd8b 	bl	800b614 <_fflush_r>
 800bafe:	2800      	cmp	r0, #0
 800bb00:	d11d      	bne.n	800bb3e <__swbuf_r+0x7e>
 800bb02:	68a3      	ldr	r3, [r4, #8]
 800bb04:	3001      	adds	r0, #1
 800bb06:	3b01      	subs	r3, #1
 800bb08:	60a3      	str	r3, [r4, #8]
 800bb0a:	6823      	ldr	r3, [r4, #0]
 800bb0c:	1c5a      	adds	r2, r3, #1
 800bb0e:	6022      	str	r2, [r4, #0]
 800bb10:	701f      	strb	r7, [r3, #0]
 800bb12:	6963      	ldr	r3, [r4, #20]
 800bb14:	4283      	cmp	r3, r0
 800bb16:	d004      	beq.n	800bb22 <__swbuf_r+0x62>
 800bb18:	89a3      	ldrh	r3, [r4, #12]
 800bb1a:	07db      	lsls	r3, r3, #31
 800bb1c:	d507      	bpl.n	800bb2e <__swbuf_r+0x6e>
 800bb1e:	2d0a      	cmp	r5, #10
 800bb20:	d105      	bne.n	800bb2e <__swbuf_r+0x6e>
 800bb22:	0021      	movs	r1, r4
 800bb24:	0030      	movs	r0, r6
 800bb26:	f7ff fd75 	bl	800b614 <_fflush_r>
 800bb2a:	2800      	cmp	r0, #0
 800bb2c:	d107      	bne.n	800bb3e <__swbuf_r+0x7e>
 800bb2e:	0028      	movs	r0, r5
 800bb30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb32:	0021      	movs	r1, r4
 800bb34:	0030      	movs	r0, r6
 800bb36:	f000 f805 	bl	800bb44 <__swsetup_r>
 800bb3a:	2800      	cmp	r0, #0
 800bb3c:	d0d3      	beq.n	800bae6 <__swbuf_r+0x26>
 800bb3e:	2501      	movs	r5, #1
 800bb40:	426d      	negs	r5, r5
 800bb42:	e7f4      	b.n	800bb2e <__swbuf_r+0x6e>

0800bb44 <__swsetup_r>:
 800bb44:	4b30      	ldr	r3, [pc, #192]	; (800bc08 <__swsetup_r+0xc4>)
 800bb46:	b570      	push	{r4, r5, r6, lr}
 800bb48:	0005      	movs	r5, r0
 800bb4a:	6818      	ldr	r0, [r3, #0]
 800bb4c:	000c      	movs	r4, r1
 800bb4e:	2800      	cmp	r0, #0
 800bb50:	d004      	beq.n	800bb5c <__swsetup_r+0x18>
 800bb52:	6a03      	ldr	r3, [r0, #32]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d101      	bne.n	800bb5c <__swsetup_r+0x18>
 800bb58:	f7fd fefe 	bl	8009958 <__sinit>
 800bb5c:	230c      	movs	r3, #12
 800bb5e:	5ee2      	ldrsh	r2, [r4, r3]
 800bb60:	b293      	uxth	r3, r2
 800bb62:	0711      	lsls	r1, r2, #28
 800bb64:	d423      	bmi.n	800bbae <__swsetup_r+0x6a>
 800bb66:	06d9      	lsls	r1, r3, #27
 800bb68:	d407      	bmi.n	800bb7a <__swsetup_r+0x36>
 800bb6a:	2309      	movs	r3, #9
 800bb6c:	2001      	movs	r0, #1
 800bb6e:	602b      	str	r3, [r5, #0]
 800bb70:	3337      	adds	r3, #55	; 0x37
 800bb72:	4313      	orrs	r3, r2
 800bb74:	81a3      	strh	r3, [r4, #12]
 800bb76:	4240      	negs	r0, r0
 800bb78:	bd70      	pop	{r4, r5, r6, pc}
 800bb7a:	075b      	lsls	r3, r3, #29
 800bb7c:	d513      	bpl.n	800bba6 <__swsetup_r+0x62>
 800bb7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb80:	2900      	cmp	r1, #0
 800bb82:	d008      	beq.n	800bb96 <__swsetup_r+0x52>
 800bb84:	0023      	movs	r3, r4
 800bb86:	3344      	adds	r3, #68	; 0x44
 800bb88:	4299      	cmp	r1, r3
 800bb8a:	d002      	beq.n	800bb92 <__swsetup_r+0x4e>
 800bb8c:	0028      	movs	r0, r5
 800bb8e:	f7fe feb3 	bl	800a8f8 <_free_r>
 800bb92:	2300      	movs	r3, #0
 800bb94:	6363      	str	r3, [r4, #52]	; 0x34
 800bb96:	2224      	movs	r2, #36	; 0x24
 800bb98:	89a3      	ldrh	r3, [r4, #12]
 800bb9a:	4393      	bics	r3, r2
 800bb9c:	81a3      	strh	r3, [r4, #12]
 800bb9e:	2300      	movs	r3, #0
 800bba0:	6063      	str	r3, [r4, #4]
 800bba2:	6923      	ldr	r3, [r4, #16]
 800bba4:	6023      	str	r3, [r4, #0]
 800bba6:	2308      	movs	r3, #8
 800bba8:	89a2      	ldrh	r2, [r4, #12]
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	81a3      	strh	r3, [r4, #12]
 800bbae:	6923      	ldr	r3, [r4, #16]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d10b      	bne.n	800bbcc <__swsetup_r+0x88>
 800bbb4:	21a0      	movs	r1, #160	; 0xa0
 800bbb6:	2280      	movs	r2, #128	; 0x80
 800bbb8:	89a3      	ldrh	r3, [r4, #12]
 800bbba:	0089      	lsls	r1, r1, #2
 800bbbc:	0092      	lsls	r2, r2, #2
 800bbbe:	400b      	ands	r3, r1
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d003      	beq.n	800bbcc <__swsetup_r+0x88>
 800bbc4:	0021      	movs	r1, r4
 800bbc6:	0028      	movs	r0, r5
 800bbc8:	f000 f892 	bl	800bcf0 <__smakebuf_r>
 800bbcc:	220c      	movs	r2, #12
 800bbce:	5ea3      	ldrsh	r3, [r4, r2]
 800bbd0:	2001      	movs	r0, #1
 800bbd2:	001a      	movs	r2, r3
 800bbd4:	b299      	uxth	r1, r3
 800bbd6:	4002      	ands	r2, r0
 800bbd8:	4203      	tst	r3, r0
 800bbda:	d00f      	beq.n	800bbfc <__swsetup_r+0xb8>
 800bbdc:	2200      	movs	r2, #0
 800bbde:	60a2      	str	r2, [r4, #8]
 800bbe0:	6962      	ldr	r2, [r4, #20]
 800bbe2:	4252      	negs	r2, r2
 800bbe4:	61a2      	str	r2, [r4, #24]
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	6922      	ldr	r2, [r4, #16]
 800bbea:	4282      	cmp	r2, r0
 800bbec:	d1c4      	bne.n	800bb78 <__swsetup_r+0x34>
 800bbee:	0609      	lsls	r1, r1, #24
 800bbf0:	d5c2      	bpl.n	800bb78 <__swsetup_r+0x34>
 800bbf2:	2240      	movs	r2, #64	; 0x40
 800bbf4:	4313      	orrs	r3, r2
 800bbf6:	81a3      	strh	r3, [r4, #12]
 800bbf8:	3801      	subs	r0, #1
 800bbfa:	e7bd      	b.n	800bb78 <__swsetup_r+0x34>
 800bbfc:	0788      	lsls	r0, r1, #30
 800bbfe:	d400      	bmi.n	800bc02 <__swsetup_r+0xbe>
 800bc00:	6962      	ldr	r2, [r4, #20]
 800bc02:	60a2      	str	r2, [r4, #8]
 800bc04:	e7ef      	b.n	800bbe6 <__swsetup_r+0xa2>
 800bc06:	46c0      	nop			; (mov r8, r8)
 800bc08:	20000064 	.word	0x20000064

0800bc0c <_raise_r>:
 800bc0c:	b570      	push	{r4, r5, r6, lr}
 800bc0e:	0004      	movs	r4, r0
 800bc10:	000d      	movs	r5, r1
 800bc12:	291f      	cmp	r1, #31
 800bc14:	d904      	bls.n	800bc20 <_raise_r+0x14>
 800bc16:	2316      	movs	r3, #22
 800bc18:	6003      	str	r3, [r0, #0]
 800bc1a:	2001      	movs	r0, #1
 800bc1c:	4240      	negs	r0, r0
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d004      	beq.n	800bc30 <_raise_r+0x24>
 800bc26:	008a      	lsls	r2, r1, #2
 800bc28:	189b      	adds	r3, r3, r2
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	2a00      	cmp	r2, #0
 800bc2e:	d108      	bne.n	800bc42 <_raise_r+0x36>
 800bc30:	0020      	movs	r0, r4
 800bc32:	f000 f831 	bl	800bc98 <_getpid_r>
 800bc36:	002a      	movs	r2, r5
 800bc38:	0001      	movs	r1, r0
 800bc3a:	0020      	movs	r0, r4
 800bc3c:	f000 f81a 	bl	800bc74 <_kill_r>
 800bc40:	e7ed      	b.n	800bc1e <_raise_r+0x12>
 800bc42:	2000      	movs	r0, #0
 800bc44:	2a01      	cmp	r2, #1
 800bc46:	d0ea      	beq.n	800bc1e <_raise_r+0x12>
 800bc48:	1c51      	adds	r1, r2, #1
 800bc4a:	d103      	bne.n	800bc54 <_raise_r+0x48>
 800bc4c:	2316      	movs	r3, #22
 800bc4e:	3001      	adds	r0, #1
 800bc50:	6023      	str	r3, [r4, #0]
 800bc52:	e7e4      	b.n	800bc1e <_raise_r+0x12>
 800bc54:	2400      	movs	r4, #0
 800bc56:	0028      	movs	r0, r5
 800bc58:	601c      	str	r4, [r3, #0]
 800bc5a:	4790      	blx	r2
 800bc5c:	0020      	movs	r0, r4
 800bc5e:	e7de      	b.n	800bc1e <_raise_r+0x12>

0800bc60 <raise>:
 800bc60:	b510      	push	{r4, lr}
 800bc62:	4b03      	ldr	r3, [pc, #12]	; (800bc70 <raise+0x10>)
 800bc64:	0001      	movs	r1, r0
 800bc66:	6818      	ldr	r0, [r3, #0]
 800bc68:	f7ff ffd0 	bl	800bc0c <_raise_r>
 800bc6c:	bd10      	pop	{r4, pc}
 800bc6e:	46c0      	nop			; (mov r8, r8)
 800bc70:	20000064 	.word	0x20000064

0800bc74 <_kill_r>:
 800bc74:	2300      	movs	r3, #0
 800bc76:	b570      	push	{r4, r5, r6, lr}
 800bc78:	4d06      	ldr	r5, [pc, #24]	; (800bc94 <_kill_r+0x20>)
 800bc7a:	0004      	movs	r4, r0
 800bc7c:	0008      	movs	r0, r1
 800bc7e:	0011      	movs	r1, r2
 800bc80:	602b      	str	r3, [r5, #0]
 800bc82:	f7f7 fe69 	bl	8003958 <_kill>
 800bc86:	1c43      	adds	r3, r0, #1
 800bc88:	d103      	bne.n	800bc92 <_kill_r+0x1e>
 800bc8a:	682b      	ldr	r3, [r5, #0]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d000      	beq.n	800bc92 <_kill_r+0x1e>
 800bc90:	6023      	str	r3, [r4, #0]
 800bc92:	bd70      	pop	{r4, r5, r6, pc}
 800bc94:	20000650 	.word	0x20000650

0800bc98 <_getpid_r>:
 800bc98:	b510      	push	{r4, lr}
 800bc9a:	f7f7 fe57 	bl	800394c <_getpid>
 800bc9e:	bd10      	pop	{r4, pc}

0800bca0 <__swhatbuf_r>:
 800bca0:	b570      	push	{r4, r5, r6, lr}
 800bca2:	000e      	movs	r6, r1
 800bca4:	001d      	movs	r5, r3
 800bca6:	230e      	movs	r3, #14
 800bca8:	5ec9      	ldrsh	r1, [r1, r3]
 800bcaa:	0014      	movs	r4, r2
 800bcac:	b096      	sub	sp, #88	; 0x58
 800bcae:	2900      	cmp	r1, #0
 800bcb0:	da0c      	bge.n	800bccc <__swhatbuf_r+0x2c>
 800bcb2:	89b2      	ldrh	r2, [r6, #12]
 800bcb4:	2380      	movs	r3, #128	; 0x80
 800bcb6:	0011      	movs	r1, r2
 800bcb8:	4019      	ands	r1, r3
 800bcba:	421a      	tst	r2, r3
 800bcbc:	d013      	beq.n	800bce6 <__swhatbuf_r+0x46>
 800bcbe:	2100      	movs	r1, #0
 800bcc0:	3b40      	subs	r3, #64	; 0x40
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	6029      	str	r1, [r5, #0]
 800bcc6:	6023      	str	r3, [r4, #0]
 800bcc8:	b016      	add	sp, #88	; 0x58
 800bcca:	bd70      	pop	{r4, r5, r6, pc}
 800bccc:	466a      	mov	r2, sp
 800bcce:	f000 f84d 	bl	800bd6c <_fstat_r>
 800bcd2:	2800      	cmp	r0, #0
 800bcd4:	dbed      	blt.n	800bcb2 <__swhatbuf_r+0x12>
 800bcd6:	23f0      	movs	r3, #240	; 0xf0
 800bcd8:	9901      	ldr	r1, [sp, #4]
 800bcda:	021b      	lsls	r3, r3, #8
 800bcdc:	4019      	ands	r1, r3
 800bcde:	4b03      	ldr	r3, [pc, #12]	; (800bcec <__swhatbuf_r+0x4c>)
 800bce0:	18c9      	adds	r1, r1, r3
 800bce2:	424b      	negs	r3, r1
 800bce4:	4159      	adcs	r1, r3
 800bce6:	2380      	movs	r3, #128	; 0x80
 800bce8:	00db      	lsls	r3, r3, #3
 800bcea:	e7ea      	b.n	800bcc2 <__swhatbuf_r+0x22>
 800bcec:	ffffe000 	.word	0xffffe000

0800bcf0 <__smakebuf_r>:
 800bcf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcf2:	2602      	movs	r6, #2
 800bcf4:	898b      	ldrh	r3, [r1, #12]
 800bcf6:	0005      	movs	r5, r0
 800bcf8:	000c      	movs	r4, r1
 800bcfa:	4233      	tst	r3, r6
 800bcfc:	d006      	beq.n	800bd0c <__smakebuf_r+0x1c>
 800bcfe:	0023      	movs	r3, r4
 800bd00:	3347      	adds	r3, #71	; 0x47
 800bd02:	6023      	str	r3, [r4, #0]
 800bd04:	6123      	str	r3, [r4, #16]
 800bd06:	2301      	movs	r3, #1
 800bd08:	6163      	str	r3, [r4, #20]
 800bd0a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bd0c:	466a      	mov	r2, sp
 800bd0e:	ab01      	add	r3, sp, #4
 800bd10:	f7ff ffc6 	bl	800bca0 <__swhatbuf_r>
 800bd14:	9900      	ldr	r1, [sp, #0]
 800bd16:	0007      	movs	r7, r0
 800bd18:	0028      	movs	r0, r5
 800bd1a:	f7fe fe63 	bl	800a9e4 <_malloc_r>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d108      	bne.n	800bd34 <__smakebuf_r+0x44>
 800bd22:	220c      	movs	r2, #12
 800bd24:	5ea3      	ldrsh	r3, [r4, r2]
 800bd26:	059a      	lsls	r2, r3, #22
 800bd28:	d4ef      	bmi.n	800bd0a <__smakebuf_r+0x1a>
 800bd2a:	2203      	movs	r2, #3
 800bd2c:	4393      	bics	r3, r2
 800bd2e:	431e      	orrs	r6, r3
 800bd30:	81a6      	strh	r6, [r4, #12]
 800bd32:	e7e4      	b.n	800bcfe <__smakebuf_r+0xe>
 800bd34:	2380      	movs	r3, #128	; 0x80
 800bd36:	89a2      	ldrh	r2, [r4, #12]
 800bd38:	6020      	str	r0, [r4, #0]
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	81a3      	strh	r3, [r4, #12]
 800bd3e:	9b00      	ldr	r3, [sp, #0]
 800bd40:	6120      	str	r0, [r4, #16]
 800bd42:	6163      	str	r3, [r4, #20]
 800bd44:	9b01      	ldr	r3, [sp, #4]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00c      	beq.n	800bd64 <__smakebuf_r+0x74>
 800bd4a:	0028      	movs	r0, r5
 800bd4c:	230e      	movs	r3, #14
 800bd4e:	5ee1      	ldrsh	r1, [r4, r3]
 800bd50:	f000 f81e 	bl	800bd90 <_isatty_r>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d005      	beq.n	800bd64 <__smakebuf_r+0x74>
 800bd58:	2303      	movs	r3, #3
 800bd5a:	89a2      	ldrh	r2, [r4, #12]
 800bd5c:	439a      	bics	r2, r3
 800bd5e:	3b02      	subs	r3, #2
 800bd60:	4313      	orrs	r3, r2
 800bd62:	81a3      	strh	r3, [r4, #12]
 800bd64:	89a3      	ldrh	r3, [r4, #12]
 800bd66:	433b      	orrs	r3, r7
 800bd68:	81a3      	strh	r3, [r4, #12]
 800bd6a:	e7ce      	b.n	800bd0a <__smakebuf_r+0x1a>

0800bd6c <_fstat_r>:
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	b570      	push	{r4, r5, r6, lr}
 800bd70:	4d06      	ldr	r5, [pc, #24]	; (800bd8c <_fstat_r+0x20>)
 800bd72:	0004      	movs	r4, r0
 800bd74:	0008      	movs	r0, r1
 800bd76:	0011      	movs	r1, r2
 800bd78:	602b      	str	r3, [r5, #0]
 800bd7a:	f7f7 fe4c 	bl	8003a16 <_fstat>
 800bd7e:	1c43      	adds	r3, r0, #1
 800bd80:	d103      	bne.n	800bd8a <_fstat_r+0x1e>
 800bd82:	682b      	ldr	r3, [r5, #0]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d000      	beq.n	800bd8a <_fstat_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd70      	pop	{r4, r5, r6, pc}
 800bd8c:	20000650 	.word	0x20000650

0800bd90 <_isatty_r>:
 800bd90:	2300      	movs	r3, #0
 800bd92:	b570      	push	{r4, r5, r6, lr}
 800bd94:	4d06      	ldr	r5, [pc, #24]	; (800bdb0 <_isatty_r+0x20>)
 800bd96:	0004      	movs	r4, r0
 800bd98:	0008      	movs	r0, r1
 800bd9a:	602b      	str	r3, [r5, #0]
 800bd9c:	f7f7 fe49 	bl	8003a32 <_isatty>
 800bda0:	1c43      	adds	r3, r0, #1
 800bda2:	d103      	bne.n	800bdac <_isatty_r+0x1c>
 800bda4:	682b      	ldr	r3, [r5, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d000      	beq.n	800bdac <_isatty_r+0x1c>
 800bdaa:	6023      	str	r3, [r4, #0]
 800bdac:	bd70      	pop	{r4, r5, r6, pc}
 800bdae:	46c0      	nop			; (mov r8, r8)
 800bdb0:	20000650 	.word	0x20000650

0800bdb4 <_init>:
 800bdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdb6:	46c0      	nop			; (mov r8, r8)
 800bdb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdba:	bc08      	pop	{r3}
 800bdbc:	469e      	mov	lr, r3
 800bdbe:	4770      	bx	lr

0800bdc0 <_fini>:
 800bdc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc2:	46c0      	nop			; (mov r8, r8)
 800bdc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdc6:	bc08      	pop	{r3}
 800bdc8:	469e      	mov	lr, r3
 800bdca:	4770      	bx	lr
