((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (s0[1:1]::s0[0:0]))) & ('RTL_scoreboard[1]' = (s1[1:1]::s1[0:0]))) & ('RTL_scoreboard[2]' = (s2[1:1]::s2[0:0]))) & ('RTL_scoreboard[3]' = (s3[1:1]::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (s0[1:1]::s0[0:0]))) & ('RTL_scoreboard[1]' = (s1[1:1]::s1[0:0]))) & ('RTL_scoreboard[2]' = (s2[1:1]::s2[0:0]))) & ('RTL_scoreboard[3]' = (s3[1:1]::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (s0[1:1]::s0[0:0]))) & ('RTL_scoreboard[1]' = (s1[1:1]::s1[0:0]))) & ('RTL_scoreboard[2]' = (s2[1:1]::s2[0:0]))) & ('RTL_scoreboard[3]' = (s3[1:1]::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (s0[1:1]::s0[0:0]))) & ('RTL_scoreboard[1]' = (s1[1:1]::s1[0:0]))) & ('RTL_scoreboard[2]' = (s2[1:1]::s2[0:0]))) & ('RTL_scoreboard[3]' = (s3[1:1]::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (s0[1:1]::s0[0:0]))) & ('RTL_scoreboard[1]' = (s1[1:1]::s1[0:0]))) & ('RTL_scoreboard[2]' = (s2[1:1]::s2[0:0]))) & ('RTL_scoreboard[3]' = (s3[1:1]::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = 0_1)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (s0[1:1]::0_1))) & ('RTL_scoreboard[1]' = (s1[1:1]::0_1))) & ('RTL_scoreboard[2]' = (s2[1:1]::0_1))) & ('RTL_scoreboard[3]' = (s3[1:1]::0_1))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v1) & (RTL_ex_wb_valid = 0_1)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (s0[1:1]::0_1))) & ('RTL_scoreboard[1]' = (s1[1:1]::0_1))) & ('RTL_scoreboard[2]' = (s2[1:1]::0_1))) & ('RTL_scoreboard[3]' = (s3[1:1]::0_1))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = 0_1) & (RTL_ex_wb_valid = v1)) & (RTL_ex_wb_rd = rd1)) & (RTL_ex_wb_reg_wen = w1)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (0_1::((v1 & w1) & (! (! (rd1 bvcomp 0_2))))))) & ('RTL_scoreboard[1]' = (0_1::((v1 & w1) & (rd1 bvcomp 1_2))))) & ('RTL_scoreboard[2]' = (0_1::((v1 & w1) & (rd1 bvcomp 2_2))))) & ('RTL_scoreboard[3]' = (0_1::((v1 & w1) & (rd1 bvcomp 3_2))))) & (RTL_ex_wb_val = (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = 0_1) & (RTL_ex_wb_valid = v1)) & (RTL_ex_wb_rd = rd1)) & (RTL_ex_wb_reg_wen = w1)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (0_1::((v1 & w1) & (! (! (rd1 bvcomp 0_2))))))) & ('RTL_scoreboard[1]' = (0_1::((v1 & w1) & (rd1 bvcomp 1_2))))) & ('RTL_scoreboard[2]' = (0_1::((v1 & w1) & (rd1 bvcomp 2_2))))) & ('RTL_scoreboard[3]' = (0_1::((v1 & w1) & (rd1 bvcomp 3_2))))) & (RTL_ex_wb_val = (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = 0_1) & (RTL_ex_wb_valid = v1)) & (RTL_ex_wb_rd = rd1)) & (RTL_ex_wb_reg_wen = w1)) & (RTL_id_ex_rd = rd1)) & (RTL_id_ex_reg_wen = w1)) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (0_1::((v1 & w1) & (! (! (rd1 bvcomp 0_2))))))) & ('RTL_scoreboard[1]' = (0_1::((v1 & w1) & (rd1 bvcomp 1_2))))) & ('RTL_scoreboard[2]' = (0_1::((v1 & w1) & (rd1 bvcomp 2_2))))) & ('RTL_scoreboard[3]' = (0_1::((v1 & w1) & (rd1 bvcomp 3_2))))) & (RTL_ex_wb_val = (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = oper1)) & (RTL_id_ex_operand2 = oper2)) & (RTL_id_ex_op = op)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::s0[0:0]))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::s1[0:0]))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::s2[0:0]))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = v2)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = reg0)) & ('RTL_registers[1]' = reg1)) & ('RTL_registers[2]' = reg2)) & ('RTL_registers[3]' = reg3)) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::s0[0:0]))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::s1[0:0]))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::s2[0:0]))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::s3[0:0]))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])))
((stage_tracker_if_id_iuv = 1_1) -> (((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = 0_1)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::0_1))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::0_1))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::0_1))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::0_1))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])) & (v1 = 0_1)))
((stage_tracker_if_id_iuv = 1_1) -> (((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = 0_1)) & (RTL_ex_wb_rd = rd2)) & (RTL_ex_wb_reg_wen = w2)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 & w2) = 1_1) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::0_1))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::0_1))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::0_1))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::0_1))) & (RTL_ex_wb_val = ex_val)) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])) & (v1 = 0_1)))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = v1)) & (RTL_ex_wb_rd = rd1)) & (RTL_ex_wb_reg_wen = w1)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::((v1 & w1) & (! (! (rd1 bvcomp 0_2))))))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::((v1 & w1) & (rd1 bvcomp 1_2))))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::((v1 & w1) & (rd1 bvcomp 2_2))))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::((v1 & w1) & (rd1 bvcomp 3_2))))) & (RTL_ex_wb_val = (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])))
((stage_tracker_if_id_iuv = 1_1) -> ((((((((((((((((((((RTL_id_ex_valid = v0) & (RTL_ex_wb_valid = v1)) & (RTL_ex_wb_rd = rd1)) & (RTL_ex_wb_reg_wen = w1)) & (RTL_id_ex_rd = inst_id[0:1])) & (RTL_id_ex_reg_wen = (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2)))) & (RTL_if_id_valid = inst_v)) & ('RTL_registers[0]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? ex_val : reg0) : reg0))) & ('RTL_registers[1]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg1 : (((rd2 bvcomp 1_2) = 1_1) ? ex_val : reg1)) : reg1))) & ('RTL_registers[2]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg2 : (((rd2 bvcomp 1_2) = 1_1) ? reg2 : (((rd2 bvcomp 2_2) = 1_1) ? ex_val : reg2))) : reg2))) & ('RTL_registers[3]' = (((v2 u/ w2) = w2) ? (((! (! (rd2 bvcomp 0_2))) = 1_1) ? reg3 : (((rd2 bvcomp 1_2) = 1_1) ? reg3 : (((rd2 bvcomp 2_2) = 1_1) ? reg3 : (((rd2 bvcomp 3_2) = 1_1) ? ex_val : reg3)))) : reg3))) & ('RTL_scoreboard[0]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (! (! (inst_id[0:1] bvcomp 0_2))))::((v1 & w1) & (! (! (rd1 bvcomp 0_2))))))) & ('RTL_scoreboard[1]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 1_2))::((v1 & w1) & (rd1 bvcomp 1_2))))) & ('RTL_scoreboard[2]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 2_2))::((v1 & w1) & (rd1 bvcomp 2_2))))) & ('RTL_scoreboard[3]' = (((v0 & (((inst_id[6:7] bvcomp 1_2) | (inst_id[6:7] bvcomp 2_2)) | (inst_id[6:7] bvcomp 3_2))) & (inst_id[0:1] bvcomp 3_2))::((v1 & w1) & (rd1 bvcomp 3_2))))) & (RTL_ex_wb_val = (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))) & (RTL_if_id_inst = inst)) & (RTL_id_ex_operand1 = (((inst_id[6:7] bvcomp 2_2) = 1_1) ? (0_4::inst_id[2:5]) : (((! (! ((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[4:5] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[4:5] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[4:5] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[4:5] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[4:5] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8)))))))) & (RTL_id_ex_operand2 = (((! (! ((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 0_2))) = 1_1) ? (((inst_id[2:3] bvcomp 3_2) = 1_1) ? reg3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? reg2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? reg1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? reg0 : 0_8)))) : ((((((inst_id[2:3] bvcomp 3_2) = 1_1) ? s3 : (((inst_id[2:3] bvcomp 2_2) = 1_1) ? s2 : (((inst_id[2:3] bvcomp 1_2) = 1_1) ? s1 : (((! (! (inst_id[2:3] bvcomp 0_2))) = 1_1) ? s0 : 0_2)))) bvcomp 1_2) = 1_1) ? ex_val : (((op bvcomp 1_2) = 1_1) ? (oper1 + oper2) : (((op bvcomp 2_2) = 1_1) ? oper1 : (((op bvcomp 3_2) = 1_1) ? (! (oper1 & oper2)) : 0_8))))))) & (RTL_id_ex_op = inst_id[6:7])))