// Seed: 86653158
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9,
    output tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri1 id_4
    , id_6
);
  wire id_7;
  module_0(
      id_4, id_1, id_4, id_2, id_3, id_1, id_1, id_0, id_2, id_4, id_1
  );
endmodule
