

================================================================
== Vivado HLS Report for 'Pool_32_24_4_s'
================================================================
* Date:           Thu May  9 12:58:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  159|  5999234|  159|  5999234|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |     Trip     |          |
        |    Loop Name    |  min  |   max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+
        |- Loop 1         |  47238|  5999226|     47238|          -|          -|    1 ~ 127   |    no    |
        | + Loop 1.1      |  18434|    18434|         4|          1|          1|         18432|    yes   |
        | + Loop 1.2      |  28800|    28800|        25|          -|          -|          1152|    no    |
        |  ++ Loop 1.2.1  |     18|       18|         5|          1|          1|            15|    yes   |
        |- Loop 2         |    144|   147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    550|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     215|     46|
|Memory           |       24|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    508|
|Register         |        0|      -|     914|     96|
+-----------------+---------+-------+--------+-------+
|Total            |       24|      6|    1129|   1200|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |cnn_mul_32s_32s_3bkb_U32  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    |cnn_mux_245_8_1_1_U33     |cnn_mux_245_8_1_1     |        0|      0|    0|  45|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      4|  215|  46|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1cud_U34  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    |cnn_mul_mul_16s_1cud_U35  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |A_V_4_0_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_1_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_2_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_3_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_4_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_5_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_6_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_7_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_8_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_9_U   |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_10_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_11_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_12_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_13_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_14_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_15_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_16_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_17_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_18_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_19_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_20_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_21_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_22_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    |A_V_4_23_U  |Pool_32_24_4_s_A_bck  |        1|  0|   0|   768|    8|     1|         6144|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |       24|  0|   0| 18432|  192|    24|       147456|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_1234_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_1573_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_fu_1116_p2                       |     +    |      0|  0|  38|          31|           1|
    |ia_1_fu_1316_p2                    |     +    |      0|  0|  15|           5|           3|
    |ib_1_fu_1382_p2                    |     +    |      0|  0|  15|           5|           3|
    |indvar_flatten18_op_fu_1578_p2     |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten_next1_fu_1144_p2    |     +    |      0|  0|  21|          15|           1|
    |indvar_flatten_next3_fu_1310_p2    |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_op_fu_1156_p2       |     +    |      0|  0|  13|          11|           1|
    |j_1_fu_1170_p2                     |     +    |      0|  0|  15|           1|           5|
    |k_1_fu_1207_p2                     |     +    |      0|  0|  15|           1|           5|
    |k_2_fu_1471_p2                     |     +    |      0|  0|  15|           1|           5|
    |num_img_1_fu_1132_p2               |     +    |      0|  0|  21|          15|           1|
    |tmp_10_fu_1267_p2                  |     +    |      0|  0|  11|          11|          11|
    |tmp_14_fu_1457_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_20_fu_1417_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_23_fu_1466_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_19_fu_1411_p2                  |     -    |      0|  0|  13|          11|          11|
    |tmp_9_fu_1261_p2                   |     -    |      0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_498                   |    and   |      0|  0|   2|           1|           1|
    |exitcond3_mid_fu_1201_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid_fu_1356_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1195_p2               |   icmp   |      0|  0|  11|           6|           7|
    |exitcond2_fu_1350_p2               |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten1_fu_1138_p2       |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_flatten2_fu_1322_p2       |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten3_fu_1304_p2       |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_1150_p2        |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_fu_1433_p2                |   icmp   |      0|  0|  11|           5|           6|
    |tmp_6_fu_1126_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_7_fu_1111_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_1556_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_s_fu_1088_p2                   |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_11_fu_1362_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_1213_p2                   |    or    |      0|  0|   2|           1|           1|
    |buf_V_fu_1561_p3                   |  select  |      0|  0|   8|           1|           8|
    |i1_mid2_fu_1218_p3                 |  select  |      0|  0|   6|           1|           1|
    |i2_mid2_fu_1368_p3                 |  select  |      0|  0|   6|           1|           1|
    |ia_cast_cast_mid2_v_fu_1336_p3     |  select  |      0|  0|   5|           1|           5|
    |ib_mid2_fu_1387_p3                 |  select  |      0|  0|   5|           1|           5|
    |ib_mid_fu_1328_p3                  |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next2_fu_1584_p3    |  select  |      0|  0|   9|           1|           1|
    |indvar_flatten_next_fu_1162_p3     |  select  |      0|  0|  11|           1|           1|
    |k_mid2_fu_1226_p3                  |  select  |      0|  0|   5|           1|           5|
    |k_mid_fu_1176_p3                   |  select  |      0|  0|   5|           1|           1|
    |tmp_8_mid2_v_fu_1183_p3            |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_2_fu_1344_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_1190_p2    |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 550|         346|         269|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |A_V_4_0_address0                   |   15|          3|   10|         30|
    |A_V_4_12_address0                  |   15|          3|   10|         30|
    |A_V_4_16_address0                  |   15|          3|   10|         30|
    |A_V_4_20_address0                  |   15|          3|   10|         30|
    |A_V_4_4_address0                   |   15|          3|   10|         30|
    |A_V_4_8_address0                   |   15|          3|   10|         30|
    |ap_NS_fsm                          |  125|         27|    1|         27|
    |ap_done                            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4            |    9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_950_p4        |    9|          2|    6|         12|
    |ap_phi_mux_j_phi_fu_915_p4         |    9|          2|    5|         10|
    |ap_phi_mux_k_phi_fu_938_p4         |    9|          2|    5|         10|
    |ap_phi_mux_p_1_ph_phi_fu_1017_p12  |   38|          7|    8|         56|
    |i1_reg_946                         |    9|          2|    6|         12|
    |i2_reg_1003                        |    9|          2|    6|         12|
    |i4_reg_878                         |    9|          2|   31|         62|
    |ia_reg_969                         |    9|          2|    5|         10|
    |ib_reg_992                         |    9|          2|    5|         10|
    |indvar_flatten1_reg_900            |    9|          2|   15|         30|
    |indvar_flatten2_reg_958            |    9|          2|   11|         22|
    |indvar_flatten3_reg_980            |    9|          2|    9|         18|
    |indvar_flatten_reg_923             |    9|          2|   11|         22|
    |j_reg_911                          |    9|          2|    5|         10|
    |k3_reg_1043                        |    9|          2|    5|         10|
    |k_reg_934                          |    9|          2|    5|         10|
    |num_img_reg_889                    |    9|          2|   15|         30|
    |p_1_reg_1032                       |    9|          2|    8|         16|
    |real_start                         |    9|          2|    1|          2|
    |stream_in_V_V_blk_n                |    9|          2|    1|          2|
    |stream_out_V_V_blk_n               |    9|          2|    1|          2|
    |stream_out_V_V_din                 |   15|          3|   16|         48|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  508|        108|  247|        636|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |A_V_4_0_addr_1_reg_1802        |  10|   0|   10|          0|
    |A_V_4_10_load_reg_2006         |   8|   0|    8|          0|
    |A_V_4_11_load_reg_2011         |   8|   0|    8|          0|
    |A_V_4_12_addr_1_reg_1807       |  10|   0|   10|          0|
    |A_V_4_13_load_reg_2016         |   8|   0|    8|          0|
    |A_V_4_14_load_reg_2021         |   8|   0|    8|          0|
    |A_V_4_15_load_reg_2026         |   8|   0|    8|          0|
    |A_V_4_16_addr_1_reg_1812       |  10|   0|   10|          0|
    |A_V_4_17_load_reg_2031         |   8|   0|    8|          0|
    |A_V_4_18_load_reg_2036         |   8|   0|    8|          0|
    |A_V_4_19_load_reg_2041         |   8|   0|    8|          0|
    |A_V_4_1_load_reg_1971          |   8|   0|    8|          0|
    |A_V_4_20_addr_1_reg_1817       |  10|   0|   10|          0|
    |A_V_4_21_load_reg_2046         |   8|   0|    8|          0|
    |A_V_4_22_load_reg_2051         |   8|   0|    8|          0|
    |A_V_4_23_load_reg_2056         |   8|   0|    8|          0|
    |A_V_4_2_load_reg_1976          |   8|   0|    8|          0|
    |A_V_4_3_load_reg_1981          |   8|   0|    8|          0|
    |A_V_4_4_addr_1_reg_1822        |  10|   0|   10|          0|
    |A_V_4_5_load_reg_1986          |   8|   0|    8|          0|
    |A_V_4_6_load_reg_1991          |   8|   0|    8|          0|
    |A_V_4_7_load_reg_1996          |   8|   0|    8|          0|
    |A_V_4_8_addr_1_reg_1827        |  10|   0|   10|          0|
    |A_V_4_9_load_reg_2001          |   8|   0|    8|          0|
    |KER_bound_reg_1648             |  32|   0|   32|          0|
    |ap_CS_fsm                      |  26|   0|   26|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4        |   1|   0|    1|          0|
    |exitcond4_mid_reg_1774         |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1671     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1756     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1680      |   1|   0|    1|          0|
    |exitcond_reg_1832              |   1|   0|    1|          0|
    |i1_mid2_reg_1699               |   6|   0|    6|          0|
    |i1_reg_946                     |   6|   0|    6|          0|
    |i2_mid2_reg_1779               |   6|   0|    6|          0|
    |i2_reg_1003                    |   6|   0|    6|          0|
    |i4_reg_878                     |  31|   0|   31|          0|
    |i_1_reg_1710                   |   6|   0|    6|          0|
    |ia_cast_cast_mid2_reg_1786     |   5|   0|    6|          1|
    |ia_cast_cast_mid2_v_reg_1767   |   5|   0|    5|          0|
    |ia_reg_969                     |   5|   0|    5|          0|
    |ib_mid2_reg_1791               |   5|   0|    5|          0|
    |ib_mid_reg_1761                |   5|   0|    5|          0|
    |ib_reg_992                     |   5|   0|    5|          0|
    |indvar_flatten1_reg_900        |  15|   0|   15|          0|
    |indvar_flatten2_reg_958        |  11|   0|   11|          0|
    |indvar_flatten3_reg_980        |   9|   0|    9|          0|
    |indvar_flatten_next3_reg_1751  |  11|   0|   11|          0|
    |indvar_flatten_reg_923         |  11|   0|   11|          0|
    |j_reg_911                      |   5|   0|    5|          0|
    |k3_reg_1043                    |   5|   0|    5|          0|
    |k_mid2_reg_1705                |   5|   0|    5|          0|
    |k_mid2_reg_1705_pp1_iter2_reg  |   5|   0|    5|          0|
    |k_reg_934                      |   5|   0|    5|          0|
    |num_img_1_reg_1666             |  15|   0|   15|          0|
    |num_img_reg_889                |  15|   0|   15|          0|
    |p_1_reg_1032                   |   8|   0|    8|          0|
    |reg_1054                       |  16|   0|   16|          0|
    |reg_1058                       |   8|   0|    8|          0|
    |reg_1063                       |   8|   0|    8|          0|
    |reg_1068                       |   8|   0|    8|          0|
    |reg_1073                       |   8|   0|    8|          0|
    |reg_1078                       |   8|   0|    8|          0|
    |reg_1083                       |   8|   0|    8|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp1_reg_1638                  |  32|   0|   32|          0|
    |tmp2_reg_1643                  |  32|   0|   32|          0|
    |tmp_10_reg_1715                |  11|   0|   11|          0|
    |tmp_13_reg_1720                |   8|   0|    8|          0|
    |tmp_17_reg_2061                |   8|   0|    8|          0|
    |tmp_19_reg_1797                |   8|   0|   11|          3|
    |tmp_21_reg_1836                |   2|   0|    2|          0|
    |tmp_23_reg_1841                |  11|   0|   11|          0|
    |tmp_7_reg_1653                 |   1|   0|    1|          0|
    |tmp_8_mid2_v_reg_1693          |   5|   0|    5|          0|
    |tmp_V_10_reg_1617              |  16|   0|   16|          0|
    |tmp_V_4_reg_1607               |  16|   0|   16|          0|
    |tmp_V_6_reg_1612               |  16|   0|   16|          0|
    |tmp_s_reg_1603                 |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1671     |  64|  32|    1|          0|
    |exitcond_reg_1832              |  64|  32|    1|          0|
    |tmp_21_reg_1836                |  64|  32|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 914|  96|  730|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_done                | out |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|start_out              | out |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|start_write            | out |    1| ap_ctrl_hs | Pool<32, 24, 4> | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |  stream_in_V_V  |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V_V  |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |  stream_in_V_V  |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |  stream_out_V_V |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |  stream_out_V_V |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |  stream_out_V_V |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

