
*** Running vivado
    with args -log UART_DDS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_DDS.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART_DDS.tcl -notrace
Command: synth_design -top UART_DDS -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 475.945 ; gain = 103.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_DDS' [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/clkdiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/clkdiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'uartrx' [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/uartrx.v:3]
	Parameter paritymode bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element presult_reg was removed.  [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/uartrx.v:50]
INFO: [Synth 8-6155] done synthesizing module 'uartrx' (2#1) [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/uartrx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:87]
INFO: [Synth 8-6157] synthesizing module 'rom1' [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom1' (3#1) [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom2' [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom2' (4#1) [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom3' [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom3' (5#1) [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom4' [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom4' (6#1) [F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/.Xil/Vivado-11556-LAPTOP-2Q3PR42D/realtime/rom4_stub.v:6]
WARNING: [Synth 8-3848] Net ctrl_data[3] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
WARNING: [Synth 8-3848] Net ctrl_data[0] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
WARNING: [Synth 8-3848] Net ctrl_data[1] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
WARNING: [Synth 8-3848] Net ctrl_data[2] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
WARNING: [Synth 8-3848] Net ctrl_data[4] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
WARNING: [Synth 8-3848] Net ctrl_data[5] in module/entity UART_DDS does not have driver. [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_DDS' (7#1) [F:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/imports/DDS_UART/UART_DDS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 531.770 ; gain = 159.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 531.770 ; gain = 159.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 531.770 ; gain = 159.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom1_1/rom1/rom1_in_context.xdc] for cell 'rom1_inst'
Finished Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom1_1/rom1/rom1_in_context.xdc] for cell 'rom1_inst'
Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom2/rom2/rom2_in_context.xdc] for cell 'rom2_inst'
Finished Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom2/rom2/rom2_in_context.xdc] for cell 'rom2_inst'
Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom3/rom3/rom3_in_context.xdc] for cell 'rom3_inst'
Finished Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom3/rom3/rom3_in_context.xdc] for cell 'rom3_inst'
Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom4/rom4/rom4_in_context.xdc] for cell 'rom4_inst'
Finished Parsing XDC File [f:/summerclass/UART_DDS/UART_DDS.srcs/sources_1/ip/rom4/rom4/rom4_in_context.xdc] for cell 'rom4_inst'
Parsing XDC File [F:/summerclass/UART_DDS/UART_DDS.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [F:/summerclass/UART_DDS/UART_DDS.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/summerclass/UART_DDS/UART_DDS.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_DDS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_DDS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.262 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.262 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 825.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom1_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom2_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom4_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "receive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frameerror" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_DDS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uartrx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clkdiv_inst/clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clkdiv_inst/clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uartrx_inst/receive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uartrx_inst/idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uartrx_inst/frameerror" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'freq_l_reg[15]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[14]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[13]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[12]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[11]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[10]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[9]' (FDC_1) to 'freq_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[0]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[15]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[14]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[13]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[12]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[11]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[10]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_l_reg[9]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[1]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[2]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[3]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[4]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[5]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[6]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_h_reg[7]' (FDC_1) to 'freq_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'freq_l_reg[8]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[0]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[1]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[2]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[3]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[4]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[5]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[6]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3886] merging instance 'phase_h_reg[7]' (FDC_1) to 'phase_l_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_l_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 825.262 ; gain = 452.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom1          |         1|
|2     |rom2          |         1|
|3     |rom3          |         1|
|4     |rom4          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |rom1   |     1|
|2     |rom2   |     1|
|3     |rom3   |     1|
|4     |rom4   |     1|
|5     |BUFG   |     1|
|6     |CARRY4 |     6|
|7     |LUT1   |     2|
|8     |LUT2   |     2|
|9     |LUT3   |     1|
|10    |LUT4   |     1|
|11    |LUT5   |     7|
|12    |LUT6   |     3|
|13    |FDCE   |     9|
|14    |FDRE   |     7|
|15    |IBUF   |     2|
|16    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    76|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 843.977 ; gain = 178.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 843.977 ; gain = 471.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 843.977 ; gain = 483.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/summerclass/UART_DDS/UART_DDS.runs/synth_1/UART_DDS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_DDS_utilization_synth.rpt -pb UART_DDS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 17:12:53 2020...
