
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000134  00800200  000018d2  00001966  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018d2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800334  00800334  00001a9a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a9a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  00001af6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002277  00000000  00000000  00001dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001183  00000000  00000000  0000404d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017fb  00000000  00000000  000051d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005c8  00000000  00000000  000069cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000832  00000000  00000000  00006f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e0e  00000000  00000000  000077c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  000085d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	b0 c1       	rjmp	.+864    	; 0x36e <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	85 c3       	rjmp	.+1802   	; 0x78c <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7a c5       	rjmp	.+2804   	; 0xb92 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	e1 c4       	rjmp	.+2498   	; 0xa6c <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e4 05       	cpc	r30, r4
      e6:	36 06       	cpc	r3, r22
      e8:	36 06       	cpc	r3, r22
      ea:	36 06       	cpc	r3, r22
      ec:	36 06       	cpc	r3, r22
      ee:	36 06       	cpc	r3, r22
      f0:	36 06       	cpc	r3, r22
      f2:	36 06       	cpc	r3, r22
      f4:	e4 05       	cpc	r30, r4
      f6:	36 06       	cpc	r3, r22
      f8:	36 06       	cpc	r3, r22
      fa:	36 06       	cpc	r3, r22
      fc:	36 06       	cpc	r3, r22
      fe:	36 06       	cpc	r3, r22
     100:	36 06       	cpc	r3, r22
     102:	36 06       	cpc	r3, r22
     104:	e6 05       	cpc	r30, r6
     106:	36 06       	cpc	r3, r22
     108:	36 06       	cpc	r3, r22
     10a:	36 06       	cpc	r3, r22
     10c:	36 06       	cpc	r3, r22
     10e:	36 06       	cpc	r3, r22
     110:	36 06       	cpc	r3, r22
     112:	36 06       	cpc	r3, r22
     114:	36 06       	cpc	r3, r22
     116:	36 06       	cpc	r3, r22
     118:	36 06       	cpc	r3, r22
     11a:	36 06       	cpc	r3, r22
     11c:	36 06       	cpc	r3, r22
     11e:	36 06       	cpc	r3, r22
     120:	36 06       	cpc	r3, r22
     122:	36 06       	cpc	r3, r22
     124:	e6 05       	cpc	r30, r6
     126:	36 06       	cpc	r3, r22
     128:	36 06       	cpc	r3, r22
     12a:	36 06       	cpc	r3, r22
     12c:	36 06       	cpc	r3, r22
     12e:	36 06       	cpc	r3, r22
     130:	36 06       	cpc	r3, r22
     132:	36 06       	cpc	r3, r22
     134:	36 06       	cpc	r3, r22
     136:	36 06       	cpc	r3, r22
     138:	36 06       	cpc	r3, r22
     13a:	36 06       	cpc	r3, r22
     13c:	36 06       	cpc	r3, r22
     13e:	36 06       	cpc	r3, r22
     140:	36 06       	cpc	r3, r22
     142:	36 06       	cpc	r3, r22
     144:	32 06       	cpc	r3, r18
     146:	36 06       	cpc	r3, r22
     148:	36 06       	cpc	r3, r22
     14a:	36 06       	cpc	r3, r22
     14c:	36 06       	cpc	r3, r22
     14e:	36 06       	cpc	r3, r22
     150:	36 06       	cpc	r3, r22
     152:	36 06       	cpc	r3, r22
     154:	0f 06       	cpc	r0, r31
     156:	36 06       	cpc	r3, r22
     158:	36 06       	cpc	r3, r22
     15a:	36 06       	cpc	r3, r22
     15c:	36 06       	cpc	r3, r22
     15e:	36 06       	cpc	r3, r22
     160:	36 06       	cpc	r3, r22
     162:	36 06       	cpc	r3, r22
     164:	36 06       	cpc	r3, r22
     166:	36 06       	cpc	r3, r22
     168:	36 06       	cpc	r3, r22
     16a:	36 06       	cpc	r3, r22
     16c:	36 06       	cpc	r3, r22
     16e:	36 06       	cpc	r3, r22
     170:	36 06       	cpc	r3, r22
     172:	36 06       	cpc	r3, r22
     174:	03 06       	cpc	r0, r19
     176:	36 06       	cpc	r3, r22
     178:	36 06       	cpc	r3, r22
     17a:	36 06       	cpc	r3, r22
     17c:	36 06       	cpc	r3, r22
     17e:	36 06       	cpc	r3, r22
     180:	36 06       	cpc	r3, r22
     182:	36 06       	cpc	r3, r22
     184:	21 06       	cpc	r2, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 ed       	ldi	r30, 0xD2	; 210
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 33       	cpi	r26, 0x34	; 52
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a4 e3       	ldi	r26, 0x34	; 52
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a4 35       	cpi	r26, 0x54	; 84
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bd d1       	rcall	.+890    	; 0x53c <main>
     1c2:	0c 94 67 0c 	jmp	0x18ce	; 0x18ce <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
enum interrupt_flags interrupt_flag = no_flag; 


int CAN_init()
{
	MCP_init();
     1c8:	2c d1       	rcall	.+600    	; 0x422 <MCP_init>
	// Turn mask/filters off
	MCP_bit_modify(MCP_RXB0CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1ca:	40 e6       	ldi	r20, 0x60	; 96
     1cc:	60 e6       	ldi	r22, 0x60	; 96
     1ce:	80 e6       	ldi	r24, 0x60	; 96
     1d0:	55 d1       	rcall	.+682    	; 0x47c <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1d2:	40 e6       	ldi	r20, 0x60	; 96
     1d4:	60 e6       	ldi	r22, 0x60	; 96
     1d6:	80 e7       	ldi	r24, 0x70	; 112
     1d8:	51 d1       	rcall	.+674    	; 0x47c <MCP_bit_modify>
	
	// Rollover enable
	MCP_bit_modify(MCP_RXB0CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1da:	44 e0       	ldi	r20, 0x04	; 4
     1dc:	64 e0       	ldi	r22, 0x04	; 4
     1de:	80 e6       	ldi	r24, 0x60	; 96
     1e0:	4d d1       	rcall	.+666    	; 0x47c <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1e2:	44 e0       	ldi	r20, 0x04	; 4
     1e4:	64 e0       	ldi	r22, 0x04	; 4
     1e6:	80 e7       	ldi	r24, 0x70	; 112
     1e8:	49 d1       	rcall	.+658    	; 0x47c <MCP_bit_modify>
	
	//Set to loop-back mode
	//MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_LOOPBACK);
	
	// Set to normal mode
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	45 d1       	rcall	.+650    	; 0x47c <MCP_bit_modify>
	
	uint8_t value = MCP_read(MCP_CANSTAT);
     1f2:	8e e0       	ldi	r24, 0x0E	; 14
     1f4:	04 d1       	rcall	.+520    	; 0x3fe <MCP_read>
	if ((value & MODE_MASK) != MODE_NORMAL){
     1f6:	80 7e       	andi	r24, 0xE0	; 224
     1f8:	31 f0       	breq	.+12     	; 0x206 <CAN_init+0x3e>
		printf("MCP2515 is NOT in normal mode after CAN init\n");
     1fa:	8e e0       	ldi	r24, 0x0E	; 14
     1fc:	92 e0       	ldi	r25, 0x02	; 2
     1fe:	5e d7       	rcall	.+3772   	; 0x10bc <puts>
		return 1;
     200:	81 e0       	ldi	r24, 0x01	; 1
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	08 95       	ret
	}
	
	
	// Interrupt pin (enable CANINTE.RXnIE)
	MCP_write(MCP_CANINTE, MCP_RX_INT);
     206:	63 e0       	ldi	r22, 0x03	; 3
     208:	8b e2       	ldi	r24, 0x2B	; 43
     20a:	19 d1       	rcall	.+562    	; 0x43e <MCP_write>
	GICR |= (1 << INT0);
	#endif

	#if defined(__AVR_ATmega2560__)
	// Falling edge of INT2 generates interrupt request
	EICRA |= (0 << ISC21) | (0 << ISC20);
     20c:	e9 e6       	ldi	r30, 0x69	; 105
     20e:	f0 e0       	ldi	r31, 0x00	; 0
     210:	80 81       	ld	r24, Z
     212:	80 83       	st	Z, r24
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
     214:	ea 9a       	sbi	0x1d, 2	; 29
	#endif
	return 0;
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
}
     21a:	08 95       	ret

0000021c <CAN_msg_send>:

void CAN_msg_send(can_msg *message)
{
     21c:	ef 92       	push	r14
     21e:	ff 92       	push	r15
     220:	0f 93       	push	r16
     222:	1f 93       	push	r17
     224:	cf 93       	push	r28
     226:	df 93       	push	r29
     228:	7c 01       	movw	r14, r24
	// Write ID to TXB0SIDH
	MCP_write(MCP_TXB0SIDH, (message->id) >> 3);
     22a:	fc 01       	movw	r30, r24
     22c:	60 81       	ld	r22, Z
     22e:	71 81       	ldd	r23, Z+1	; 0x01
     230:	76 95       	lsr	r23
     232:	67 95       	ror	r22
     234:	76 95       	lsr	r23
     236:	67 95       	ror	r22
     238:	76 95       	lsr	r23
     23a:	67 95       	ror	r22
     23c:	81 e3       	ldi	r24, 0x31	; 49
     23e:	ff d0       	rcall	.+510    	; 0x43e <MCP_write>
	// Write 0 to TXB0SIDL and extended identifier registers
	MCP_write(MCP_TXB0SIDL, (message->id) << 5);
     240:	f7 01       	movw	r30, r14
     242:	60 81       	ld	r22, Z
     244:	62 95       	swap	r22
     246:	66 0f       	add	r22, r22
     248:	60 7e       	andi	r22, 0xE0	; 224
     24a:	82 e3       	ldi	r24, 0x32	; 50
     24c:	f8 d0       	rcall	.+496    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID8, 0);
     24e:	60 e0       	ldi	r22, 0x00	; 0
     250:	83 e3       	ldi	r24, 0x33	; 51
     252:	f5 d0       	rcall	.+490    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
     254:	60 e0       	ldi	r22, 0x00	; 0
     256:	84 e3       	ldi	r24, 0x34	; 52
     258:	f2 d0       	rcall	.+484    	; 0x43e <MCP_write>
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
     25a:	f7 01       	movw	r30, r14
     25c:	62 81       	ldd	r22, Z+2	; 0x02
     25e:	85 e3       	ldi	r24, 0x35	; 53
     260:	ee d0       	rcall	.+476    	; 0x43e <MCP_write>
	
	for (int i = 0; i < message->length; i++){
     262:	f7 01       	movw	r30, r14
     264:	82 81       	ldd	r24, Z+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	91 f0       	breq	.+36     	; 0x28e <CAN_msg_send+0x72>
     26a:	87 01       	movw	r16, r14
     26c:	0d 5f       	subi	r16, 0xFD	; 253
     26e:	1f 4f       	sbci	r17, 0xFF	; 255
     270:	c0 e0       	ldi	r28, 0x00	; 0
     272:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
     274:	f8 01       	movw	r30, r16
     276:	61 91       	ld	r22, Z+
     278:	8f 01       	movw	r16, r30
     27a:	8c 2f       	mov	r24, r28
     27c:	8a 5c       	subi	r24, 0xCA	; 202
     27e:	df d0       	rcall	.+446    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
	
	for (int i = 0; i < message->length; i++){
     280:	21 96       	adiw	r28, 0x01	; 1
     282:	f7 01       	movw	r30, r14
     284:	22 81       	ldd	r18, Z+2	; 0x02
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	c2 17       	cp	r28, r18
     28a:	d3 07       	cpc	r29, r19
     28c:	9c f3       	brlt	.-26     	; 0x274 <CAN_msg_send+0x58>
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
     28e:	81 e8       	ldi	r24, 0x81	; 129
     290:	e9 d0       	rcall	.+466    	; 0x464 <MCP_request_to_send>
}
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	1f 91       	pop	r17
     298:	0f 91       	pop	r16
     29a:	ff 90       	pop	r15
     29c:	ef 90       	pop	r14
     29e:	08 95       	ret

000002a0 <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     2a0:	cf 92       	push	r12
     2a2:	df 92       	push	r13
     2a4:	ef 92       	push	r14
     2a6:	ff 92       	push	r15
     2a8:	0f 93       	push	r16
     2aa:	1f 93       	push	r17
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	7c 01       	movw	r14, r24
     2b2:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     2b4:	81 e0       	ldi	r24, 0x01	; 1
     2b6:	86 0f       	add	r24, r22
     2b8:	a2 d0       	rcall	.+324    	; 0x3fe <MCP_read>
     2ba:	d8 2f       	mov	r29, r24
     2bc:	82 e0       	ldi	r24, 0x02	; 2
     2be:	8c 0f       	add	r24, r28
     2c0:	9e d0       	rcall	.+316    	; 0x3fe <MCP_read>
     2c2:	48 2f       	mov	r20, r24
     2c4:	42 95       	swap	r20
     2c6:	46 95       	lsr	r20
     2c8:	47 70       	andi	r20, 0x07	; 7
     2ca:	2d 2f       	mov	r18, r29
     2cc:	30 e0       	ldi	r19, 0x00	; 0
     2ce:	c9 01       	movw	r24, r18
     2d0:	88 0f       	add	r24, r24
     2d2:	99 1f       	adc	r25, r25
     2d4:	88 0f       	add	r24, r24
     2d6:	99 1f       	adc	r25, r25
     2d8:	88 0f       	add	r24, r24
     2da:	99 1f       	adc	r25, r25
     2dc:	84 2b       	or	r24, r20
     2de:	f7 01       	movw	r30, r14
     2e0:	91 83       	std	Z+1, r25	; 0x01
     2e2:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     2e4:	85 e0       	ldi	r24, 0x05	; 5
     2e6:	8c 0f       	add	r24, r28
     2e8:	8a d0       	rcall	.+276    	; 0x3fe <MCP_read>
     2ea:	8f 70       	andi	r24, 0x0F	; 15
     2ec:	f7 01       	movw	r30, r14
     2ee:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     2f0:	88 23       	and	r24, r24
     2f2:	f1 f0       	breq	.+60     	; 0x330 <CAN_msg_receive+0x90>
     2f4:	0f 2e       	mov	r0, r31
     2f6:	f6 e0       	ldi	r31, 0x06	; 6
     2f8:	df 2e       	mov	r13, r31
     2fa:	f0 2d       	mov	r31, r0
     2fc:	dc 0e       	add	r13, r28
     2fe:	87 01       	movw	r16, r14
     300:	0d 5f       	subi	r16, 0xFD	; 253
     302:	1f 4f       	sbci	r17, 0xFF	; 255
     304:	0f 2e       	mov	r0, r31
     306:	fe e0       	ldi	r31, 0x0E	; 14
     308:	cf 2e       	mov	r12, r31
     30a:	f0 2d       	mov	r31, r0
     30c:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     30e:	c0 e0       	ldi	r28, 0x00	; 0
     310:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     312:	8d 2d       	mov	r24, r13
     314:	74 d0       	rcall	.+232    	; 0x3fe <MCP_read>
     316:	f8 01       	movw	r30, r16
     318:	81 93       	st	Z+, r24
     31a:	8f 01       	movw	r16, r30
		i++;
     31c:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     31e:	f7 01       	movw	r30, r14
     320:	22 81       	ldd	r18, Z+2	; 0x02
     322:	30 e0       	ldi	r19, 0x00	; 0
     324:	c2 17       	cp	r28, r18
     326:	d3 07       	cpc	r29, r19
     328:	1c f4       	brge	.+6      	; 0x330 <CAN_msg_receive+0x90>
     32a:	d3 94       	inc	r13
     32c:	dc 10       	cpse	r13, r12
     32e:	f1 cf       	rjmp	.-30     	; 0x312 <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	1f 91       	pop	r17
     336:	0f 91       	pop	r16
     338:	ff 90       	pop	r15
     33a:	ef 90       	pop	r14
     33c:	df 90       	pop	r13
     33e:	cf 90       	pop	r12
     340:	08 95       	ret

00000342 <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     342:	20 91 34 03 	lds	r18, 0x0334
     346:	21 30       	cpi	r18, 0x01	; 1
     348:	41 f0       	breq	.+16     	; 0x35a <CAN_handle_interrupt+0x18>
     34a:	18 f0       	brcs	.+6      	; 0x352 <CAN_handle_interrupt+0x10>
     34c:	22 30       	cpi	r18, 0x02	; 2
     34e:	51 f0       	breq	.+20     	; 0x364 <CAN_handle_interrupt+0x22>
     350:	08 95       	ret
		case no_flag:
		//printf("no interrupt 1\n");
			msg->data[0] = CAN_NO_MESSAGE;
     352:	2a e0       	ldi	r18, 0x0A	; 10
     354:	fc 01       	movw	r30, r24
     356:	23 83       	std	Z+3, r18	; 0x03
			break;
     358:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     35a:	60 e6       	ldi	r22, 0x60	; 96
     35c:	a1 df       	rcall	.-190    	; 0x2a0 <CAN_msg_receive>
			interrupt_flag = no_flag;
     35e:	10 92 34 03 	sts	0x0334, r1
			//printf("interrupt handled 1\n");
			break;
     362:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     364:	60 e7       	ldi	r22, 0x70	; 112
     366:	9c df       	rcall	.-200    	; 0x2a0 <CAN_msg_receive>
			interrupt_flag = no_flag;
     368:	10 92 34 03 	sts	0x0334, r1
     36c:	08 95       	ret

0000036e <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     36e:	1f 92       	push	r1
     370:	0f 92       	push	r0
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	0f 92       	push	r0
     376:	11 24       	eor	r1, r1
     378:	0b b6       	in	r0, 0x3b	; 59
     37a:	0f 92       	push	r0
     37c:	2f 93       	push	r18
     37e:	3f 93       	push	r19
     380:	4f 93       	push	r20
     382:	5f 93       	push	r21
     384:	6f 93       	push	r22
     386:	7f 93       	push	r23
     388:	8f 93       	push	r24
     38a:	9f 93       	push	r25
     38c:	af 93       	push	r26
     38e:	bf 93       	push	r27
     390:	ef 93       	push	r30
     392:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	33 d0       	rcall	.+102    	; 0x3fe <MCP_read>

	if (interrupt & MCP_RX0IF){
     398:	80 ff       	sbrs	r24, 0
     39a:	08 c0       	rjmp	.+16     	; 0x3ac <__vector_3+0x3e>
		interrupt_flag = RX0;
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	80 93 34 03 	sts	0x0334, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3a2:	40 e0       	ldi	r20, 0x00	; 0
     3a4:	61 e0       	ldi	r22, 0x01	; 1
     3a6:	8c e2       	ldi	r24, 0x2C	; 44
     3a8:	69 d0       	rcall	.+210    	; 0x47c <MCP_bit_modify>
     3aa:	09 c0       	rjmp	.+18     	; 0x3be <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     3ac:	81 ff       	sbrs	r24, 1
     3ae:	07 c0       	rjmp	.+14     	; 0x3be <__vector_3+0x50>
		interrupt_flag = RX1;
     3b0:	82 e0       	ldi	r24, 0x02	; 2
     3b2:	80 93 34 03 	sts	0x0334, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	62 e0       	ldi	r22, 0x02	; 2
     3ba:	8c e2       	ldi	r24, 0x2C	; 44
     3bc:	5f d0       	rcall	.+190    	; 0x47c <MCP_bit_modify>
	}
	
}
     3be:	ff 91       	pop	r31
     3c0:	ef 91       	pop	r30
     3c2:	bf 91       	pop	r27
     3c4:	af 91       	pop	r26
     3c6:	9f 91       	pop	r25
     3c8:	8f 91       	pop	r24
     3ca:	7f 91       	pop	r23
     3cc:	6f 91       	pop	r22
     3ce:	5f 91       	pop	r21
     3d0:	4f 91       	pop	r20
     3d2:	3f 91       	pop	r19
     3d4:	2f 91       	pop	r18
     3d6:	0f 90       	pop	r0
     3d8:	0b be       	out	0x3b, r0	; 59
     3da:	0f 90       	pop	r0
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	0f 90       	pop	r0
     3e0:	1f 90       	pop	r1
     3e2:	18 95       	reti

000003e4 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     3e4:	80 e0       	ldi	r24, 0x00	; 0
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	76 d0       	rcall	.+236    	; 0x4d6 <SPI_set_ss>
     3ea:	80 ec       	ldi	r24, 0xC0	; 192
     3ec:	68 d0       	rcall	.+208    	; 0x4be <SPI_transmit_receive>
     3ee:	82 e4       	ldi	r24, 0x42	; 66
     3f0:	8a 95       	dec	r24
     3f2:	f1 f7       	brne	.-4      	; 0x3f0 <MCP_reset+0xc>
     3f4:	00 c0       	rjmp	.+0      	; 0x3f6 <MCP_reset+0x12>
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	6d c0       	rjmp	.+218    	; 0x4d6 <SPI_set_ss>
     3fc:	08 95       	ret

000003fe <MCP_read>:
     3fe:	cf 93       	push	r28
     400:	c8 2f       	mov	r28, r24
     402:	80 e0       	ldi	r24, 0x00	; 0
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	67 d0       	rcall	.+206    	; 0x4d6 <SPI_set_ss>
     408:	83 e0       	ldi	r24, 0x03	; 3
     40a:	59 d0       	rcall	.+178    	; 0x4be <SPI_transmit_receive>
     40c:	8c 2f       	mov	r24, r28
     40e:	57 d0       	rcall	.+174    	; 0x4be <SPI_transmit_receive>
     410:	80 e0       	ldi	r24, 0x00	; 0
     412:	55 d0       	rcall	.+170    	; 0x4be <SPI_transmit_receive>
     414:	c8 2f       	mov	r28, r24
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	5d d0       	rcall	.+186    	; 0x4d6 <SPI_set_ss>
     41c:	8c 2f       	mov	r24, r28
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <MCP_init>:
     422:	44 d0       	rcall	.+136    	; 0x4ac <SPI_init>
     424:	df df       	rcall	.-66     	; 0x3e4 <MCP_reset>
     426:	8e e0       	ldi	r24, 0x0E	; 14
     428:	ea df       	rcall	.-44     	; 0x3fe <MCP_read>
     42a:	80 7e       	andi	r24, 0xE0	; 224
     42c:	80 38       	cpi	r24, 0x80	; 128
     42e:	29 f0       	breq	.+10     	; 0x43a <MCP_init+0x18>
     430:	8b e3       	ldi	r24, 0x3B	; 59
     432:	92 e0       	ldi	r25, 0x02	; 2
     434:	43 d6       	rcall	.+3206   	; 0x10bc <puts>
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	08 95       	ret
     43a:	80 e0       	ldi	r24, 0x00	; 0
     43c:	08 95       	ret

0000043e <MCP_write>:
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	d8 2f       	mov	r29, r24
     444:	c6 2f       	mov	r28, r22
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	90 e0       	ldi	r25, 0x00	; 0
     44a:	45 d0       	rcall	.+138    	; 0x4d6 <SPI_set_ss>
     44c:	82 e0       	ldi	r24, 0x02	; 2
     44e:	37 d0       	rcall	.+110    	; 0x4be <SPI_transmit_receive>
     450:	8d 2f       	mov	r24, r29
     452:	35 d0       	rcall	.+106    	; 0x4be <SPI_transmit_receive>
     454:	8c 2f       	mov	r24, r28
     456:	33 d0       	rcall	.+102    	; 0x4be <SPI_transmit_receive>
     458:	81 e0       	ldi	r24, 0x01	; 1
     45a:	90 e0       	ldi	r25, 0x00	; 0
     45c:	3c d0       	rcall	.+120    	; 0x4d6 <SPI_set_ss>
     45e:	df 91       	pop	r29
     460:	cf 91       	pop	r28
     462:	08 95       	ret

00000464 <MCP_request_to_send>:
     464:	cf 93       	push	r28
     466:	c8 2f       	mov	r28, r24
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	34 d0       	rcall	.+104    	; 0x4d6 <SPI_set_ss>
     46e:	8c 2f       	mov	r24, r28
     470:	26 d0       	rcall	.+76     	; 0x4be <SPI_transmit_receive>
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	2f d0       	rcall	.+94     	; 0x4d6 <SPI_set_ss>
     478:	cf 91       	pop	r28
     47a:	08 95       	ret

0000047c <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     47c:	1f 93       	push	r17
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	18 2f       	mov	r17, r24
     484:	d6 2f       	mov	r29, r22
     486:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	24 d0       	rcall	.+72     	; 0x4d6 <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     48e:	85 e0       	ldi	r24, 0x05	; 5
     490:	16 d0       	rcall	.+44     	; 0x4be <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     492:	81 2f       	mov	r24, r17
     494:	14 d0       	rcall	.+40     	; 0x4be <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     496:	8d 2f       	mov	r24, r29
     498:	12 d0       	rcall	.+36     	; 0x4be <SPI_transmit_receive>
	SPI_transmit_receive(data);
     49a:	8c 2f       	mov	r24, r28
     49c:	10 d0       	rcall	.+32     	; 0x4be <SPI_transmit_receive>
	
	SPI_set_ss(1);
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	19 d0       	rcall	.+50     	; 0x4d6 <SPI_set_ss>
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	1f 91       	pop	r17
     4aa:	08 95       	ret

000004ac <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     4ac:	84 b1       	in	r24, 0x04	; 4
     4ae:	87 68       	ori	r24, 0x87	; 135
     4b0:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     4b2:	81 e1       	ldi	r24, 0x11	; 17
     4b4:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     4b6:	8c b5       	in	r24, 0x2c	; 44
     4b8:	80 64       	ori	r24, 0x40	; 64
     4ba:	8c bd       	out	0x2c, r24	; 44
     4bc:	08 95       	ret

000004be <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     4be:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     4c0:	0d b4       	in	r0, 0x2d	; 45
     4c2:	07 fe       	sbrs	r0, 7
     4c4:	fd cf       	rjmp	.-6      	; 0x4c0 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4c6:	85 ef       	ldi	r24, 0xF5	; 245
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <SPI_transmit_receive+0xc>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <SPI_transmit_receive+0x12>
     4d0:	00 00       	nop
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     4d2:	8e b5       	in	r24, 0x2e	; 46
	
}
     4d4:	08 95       	ret

000004d6 <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     4d6:	81 30       	cpi	r24, 0x01	; 1
     4d8:	91 05       	cpc	r25, r1
     4da:	11 f4       	brne	.+4      	; 0x4e0 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     4dc:	2f 9a       	sbi	0x05, 7	; 5
     4de:	08 95       	ret
	}
	else if (val == 0){
     4e0:	89 2b       	or	r24, r25
     4e2:	09 f4       	brne	.+2      	; 0x4e6 <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     4e4:	2f 98       	cbi	0x05, 7	; 5
     4e6:	08 95       	ret

000004e8 <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     4e8:	e0 ec       	ldi	r30, 0xC0	; 192
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	90 81       	ld	r25, Z
     4ee:	95 ff       	sbrs	r25, 5
     4f0:	fd cf       	rjmp	.-6      	; 0x4ec <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     4f2:	80 93 c6 00 	sts	0x00C6, r24
     4f6:	08 95       	ret

000004f8 <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     4f8:	e0 ec       	ldi	r30, 0xC0	; 192
     4fa:	f0 e0       	ldi	r31, 0x00	; 0
     4fc:	80 81       	ld	r24, Z
     4fe:	88 23       	and	r24, r24
     500:	ec f7       	brge	.-6      	; 0x4fc <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     502:	80 91 c6 00 	lds	r24, 0x00C6
     506:	08 95       	ret

00000508 <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     508:	e5 ec       	ldi	r30, 0xC5	; 197
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	20 81       	ld	r18, Z
     50e:	92 2b       	or	r25, r18
     510:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     512:	e4 ec       	ldi	r30, 0xC4	; 196
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	90 81       	ld	r25, Z
     518:	89 2b       	or	r24, r25
     51a:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     51c:	e1 ec       	ldi	r30, 0xC1	; 193
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	80 81       	ld	r24, Z
     522:	88 61       	ori	r24, 0x18	; 24
     524:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     526:	e2 ec       	ldi	r30, 0xC2	; 194
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	80 81       	ld	r24, Z
     52c:	8e 60       	ori	r24, 0x0E	; 14
     52e:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     530:	6c e7       	ldi	r22, 0x7C	; 124
     532:	72 e0       	ldi	r23, 0x02	; 2
     534:	84 e7       	ldi	r24, 0x74	; 116
     536:	92 e0       	ldi	r25, 0x02	; 2
     538:	66 c5       	rjmp	.+2764   	; 0x1006 <fdevopen>
     53a:	08 95       	ret

0000053c <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     53c:	cf 93       	push	r28
     53e:	df 93       	push	r29
     540:	cd b7       	in	r28, 0x3d	; 61
     542:	de b7       	in	r29, 0x3e	; 62
     544:	66 97       	sbiw	r28, 0x16	; 22
     546:	0f b6       	in	r0, 0x3f	; 63
     548:	f8 94       	cli
     54a:	de bf       	out	0x3e, r29	; 62
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	cd bf       	out	0x3d, r28	; 61
	cli();
     550:	f8 94       	cli
	
	UART_Init( MYUBRR );
     552:	87 e6       	ldi	r24, 0x67	; 103
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	d8 df       	rcall	.-80     	; 0x508 <UART_Init>
	printf("Initializations\n");
     558:	8c e6       	ldi	r24, 0x6C	; 108
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	af d5       	rcall	.+2910   	; 0x10bc <puts>
	CAN_init();
     55e:	34 de       	rcall	.-920    	; 0x1c8 <CAN_init>
	COUNTER_init();
     560:	58 d1       	rcall	.+688    	; 0x812 <COUNTER_init>
	ADC_init_2560();
     562:	2c d1       	rcall	.+600    	; 0x7bc <ADC_init_2560>
	MOTOR_init();
     564:	8e d1       	rcall	.+796    	; 0x882 <MOTOR_init>
	SOLENOID_init();
     566:	7e d2       	rcall	.+1276   	; 0xa64 <SOLENOID_init>
	CONTROLLER_init_timer();
     568:	93 d0       	rcall	.+294    	; 0x690 <CONTROLLER_init_timer>
	printf("\n\n\nInit done\n");
     56a:	8c e7       	ldi	r24, 0x7C	; 124
     56c:	92 e0       	ldi	r25, 0x02	; 2
     56e:	a6 d5       	rcall	.+2892   	; 0x10bc <puts>
	sei();
     570:	78 94       	sei
	
	MOTOR_find_limits();
     572:	fd d1       	rcall	.+1018   	; 0x96e <MOTOR_find_limits>
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
     574:	8f e7       	ldi	r24, 0x7F	; 127
     576:	9d d0       	rcall	.+314    	; 0x6b2 <CONTROLLER_set_reference>
	int msg_type;
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
     578:	c1 2c       	mov	r12, r1
     57a:	d1 2c       	mov	r13, r1
	can_msg receive;
	can_msg send;
	int msg_type;
	int y;
	int u;
	int reference = 127;
     57c:	0f 2e       	mov	r0, r31
     57e:	ff e7       	ldi	r31, 0x7F	; 127
     580:	af 2e       	mov	r10, r31
     582:	b1 2c       	mov	r11, r1
     584:	f0 2d       	mov	r31, r0
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
				SERVO_set_position(receive.data[1]);
				break;
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider pos (x): (%d) \n", receive.data[1]);
     586:	0f 2e       	mov	r0, r31
     588:	fe ea       	ldi	r31, 0xAE	; 174
     58a:	6f 2e       	mov	r6, r31
     58c:	f2 e0       	ldi	r31, 0x02	; 2
     58e:	7f 2e       	mov	r7, r31
     590:	f0 2d       	mov	r31, r0
		CAN_handle_interrupt(&receive);
		
		msg_type = receive.data[0];
		switch(msg_type){
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
     592:	0f 2e       	mov	r0, r31
     594:	f9 e8       	ldi	r31, 0x89	; 137
     596:	4f 2e       	mov	r4, r31
     598:	f2 e0       	ldi	r31, 0x02	; 2
     59a:	5f 2e       	mov	r5, r31
     59c:	f0 2d       	mov	r31, r0
			default:
				break;
		}
		
		val = IR_read();
		printf("IR val: %d\n", val);
     59e:	0f 2e       	mov	r0, r31
     5a0:	fe ed       	ldi	r31, 0xDE	; 222
     5a2:	ef 2e       	mov	r14, r31
     5a4:	f2 e0       	ldi	r31, 0x02	; 2
     5a6:	ff 2e       	mov	r15, r31
     5a8:	f0 2d       	mov	r31, r0
		if (val - prev_value != 0){
			if (val == 0){
				send.id = ATmega2560_ID;
     5aa:	68 94       	set
     5ac:	88 24       	eor	r8, r8
     5ae:	81 f8       	bld	r8, 1
     5b0:	91 2c       	mov	r9, r1
     5b2:	22 24       	eor	r2, r2
     5b4:	2a 94       	dec	r2
     5b6:	31 2c       	mov	r3, r1
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
	
	while(1){
		CAN_handle_interrupt(&receive);
     5b8:	ce 01       	movw	r24, r28
     5ba:	01 96       	adiw	r24, 0x01	; 1
     5bc:	c2 de       	rcall	.-636    	; 0x342 <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     5be:	8c 81       	ldd	r24, Y+4	; 0x04
     5c0:	83 30       	cpi	r24, 0x03	; 3
     5c2:	b1 f0       	breq	.+44     	; 0x5f0 <main+0xb4>
     5c4:	18 f4       	brcc	.+6      	; 0x5cc <main+0x90>
     5c6:	88 23       	and	r24, r24
     5c8:	31 f0       	breq	.+12     	; 0x5d6 <main+0x9a>
     5ca:	2a c0       	rjmp	.+84     	; 0x620 <main+0xe4>
     5cc:	84 30       	cpi	r24, 0x04	; 4
     5ce:	f1 f0       	breq	.+60     	; 0x60c <main+0xd0>
     5d0:	86 30       	cpi	r24, 0x06	; 6
     5d2:	f9 f0       	breq	.+62     	; 0x612 <main+0xd6>
     5d4:	25 c0       	rjmp	.+74     	; 0x620 <main+0xe4>
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
     5d6:	8d 81       	ldd	r24, Y+5	; 0x05
     5d8:	1f 92       	push	r1
     5da:	8f 93       	push	r24
     5dc:	5f 92       	push	r5
     5de:	4f 92       	push	r4
     5e0:	5c d5       	rcall	.+2744   	; 0x109a <printf>
				SERVO_set_position(receive.data[1]);
     5e2:	8d 81       	ldd	r24, Y+5	; 0x05
     5e4:	7e d2       	rcall	.+1276   	; 0xae2 <SERVO_set_position>
				break;
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	18 c0       	rjmp	.+48     	; 0x620 <main+0xe4>
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider pos (x): (%d) \n", receive.data[1]);
     5f0:	8d 81       	ldd	r24, Y+5	; 0x05
     5f2:	1f 92       	push	r1
     5f4:	8f 93       	push	r24
     5f6:	7f 92       	push	r7
     5f8:	6f 92       	push	r6
     5fa:	4f d5       	rcall	.+2718   	; 0x109a <printf>
				reference = CONTROLLER_set_reference(receive.data[1]);
     5fc:	8d 81       	ldd	r24, Y+5	; 0x05
     5fe:	59 d0       	rcall	.+178    	; 0x6b2 <CONTROLLER_set_reference>
     600:	5c 01       	movw	r10, r24
				break;
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
     608:	0f 90       	pop	r0
     60a:	0a c0       	rjmp	.+20     	; 0x620 <main+0xe4>
			case CAN_TOUCH_BUTTON:
				SOLENOID_pulse(1);
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	13 d2       	rcall	.+1062   	; 0xa36 <SOLENOID_pulse>
				
				break;
     610:	07 c0       	rjmp	.+14     	; 0x620 <main+0xe4>
			case CAN_SPEED:
				printf("Starting game\n");
     612:	80 ed       	ldi	r24, 0xD0	; 208
     614:	92 e0       	ldi	r25, 0x02	; 2
     616:	52 d5       	rcall	.+2724   	; 0x10bc <puts>
				MOTOR_set_max_velocity(receive.data[1]);
     618:	8d 81       	ldd	r24, Y+5	; 0x05
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	54 d1       	rcall	.+680    	; 0x8c6 <MOTOR_set_max_velocity>
				MOTOR_find_limits();
     61e:	a7 d1       	rcall	.+846    	; 0x96e <MOTOR_find_limits>
				break;
			default:
				break;
		}
		
		val = IR_read();
     620:	13 d1       	rcall	.+550    	; 0x848 <IR_read>
     622:	08 2f       	mov	r16, r24
     624:	10 e0       	ldi	r17, 0x00	; 0
		printf("IR val: %d\n", val);
     626:	1f 92       	push	r1
     628:	8f 93       	push	r24
     62a:	ff 92       	push	r15
     62c:	ef 92       	push	r14
     62e:	35 d5       	rcall	.+2666   	; 0x109a <printf>
		if (val - prev_value != 0){
     630:	0f 90       	pop	r0
     632:	0f 90       	pop	r0
     634:	0f 90       	pop	r0
     636:	0f 90       	pop	r0
     638:	0c 15       	cp	r16, r12
     63a:	1d 05       	cpc	r17, r13
     63c:	91 f0       	breq	.+36     	; 0x662 <main+0x126>
			if (val == 0){
     63e:	01 15       	cp	r16, r1
     640:	11 05       	cpc	r17, r1
     642:	71 f4       	brne	.+28     	; 0x660 <main+0x124>
				send.id = ATmega2560_ID;
     644:	9d 86       	std	Y+13, r9	; 0x0d
     646:	8c 86       	std	Y+12, r8	; 0x0c
				send.data[0] = CAN_LIVES;
     648:	85 e0       	ldi	r24, 0x05	; 5
     64a:	8f 87       	std	Y+15, r24	; 0x0f
				send.length = 1;
     64c:	81 e0       	ldi	r24, 0x01	; 1
     64e:	8e 87       	std	Y+14, r24	; 0x0e
				CAN_msg_send(&send);
     650:	ce 01       	movw	r24, r28
     652:	0c 96       	adiw	r24, 0x0c	; 12
     654:	e3 dd       	rcall	.-1082   	; 0x21c <CAN_msg_send>
				printf("MESSAGE SENT TO NODE 1\n");
     656:	8a ee       	ldi	r24, 0xEA	; 234
     658:	92 e0       	ldi	r25, 0x02	; 2
     65a:	30 d5       	rcall	.+2656   	; 0x10bc <puts>
			}
			prev_value = val;
     65c:	68 01       	movw	r12, r16
     65e:	01 c0       	rjmp	.+2      	; 0x662 <main+0x126>
     660:	68 01       	movw	r12, r16
		}
		
		y = MOTOR_read_scaled_encoder();
     662:	c2 d1       	rcall	.+900    	; 0x9e8 <MOTOR_read_scaled_encoder>
     664:	99 23       	and	r25, r25
     666:	14 f4       	brge	.+4      	; 0x66c <main+0x130>
     668:	80 e0       	ldi	r24, 0x00	; 0
     66a:	90 e0       	ldi	r25, 0x00	; 0
     66c:	8f 3f       	cpi	r24, 0xFF	; 255
     66e:	91 05       	cpc	r25, r1
     670:	19 f0       	breq	.+6      	; 0x678 <main+0x13c>
     672:	14 f0       	brlt	.+4      	; 0x678 <main+0x13c>
     674:	82 2d       	mov	r24, r2
     676:	93 2d       	mov	r25, r3
		if (y < 0){ y = 0; }
		if (y > 255){ y = 255; }
		u = CONTROLLER_run(y, reference);
     678:	b5 01       	movw	r22, r10
     67a:	27 d0       	rcall	.+78     	; 0x6ca <CONTROLLER_run>
     67c:	18 2f       	mov	r17, r24
		MOTOR_set_dir(u < 0);
     67e:	99 1f       	adc	r25, r25
     680:	99 27       	eor	r25, r25
     682:	99 1f       	adc	r25, r25
     684:	89 2f       	mov	r24, r25
     686:	90 e0       	ldi	r25, 0x00	; 0
     688:	0d d1       	rcall	.+538    	; 0x8a4 <MOTOR_set_dir>
		MOTOR_set_velocity((uint8_t)u);		
     68a:	81 2f       	mov	r24, r17
     68c:	30 d1       	rcall	.+608    	; 0x8ee <MOTOR_set_velocity>
	}
     68e:	94 cf       	rjmp	.-216    	; 0x5b8 <main+0x7c>

00000690 <CONTROLLER_init_timer>:
	// OC3A disconnected. Normal port operation	
	// Normal mode (mode 0) (everything is zero initially)

	
	// Set prescaler to 1/64
	TCCR3B |= (1 << CS31) | (1 << CS30);
     690:	e1 e9       	ldi	r30, 0x91	; 145
     692:	f0 e0       	ldi	r31, 0x00	; 0
     694:	80 81       	ld	r24, Z
     696:	83 60       	ori	r24, 0x03	; 3
     698:	80 83       	st	Z, r24
	
	//Set the desired output compare match that will generate a timer interrupt
	// Choose dt = 0.1 -> OCR3A = 12500
	OCR3A = 0x30D4;
     69a:	84 ed       	ldi	r24, 0xD4	; 212
     69c:	90 e3       	ldi	r25, 0x30	; 48
     69e:	90 93 99 00 	sts	0x0099, r25
     6a2:	80 93 98 00 	sts	0x0098, r24
	
	//Enable output compare interrupt 3A
	TIMSK3 |= (1 << OCIE3A);
     6a6:	e1 e7       	ldi	r30, 0x71	; 113
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	80 81       	ld	r24, Z
     6ac:	82 60       	ori	r24, 0x02	; 2
     6ae:	80 83       	st	Z, r24
     6b0:	08 95       	ret

000006b2 <CONTROLLER_set_reference>:

int CONTROLLER_set_reference(uint8_t reference)
{
	int reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 0xFF); // 255 is rightmost position, 0 is leftmost position
     6b2:	28 2f       	mov	r18, r24
     6b4:	30 e0       	ldi	r19, 0x00	; 0
     6b6:	2f 5f       	subi	r18, 0xFF	; 255
     6b8:	31 09       	sbc	r19, r1
     6ba:	c9 01       	movw	r24, r18
     6bc:	99 23       	and	r25, r25
     6be:	24 f4       	brge	.+8      	; 0x6c8 <CONTROLLER_set_reference+0x16>
     6c0:	88 27       	eor	r24, r24
     6c2:	99 27       	eor	r25, r25
     6c4:	82 1b       	sub	r24, r18
     6c6:	93 0b       	sbc	r25, r19
	//printf("\n\nReference: (%d) \n", (int)reff);
	return reff;
	
}
     6c8:	08 95       	ret

000006ca <CONTROLLER_run>:
	static int u;
	static int prev_err;
	int derivative;
	int dt = 1; //0.1*10
	
	switch(run_controller_flag){
     6ca:	20 91 3b 03 	lds	r18, 0x033B
     6ce:	30 91 3c 03 	lds	r19, 0x033C
     6d2:	21 30       	cpi	r18, 0x01	; 1
     6d4:	31 05       	cpc	r19, r1
     6d6:	09 f0       	breq	.+2      	; 0x6da <CONTROLLER_run+0x10>
     6d8:	50 c0       	rjmp	.+160    	; 0x77a <CONTROLLER_run+0xb0>
		case 0:
			break;
		case 1:
			error = reference - y;
     6da:	68 1b       	sub	r22, r24
     6dc:	79 0b       	sbc	r23, r25
			if (abs(error) > 10){
     6de:	cb 01       	movw	r24, r22
     6e0:	22 f4       	brpl	.+8      	; 0x6ea <CONTROLLER_run+0x20>
     6e2:	88 27       	eor	r24, r24
     6e4:	99 27       	eor	r25, r25
     6e6:	86 1b       	sub	r24, r22
     6e8:	97 0b       	sbc	r25, r23
     6ea:	0b 97       	sbiw	r24, 0x0b	; 11
     6ec:	54 f0       	brlt	.+20     	; 0x702 <CONTROLLER_run+0x38>
				integral = integral + error*dt;
     6ee:	80 91 39 03 	lds	r24, 0x0339
     6f2:	90 91 3a 03 	lds	r25, 0x033A
     6f6:	86 0f       	add	r24, r22
     6f8:	97 1f       	adc	r25, r23
     6fa:	90 93 3a 03 	sts	0x033A, r25
     6fe:	80 93 39 03 	sts	0x0339, r24
			}
			derivative = (error - prev_err)/dt;
			u = Kp*error + Ki*integral + Kd*derivative;
     702:	80 91 0a 02 	lds	r24, 0x020A
     706:	90 91 0b 02 	lds	r25, 0x020B
     70a:	68 9f       	mul	r22, r24
     70c:	90 01       	movw	r18, r0
     70e:	69 9f       	mul	r22, r25
     710:	30 0d       	add	r19, r0
     712:	78 9f       	mul	r23, r24
     714:	30 0d       	add	r19, r0
     716:	11 24       	eor	r1, r1
     718:	e0 91 08 02 	lds	r30, 0x0208
     71c:	f0 91 09 02 	lds	r31, 0x0209
     720:	40 91 39 03 	lds	r20, 0x0339
     724:	50 91 3a 03 	lds	r21, 0x033A
     728:	e4 9f       	mul	r30, r20
     72a:	c0 01       	movw	r24, r0
     72c:	e5 9f       	mul	r30, r21
     72e:	90 0d       	add	r25, r0
     730:	f4 9f       	mul	r31, r20
     732:	90 0d       	add	r25, r0
     734:	11 24       	eor	r1, r1
     736:	82 0f       	add	r24, r18
     738:	93 1f       	adc	r25, r19
		case 1:
			error = reference - y;
			if (abs(error) > 10){
				integral = integral + error*dt;
			}
			derivative = (error - prev_err)/dt;
     73a:	20 91 37 03 	lds	r18, 0x0337
     73e:	30 91 38 03 	lds	r19, 0x0338
     742:	fb 01       	movw	r30, r22
     744:	e2 1b       	sub	r30, r18
     746:	f3 0b       	sbc	r31, r19
			u = Kp*error + Ki*integral + Kd*derivative;
     748:	40 91 06 02 	lds	r20, 0x0206
     74c:	50 91 07 02 	lds	r21, 0x0207
     750:	e4 9f       	mul	r30, r20
     752:	90 01       	movw	r18, r0
     754:	e5 9f       	mul	r30, r21
     756:	30 0d       	add	r19, r0
     758:	f4 9f       	mul	r31, r20
     75a:	30 0d       	add	r19, r0
     75c:	11 24       	eor	r1, r1
     75e:	82 0f       	add	r24, r18
     760:	93 1f       	adc	r25, r19
     762:	90 93 36 03 	sts	0x0336, r25
     766:	80 93 35 03 	sts	0x0335, r24
			//printf("\nInput u: %d\n", (int)u/100);
			//printf("Output y: %d\n", (int)y);
			//printf("Reference: %d\n", (int)reference);
			//printf("Error: %d\n", (int)error);
			//printf("Integral: %d\n", (int)integral/10);
			prev_err = error;
     76a:	70 93 38 03 	sts	0x0338, r23
     76e:	60 93 37 03 	sts	0x0337, r22
			run_controller_flag = 0;
     772:	10 92 3c 03 	sts	0x033C, r1
     776:	10 92 3b 03 	sts	0x033B, r1
			break;
			
	}
	return (int)u/100;
     77a:	80 91 35 03 	lds	r24, 0x0335
     77e:	90 91 36 03 	lds	r25, 0x0336
     782:	64 e6       	ldi	r22, 0x64	; 100
     784:	70 e0       	ldi	r23, 0x00	; 0
     786:	12 d4       	rcall	.+2084   	; 0xfac <__divmodhi4>
     788:	cb 01       	movw	r24, r22
	
}
     78a:	08 95       	ret

0000078c <__vector_32>:

ISR(TIMER3_COMPA_vect){
     78c:	1f 92       	push	r1
     78e:	0f 92       	push	r0
     790:	0f b6       	in	r0, 0x3f	; 63
     792:	0f 92       	push	r0
     794:	11 24       	eor	r1, r1
     796:	8f 93       	push	r24
     798:	9f 93       	push	r25
	TCNT3 = 0;
     79a:	10 92 95 00 	sts	0x0095, r1
     79e:	10 92 94 00 	sts	0x0094, r1
	run_controller_flag = 1;
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	90 93 3c 03 	sts	0x033C, r25
     7aa:	80 93 3b 03 	sts	0x033B, r24
     7ae:	9f 91       	pop	r25
     7b0:	8f 91       	pop	r24
     7b2:	0f 90       	pop	r0
     7b4:	0f be       	out	0x3f, r0	; 63
     7b6:	0f 90       	pop	r0
     7b8:	1f 90       	pop	r1
     7ba:	18 95       	reti

000007bc <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     7bc:	ea e7       	ldi	r30, 0x7A	; 122
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	87 68       	ori	r24, 0x87	; 135
     7c4:	80 83       	st	Z, r24
     7c6:	08 95       	ret

000007c8 <ADC_read_2560>:
}

uint8_t ADC_read_2560()
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     7c8:	ec e7       	ldi	r30, 0x7C	; 124
     7ca:	f0 e0       	ldi	r31, 0x00	; 0
     7cc:	80 81       	ld	r24, Z
     7ce:	80 66       	ori	r24, 0x60	; 96
     7d0:	80 83       	st	Z, r24
	// Select analog input: MUX5:0 = 00000. Initially zero, so not necessary to set
	// Start conversion
	ADCSRA |= (1 << ADSC);
     7d2:	ea e7       	ldi	r30, 0x7A	; 122
     7d4:	f0 e0       	ldi	r31, 0x00	; 0
     7d6:	80 81       	ld	r24, Z
     7d8:	80 64       	ori	r24, 0x40	; 64
     7da:	80 83       	st	Z, r24
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     7dc:	80 81       	ld	r24, Z
     7de:	86 fd       	sbrc	r24, 6
     7e0:	fd cf       	rjmp	.-6      	; 0x7dc <ADC_read_2560+0x14>
	// Read converted data
	return ADCH;
     7e2:	80 91 79 00 	lds	r24, 0x0079
     7e6:	08 95       	ret

000007e8 <COUNTER_set_pulse_width>:
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
}

void COUNTER_set_pulse_width(uint16_t pulse_width)
{
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	ec 01       	movw	r28, r24
	
	printf("Pulse width: %d\n", pulse_width);
     7ee:	df 93       	push	r29
     7f0:	cf 93       	push	r28
     7f2:	81 e0       	ldi	r24, 0x01	; 1
     7f4:	93 e0       	ldi	r25, 0x03	; 3
     7f6:	9f 93       	push	r25
     7f8:	8f 93       	push	r24
     7fa:	4f d4       	rcall	.+2206   	; 0x109a <printf>
	OCR1A = pulse_width;
     7fc:	d0 93 89 00 	sts	0x0089, r29
     800:	c0 93 88 00 	sts	0x0088, r28
     804:	0f 90       	pop	r0
     806:	0f 90       	pop	r0
     808:	0f 90       	pop	r0
     80a:	0f 90       	pop	r0
     80c:	df 91       	pop	r29
     80e:	cf 91       	pop	r28
     810:	08 95       	ret

00000812 <COUNTER_init>:


void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     812:	a0 e8       	ldi	r26, 0x80	; 128
     814:	b0 e0       	ldi	r27, 0x00	; 0
     816:	8c 91       	ld	r24, X
     818:	80 68       	ori	r24, 0x80	; 128
     81a:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     81c:	e1 e8       	ldi	r30, 0x81	; 129
     81e:	f0 e0       	ldi	r31, 0x00	; 0
     820:	80 81       	ld	r24, Z
     822:	88 61       	ori	r24, 0x18	; 24
     824:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     826:	8c 91       	ld	r24, X
     828:	82 60       	ori	r24, 0x02	; 2
     82a:	8c 93       	st	X, r24
	
	// Set prescaler to 1/64
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     82c:	80 81       	ld	r24, Z
     82e:	83 60       	ori	r24, 0x03	; 3
     830:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// TOP = 5000
	ICR1 = F_CPU/(64*50);
     832:	88 e8       	ldi	r24, 0x88	; 136
     834:	93 e1       	ldi	r25, 0x13	; 19
     836:	90 93 87 00 	sts	0x0087, r25
     83a:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     83e:	25 9a       	sbi	0x04, 5	; 4
	
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
     840:	87 e7       	ldi	r24, 0x77	; 119
     842:	91 e0       	ldi	r25, 0x01	; 1
     844:	d1 cf       	rjmp	.-94     	; 0x7e8 <COUNTER_set_pulse_width>
     846:	08 95       	ret

00000848 <IR_read>:
#include "adc_2560.h"

uint8_t IR_read()
{
	static uint8_t values[4];
	values[0] = ADC_read_2560();
     848:	bf df       	rcall	.-130    	; 0x7c8 <ADC_read_2560>
     84a:	80 93 3d 03 	sts	0x033D, r24
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     84e:	e0 e4       	ldi	r30, 0x40	; 64
     850:	f3 e0       	ldi	r31, 0x03	; 3
     852:	90 81       	ld	r25, Z
		if (i != 0){
			values[i] = values[i - 1];
     854:	af e3       	ldi	r26, 0x3F	; 63
     856:	b3 e0       	ldi	r27, 0x03	; 3
     858:	2c 91       	ld	r18, X
     85a:	20 83       	st	Z, r18
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     85c:	30 e0       	ldi	r19, 0x00	; 0
     85e:	29 0f       	add	r18, r25
     860:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     862:	ee e3       	ldi	r30, 0x3E	; 62
     864:	f3 e0       	ldi	r31, 0x03	; 3
     866:	90 81       	ld	r25, Z
     868:	9c 93       	st	X, r25
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     86a:	29 0f       	add	r18, r25
     86c:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     86e:	80 83       	st	Z, r24
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     870:	a9 01       	movw	r20, r18
     872:	48 0f       	add	r20, r24
     874:	51 1d       	adc	r21, r1
     876:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     878:	95 95       	asr	r25
     87a:	87 95       	ror	r24
     87c:	95 95       	asr	r25
     87e:	87 95       	ror	r24
	return avg;
}
     880:	08 95       	ret

00000882 <MOTOR_init>:
const uint8_t init_velocity = 0x60;


void MOTOR_init()
{
	TWI_Master_Initialise();
     882:	41 d1       	rcall	.+642    	; 0xb06 <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     884:	e1 e0       	ldi	r30, 0x01	; 1
     886:	f1 e0       	ldi	r31, 0x01	; 1
     888:	80 81       	ld	r24, Z
     88a:	82 61       	ori	r24, 0x12	; 18
     88c:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     88e:	a2 e0       	ldi	r26, 0x02	; 2
     890:	b1 e0       	ldi	r27, 0x01	; 1
     892:	8c 91       	ld	r24, X
     894:	82 61       	ori	r24, 0x12	; 18
     896:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     898:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     89c:	80 81       	ld	r24, Z
     89e:	88 66       	ori	r24, 0x68	; 104
     8a0:	80 83       	st	Z, r24
     8a2:	08 95       	ret

000008a4 <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     8a4:	81 30       	cpi	r24, 0x01	; 1
     8a6:	91 05       	cpc	r25, r1
     8a8:	31 f4       	brne	.+12     	; 0x8b6 <MOTOR_set_dir+0x12>
		// retning hyre
		PORTH |= (1 << PH1);
     8aa:	e2 e0       	ldi	r30, 0x02	; 2
     8ac:	f1 e0       	ldi	r31, 0x01	; 1
     8ae:	80 81       	ld	r24, Z
     8b0:	82 60       	ori	r24, 0x02	; 2
     8b2:	80 83       	st	Z, r24
     8b4:	08 95       	ret
	}
	else if (dir == 0){
     8b6:	89 2b       	or	r24, r25
     8b8:	29 f4       	brne	.+10     	; 0x8c4 <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     8ba:	e2 e0       	ldi	r30, 0x02	; 2
     8bc:	f1 e0       	ldi	r31, 0x01	; 1
     8be:	80 81       	ld	r24, Z
     8c0:	8d 7f       	andi	r24, 0xFD	; 253
     8c2:	80 83       	st	Z, r24
     8c4:	08 95       	ret

000008c6 <MOTOR_set_max_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_max_velocity(int speed){
	switch (speed){
     8c6:	82 30       	cpi	r24, 0x02	; 2
     8c8:	91 05       	cpc	r25, r1
     8ca:	49 f0       	breq	.+18     	; 0x8de <MOTOR_set_max_velocity+0x18>
     8cc:	83 30       	cpi	r24, 0x03	; 3
     8ce:	91 05       	cpc	r25, r1
     8d0:	51 f0       	breq	.+20     	; 0x8e6 <MOTOR_set_max_velocity+0x20>
     8d2:	01 97       	sbiw	r24, 0x01	; 1
     8d4:	59 f4       	brne	.+22     	; 0x8ec <MOTOR_set_max_velocity+0x26>
		case 1:
			max_velocity = 0x40;
     8d6:	80 e4       	ldi	r24, 0x40	; 64
     8d8:	80 93 0c 02 	sts	0x020C, r24
			break;
     8dc:	08 95       	ret
		case 2:
			max_velocity = 0x60;
     8de:	80 e6       	ldi	r24, 0x60	; 96
     8e0:	80 93 0c 02 	sts	0x020C, r24
			break;
     8e4:	08 95       	ret
		case 3:
			max_velocity = 0x80;
     8e6:	80 e8       	ldi	r24, 0x80	; 128
     8e8:	80 93 0c 02 	sts	0x020C, r24
     8ec:	08 95       	ret

000008ee <MOTOR_set_velocity>:
		
	}
}

void MOTOR_set_velocity(uint8_t vel)
{
     8ee:	cf 93       	push	r28
     8f0:	df 93       	push	r29
     8f2:	1f 92       	push	r1
     8f4:	cd b7       	in	r28, 0x3d	; 61
     8f6:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     8f8:	90 91 0c 02 	lds	r25, 0x020C
     8fc:	89 17       	cp	r24, r25
     8fe:	10 f4       	brcc	.+4      	; 0x904 <MOTOR_set_velocity+0x16>
     900:	89 83       	std	Y+1, r24	; 0x01
     902:	03 c0       	rjmp	.+6      	; 0x90a <MOTOR_set_velocity+0x1c>
	else{ velocity[0] = max_velocity; }
     904:	80 91 0c 02 	lds	r24, 0x020C
     908:	89 83       	std	Y+1, r24	; 0x01
	TWI_send_address_and_data(velocity, 1);
     90a:	61 e0       	ldi	r22, 0x01	; 1
     90c:	70 e0       	ldi	r23, 0x00	; 0
     90e:	ce 01       	movw	r24, r28
     910:	01 96       	adiw	r24, 0x01	; 1
     912:	c8 d0       	rcall	.+400    	; 0xaa4 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     914:	02 d1       	rcall	.+516    	; 0xb1a <TWI_Transceiver_Busy>
     916:	81 11       	cpse	r24, r1
     918:	09 c0       	rjmp	.+18     	; 0x92c <MOTOR_set_velocity+0x3e>
     91a:	80 91 42 03 	lds	r24, 0x0342
     91e:	80 fd       	sbrc	r24, 0
     920:	05 c0       	rjmp	.+10     	; 0x92c <MOTOR_set_velocity+0x3e>
		printf("TWI error\n");
     922:	82 e1       	ldi	r24, 0x12	; 18
     924:	93 e0       	ldi	r25, 0x03	; 3
     926:	ca d3       	rcall	.+1940   	; 0x10bc <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     928:	fc d0       	rcall	.+504    	; 0xb22 <TWI_Get_State_Info>
     92a:	ab d0       	rcall	.+342    	; 0xa82 <TWI_act_on_failure_in_last_transmission>
	}
}
     92c:	0f 90       	pop	r0
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	08 95       	ret

00000934 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     934:	e2 e0       	ldi	r30, 0x02	; 2
     936:	f1 e0       	ldi	r31, 0x01	; 1
     938:	80 81       	ld	r24, Z
     93a:	8f 7d       	andi	r24, 0xDF	; 223
     93c:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     93e:	80 81       	ld	r24, Z
     940:	87 7f       	andi	r24, 0xF7	; 247
     942:	80 83       	st	Z, r24
     944:	8a e6       	ldi	r24, 0x6A	; 106
     946:	8a 95       	dec	r24
     948:	f1 f7       	brne	.-4      	; 0x946 <MOTOR_read_encoder+0x12>
     94a:	00 c0       	rjmp	.+0      	; 0x94c <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     94c:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     950:	80 81       	ld	r24, Z
     952:	88 60       	ori	r24, 0x08	; 8
     954:	80 83       	st	Z, r24
     956:	8a e6       	ldi	r24, 0x6A	; 106
     958:	8a 95       	dec	r24
     95a:	f1 f7       	brne	.-4      	; 0x958 <MOTOR_read_encoder+0x24>
     95c:	00 c0       	rjmp	.+0      	; 0x95e <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     95e:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     962:	90 81       	ld	r25, Z
     964:	90 62       	ori	r25, 0x20	; 32
     966:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     968:	90 e0       	ldi	r25, 0x00	; 0
	//printf("\tEncoder value: %x\n", total_encoder_value);
	
	return total_encoder_value;
	
}
     96a:	92 2b       	or	r25, r18
     96c:	08 95       	ret

0000096e <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	98 df       	rcall	.-208    	; 0x8a4 <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     974:	80 e6       	ldi	r24, 0x60	; 96
     976:	bb df       	rcall	.-138    	; 0x8ee <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     978:	2f ef       	ldi	r18, 0xFF	; 255
     97a:	87 ea       	ldi	r24, 0xA7	; 167
     97c:	91 e6       	ldi	r25, 0x61	; 97
     97e:	21 50       	subi	r18, 0x01	; 1
     980:	80 40       	sbci	r24, 0x00	; 0
     982:	90 40       	sbci	r25, 0x00	; 0
     984:	e1 f7       	brne	.-8      	; 0x97e <MOTOR_find_limits+0x10>
     986:	00 c0       	rjmp	.+0      	; 0x988 <MOTOR_find_limits+0x1a>
     988:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	b0 df       	rcall	.-160    	; 0x8ee <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     98e:	e2 e0       	ldi	r30, 0x02	; 2
     990:	f1 e0       	ldi	r31, 0x01	; 1
     992:	80 81       	ld	r24, Z
     994:	8f 7b       	andi	r24, 0xBF	; 191
     996:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     998:	2a e6       	ldi	r18, 0x6A	; 106
     99a:	2a 95       	dec	r18
     99c:	f1 f7       	brne	.-4      	; 0x99a <MOTOR_find_limits+0x2c>
     99e:	00 c0       	rjmp	.+0      	; 0x9a0 <MOTOR_find_limits+0x32>
	_delay_us(20);
	PORTH |= (1 << PH6);
     9a0:	80 81       	ld	r24, Z
     9a2:	80 64       	ori	r24, 0x40	; 64
     9a4:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	7c df       	rcall	.-264    	; 0x8a4 <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     9ac:	80 e6       	ldi	r24, 0x60	; 96
     9ae:	9f df       	rcall	.-194    	; 0x8ee <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9b0:	8f ef       	ldi	r24, 0xFF	; 255
     9b2:	97 ea       	ldi	r25, 0xA7	; 167
     9b4:	21 e6       	ldi	r18, 0x61	; 97
     9b6:	81 50       	subi	r24, 0x01	; 1
     9b8:	90 40       	sbci	r25, 0x00	; 0
     9ba:	20 40       	sbci	r18, 0x00	; 0
     9bc:	e1 f7       	brne	.-8      	; 0x9b6 <MOTOR_find_limits+0x48>
     9be:	00 c0       	rjmp	.+0      	; 0x9c0 <MOTOR_find_limits+0x52>
     9c0:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     9c2:	80 e0       	ldi	r24, 0x00	; 0
     9c4:	94 df       	rcall	.-216    	; 0x8ee <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     9c6:	b6 df       	rcall	.-148    	; 0x934 <MOTOR_read_encoder>
     9c8:	80 93 48 03 	sts	0x0348, r24
     9cc:	90 93 49 03 	sts	0x0349, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     9d0:	9f 93       	push	r25
     9d2:	8f 93       	push	r24
     9d4:	8c e1       	ldi	r24, 0x1C	; 28
     9d6:	93 e0       	ldi	r25, 0x03	; 3
     9d8:	9f 93       	push	r25
     9da:	8f 93       	push	r24
     9dc:	5e d3       	rcall	.+1724   	; 0x109a <printf>
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
     9e2:	0f 90       	pop	r0
     9e4:	0f 90       	pop	r0
     9e6:	08 95       	ret

000009e8 <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

int MOTOR_read_scaled_encoder()
{
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 0xFF; //Scaled between 0 and 255
     9f0:	a1 df       	rcall	.-190    	; 0x934 <MOTOR_read_encoder>
     9f2:	bc 01       	movw	r22, r24
     9f4:	88 27       	eor	r24, r24
     9f6:	77 fd       	sbrc	r23, 7
     9f8:	80 95       	com	r24
     9fa:	98 2f       	mov	r25, r24
     9fc:	e8 d1       	rcall	.+976    	; 0xdce <__floatsisf>
     9fe:	6b 01       	movw	r12, r22
     a00:	7c 01       	movw	r14, r24
     a02:	60 91 48 03 	lds	r22, 0x0348
     a06:	70 91 49 03 	lds	r23, 0x0349
     a0a:	88 27       	eor	r24, r24
     a0c:	77 fd       	sbrc	r23, 7
     a0e:	80 95       	com	r24
     a10:	98 2f       	mov	r25, r24
     a12:	dd d1       	rcall	.+954    	; 0xdce <__floatsisf>
     a14:	9b 01       	movw	r18, r22
     a16:	ac 01       	movw	r20, r24
     a18:	c7 01       	movw	r24, r14
     a1a:	b6 01       	movw	r22, r12
     a1c:	3d d1       	rcall	.+634    	; 0xc98 <__divsf3>
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	4f e7       	ldi	r20, 0x7F	; 127
     a24:	53 e4       	ldi	r21, 0x43	; 67
     a26:	5f d2       	rcall	.+1214   	; 0xee6 <__mulsf3>
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	//printf("\tScaled encoder value: %d\n", (int)encoder_value);
	return (int)encoder_value;
     a28:	9f d1       	rcall	.+830    	; 0xd68 <__fixsfsi>
     a2a:	cb 01       	movw	r24, r22
     a2c:	ff 90       	pop	r15
     a2e:	ef 90       	pop	r14
     a30:	df 90       	pop	r13
     a32:	cf 90       	pop	r12
     a34:	08 95       	ret

00000a36 <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     a36:	81 11       	cpse	r24, r1
		// Start timer
		//set pin to 0
		PORTF &= ~(1 << PF1);
     a38:	89 98       	cbi	0x11, 1	; 17
     a3a:	08 95       	ret

00000a3c <SOLENOID_timer_init>:
	}
}

void SOLENOID_timer_init(){
	//CTC mode
	TCCR4B |= (1 << WGM42);
     a3c:	e1 ea       	ldi	r30, 0xA1	; 161
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	80 81       	ld	r24, Z
     a42:	88 60       	ori	r24, 0x08	; 8
     a44:	80 83       	st	Z, r24
	
	// Prescaler = 256
	TCCR4B |= (1 << CS42);
     a46:	80 81       	ld	r24, Z
     a48:	84 60       	ori	r24, 0x04	; 4
     a4a:	80 83       	st	Z, r24
	
	// Set output compare value
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
     a4c:	82 e6       	ldi	r24, 0x62	; 98
     a4e:	91 e5       	ldi	r25, 0x51	; 81
     a50:	90 93 a9 00 	sts	0x00A9, r25
     a54:	80 93 a8 00 	sts	0x00A8, r24
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
     a58:	e2 e7       	ldi	r30, 0x72	; 114
     a5a:	f0 e0       	ldi	r31, 0x00	; 0
     a5c:	80 81       	ld	r24, Z
     a5e:	82 60       	ori	r24, 0x02	; 2
     a60:	80 83       	st	Z, r24
     a62:	08 95       	ret

00000a64 <SOLENOID_init>:

void SOLENOID_init()
{
	// Set the correct pin as output
	// Choose A1: PF1
	DDRF |= (1 << DDF1);
     a64:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     a66:	89 9a       	sbi	0x11, 1	; 17
	
	SOLENOID_timer_init();
     a68:	e9 cf       	rjmp	.-46     	; 0xa3c <SOLENOID_timer_init>
     a6a:	08 95       	ret

00000a6c <__vector_42>:
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
}

ISR(TIMER4_COMPA_vect){
     a6c:	1f 92       	push	r1
     a6e:	0f 92       	push	r0
     a70:	0f b6       	in	r0, 0x3f	; 63
     a72:	0f 92       	push	r0
     a74:	11 24       	eor	r1, r1
	
	PORTF |= (1 << PF1);
     a76:	89 9a       	sbi	0x11, 1	; 17

}
     a78:	0f 90       	pop	r0
     a7a:	0f be       	out	0x3f, r0	; 63
     a7c:	0f 90       	pop	r0
     a7e:	1f 90       	pop	r1
     a80:	18 95       	reti

00000a82 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     a82:	cf 93       	push	r28
     a84:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     a86:	81 e0       	ldi	r24, 0x01	; 1
     a88:	c8 34       	cpi	r28, 0x48	; 72
     a8a:	09 f0       	breq	.+2      	; 0xa8e <TWI_act_on_failure_in_last_transmission+0xc>
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	81 11       	cpse	r24, r1
     a90:	05 c0       	rjmp	.+10     	; 0xa9c <TWI_act_on_failure_in_last_transmission+0x1a>
     a92:	81 e0       	ldi	r24, 0x01	; 1
     a94:	c0 32       	cpi	r28, 0x20	; 32
     a96:	09 f0       	breq	.+2      	; 0xa9a <TWI_act_on_failure_in_last_transmission+0x18>
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     a9c:	6c d0       	rcall	.+216    	; 0xb76 <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     a9e:	8c 2f       	mov	r24, r28
     aa0:	cf 91       	pop	r28
     aa2:	08 95       	ret

00000aa4 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     aa4:	cf 93       	push	r28
     aa6:	df 93       	push	r29
     aa8:	00 d0       	rcall	.+0      	; 0xaaa <TWI_send_address_and_data+0x6>
     aaa:	1f 92       	push	r1
     aac:	cd b7       	in	r28, 0x3d	; 61
     aae:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     ab0:	20 e5       	ldi	r18, 0x50	; 80
     ab2:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     ab4:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     ab6:	16 16       	cp	r1, r22
     ab8:	17 06       	cpc	r1, r23
     aba:	44 f4       	brge	.+16     	; 0xacc <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     abc:	fc 01       	movw	r30, r24
     abe:	20 81       	ld	r18, Z
     ac0:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     ac2:	62 30       	cpi	r22, 0x02	; 2
     ac4:	71 05       	cpc	r23, r1
     ac6:	14 f0       	brlt	.+4      	; 0xacc <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     ac8:	81 81       	ldd	r24, Z+1	; 0x01
     aca:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     acc:	6e 5f       	subi	r22, 0xFE	; 254
     ace:	ce 01       	movw	r24, r28
     ad0:	01 96       	adiw	r24, 0x01	; 1
     ad2:	2f d0       	rcall	.+94     	; 0xb32 <TWI_Start_Transceiver_With_Data>
     ad4:	0f 90       	pop	r0
     ad6:	0f 90       	pop	r0
     ad8:	0f 90       	pop	r0
     ada:	0f 90       	pop	r0
     adc:	df 91       	pop	r29
     ade:	cf 91       	pop	r28
     ae0:	08 95       	ret

00000ae2 <SERVO_set_position>:
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	86 50       	subi	r24, 0x06	; 6
     ae6:	9f 4f       	sbci	r25, 0xFF	; 255
	if ( pulse_width > MAX){ pulse_width = MAX; }
     ae8:	85 3f       	cpi	r24, 0xF5	; 245
     aea:	21 e0       	ldi	r18, 0x01	; 1
     aec:	92 07       	cpc	r25, r18
     aee:	20 f4       	brcc	.+8      	; 0xaf8 <SERVO_set_position+0x16>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     af0:	8a 3f       	cpi	r24, 0xFA	; 250
     af2:	91 05       	cpc	r25, r1
     af4:	20 f0       	brcs	.+8      	; 0xafe <SERVO_set_position+0x1c>
     af6:	05 c0       	rjmp	.+10     	; 0xb02 <SERVO_set_position+0x20>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
	if ( pulse_width > MAX){ pulse_width = MAX; }
     af8:	84 ef       	ldi	r24, 0xF4	; 244
     afa:	91 e0       	ldi	r25, 0x01	; 1
     afc:	02 c0       	rjmp	.+4      	; 0xb02 <SERVO_set_position+0x20>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     afe:	8a ef       	ldi	r24, 0xFA	; 250
     b00:	90 e0       	ldi	r25, 0x00	; 0
		
	COUNTER_set_pulse_width(pulse_width);
     b02:	72 ce       	rjmp	.-796    	; 0x7e8 <COUNTER_set_pulse_width>
     b04:	08 95       	ret

00000b06 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     b06:	8c e0       	ldi	r24, 0x0C	; 12
     b08:	80 93 b8 00 	sts	0x00B8, r24
     b0c:	8f ef       	ldi	r24, 0xFF	; 255
     b0e:	80 93 bb 00 	sts	0x00BB, r24
     b12:	84 e0       	ldi	r24, 0x04	; 4
     b14:	80 93 bc 00 	sts	0x00BC, r24
     b18:	08 95       	ret

00000b1a <TWI_Transceiver_Busy>:
     b1a:	80 91 bc 00 	lds	r24, 0x00BC
     b1e:	81 70       	andi	r24, 0x01	; 1
     b20:	08 95       	ret

00000b22 <TWI_Get_State_Info>:
     b22:	ec eb       	ldi	r30, 0xBC	; 188
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	80 81       	ld	r24, Z
     b28:	80 fd       	sbrc	r24, 0
     b2a:	fd cf       	rjmp	.-6      	; 0xb26 <TWI_Get_State_Info+0x4>
     b2c:	80 91 0d 02 	lds	r24, 0x020D
     b30:	08 95       	ret

00000b32 <TWI_Start_Transceiver_With_Data>:
     b32:	ec eb       	ldi	r30, 0xBC	; 188
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	20 81       	ld	r18, Z
     b38:	20 fd       	sbrc	r18, 0
     b3a:	fd cf       	rjmp	.-6      	; 0xb36 <TWI_Start_Transceiver_With_Data+0x4>
     b3c:	60 93 43 03 	sts	0x0343, r22
     b40:	fc 01       	movw	r30, r24
     b42:	20 81       	ld	r18, Z
     b44:	20 93 44 03 	sts	0x0344, r18
     b48:	20 fd       	sbrc	r18, 0
     b4a:	0c c0       	rjmp	.+24     	; 0xb64 <TWI_Start_Transceiver_With_Data+0x32>
     b4c:	62 30       	cpi	r22, 0x02	; 2
     b4e:	50 f0       	brcs	.+20     	; 0xb64 <TWI_Start_Transceiver_With_Data+0x32>
     b50:	dc 01       	movw	r26, r24
     b52:	11 96       	adiw	r26, 0x01	; 1
     b54:	e5 e4       	ldi	r30, 0x45	; 69
     b56:	f3 e0       	ldi	r31, 0x03	; 3
     b58:	81 e0       	ldi	r24, 0x01	; 1
     b5a:	9d 91       	ld	r25, X+
     b5c:	91 93       	st	Z+, r25
     b5e:	8f 5f       	subi	r24, 0xFF	; 255
     b60:	86 13       	cpse	r24, r22
     b62:	fb cf       	rjmp	.-10     	; 0xb5a <TWI_Start_Transceiver_With_Data+0x28>
     b64:	10 92 42 03 	sts	0x0342, r1
     b68:	88 ef       	ldi	r24, 0xF8	; 248
     b6a:	80 93 0d 02 	sts	0x020D, r24
     b6e:	85 ea       	ldi	r24, 0xA5	; 165
     b70:	80 93 bc 00 	sts	0x00BC, r24
     b74:	08 95       	ret

00000b76 <TWI_Start_Transceiver>:
     b76:	ec eb       	ldi	r30, 0xBC	; 188
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	80 81       	ld	r24, Z
     b7c:	80 fd       	sbrc	r24, 0
     b7e:	fd cf       	rjmp	.-6      	; 0xb7a <TWI_Start_Transceiver+0x4>
     b80:	10 92 42 03 	sts	0x0342, r1
     b84:	88 ef       	ldi	r24, 0xF8	; 248
     b86:	80 93 0d 02 	sts	0x020D, r24
     b8a:	85 ea       	ldi	r24, 0xA5	; 165
     b8c:	80 93 bc 00 	sts	0x00BC, r24
     b90:	08 95       	ret

00000b92 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b92:	1f 92       	push	r1
     b94:	0f 92       	push	r0
     b96:	0f b6       	in	r0, 0x3f	; 63
     b98:	0f 92       	push	r0
     b9a:	11 24       	eor	r1, r1
     b9c:	0b b6       	in	r0, 0x3b	; 59
     b9e:	0f 92       	push	r0
     ba0:	2f 93       	push	r18
     ba2:	3f 93       	push	r19
     ba4:	8f 93       	push	r24
     ba6:	9f 93       	push	r25
     ba8:	af 93       	push	r26
     baa:	bf 93       	push	r27
     bac:	ef 93       	push	r30
     bae:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     bb0:	80 91 b9 00 	lds	r24, 0x00B9
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	fc 01       	movw	r30, r24
     bb8:	38 97       	sbiw	r30, 0x08	; 8
     bba:	e1 35       	cpi	r30, 0x51	; 81
     bbc:	f1 05       	cpc	r31, r1
     bbe:	08 f0       	brcs	.+2      	; 0xbc2 <__vector_39+0x30>
     bc0:	55 c0       	rjmp	.+170    	; 0xc6c <__vector_39+0xda>
     bc2:	ee 58       	subi	r30, 0x8E	; 142
     bc4:	ff 4f       	sbci	r31, 0xFF	; 255
     bc6:	05 c2       	rjmp	.+1034   	; 0xfd2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     bc8:	10 92 41 03 	sts	0x0341, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     bcc:	e0 91 41 03 	lds	r30, 0x0341
     bd0:	80 91 43 03 	lds	r24, 0x0343
     bd4:	e8 17       	cp	r30, r24
     bd6:	70 f4       	brcc	.+28     	; 0xbf4 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	8e 0f       	add	r24, r30
     bdc:	80 93 41 03 	sts	0x0341, r24
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	ec 5b       	subi	r30, 0xBC	; 188
     be4:	fc 4f       	sbci	r31, 0xFC	; 252
     be6:	80 81       	ld	r24, Z
     be8:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bec:	85 e8       	ldi	r24, 0x85	; 133
     bee:	80 93 bc 00 	sts	0x00BC, r24
     bf2:	43 c0       	rjmp	.+134    	; 0xc7a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bf4:	80 91 42 03 	lds	r24, 0x0342
     bf8:	81 60       	ori	r24, 0x01	; 1
     bfa:	80 93 42 03 	sts	0x0342, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bfe:	84 e9       	ldi	r24, 0x94	; 148
     c00:	80 93 bc 00 	sts	0x00BC, r24
     c04:	3a c0       	rjmp	.+116    	; 0xc7a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c06:	e0 91 41 03 	lds	r30, 0x0341
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	8e 0f       	add	r24, r30
     c0e:	80 93 41 03 	sts	0x0341, r24
     c12:	80 91 bb 00 	lds	r24, 0x00BB
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	ec 5b       	subi	r30, 0xBC	; 188
     c1a:	fc 4f       	sbci	r31, 0xFC	; 252
     c1c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c1e:	20 91 41 03 	lds	r18, 0x0341
     c22:	30 e0       	ldi	r19, 0x00	; 0
     c24:	80 91 43 03 	lds	r24, 0x0343
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	01 97       	sbiw	r24, 0x01	; 1
     c2c:	28 17       	cp	r18, r24
     c2e:	39 07       	cpc	r19, r25
     c30:	24 f4       	brge	.+8      	; 0xc3a <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c32:	85 ec       	ldi	r24, 0xC5	; 197
     c34:	80 93 bc 00 	sts	0x00BC, r24
     c38:	20 c0       	rjmp	.+64     	; 0xc7a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c3a:	85 e8       	ldi	r24, 0x85	; 133
     c3c:	80 93 bc 00 	sts	0x00BC, r24
     c40:	1c c0       	rjmp	.+56     	; 0xc7a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     c42:	80 91 bb 00 	lds	r24, 0x00BB
     c46:	e0 91 41 03 	lds	r30, 0x0341
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	ec 5b       	subi	r30, 0xBC	; 188
     c4e:	fc 4f       	sbci	r31, 0xFC	; 252
     c50:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c52:	80 91 42 03 	lds	r24, 0x0342
     c56:	81 60       	ori	r24, 0x01	; 1
     c58:	80 93 42 03 	sts	0x0342, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c5c:	84 e9       	ldi	r24, 0x94	; 148
     c5e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     c62:	0b c0       	rjmp	.+22     	; 0xc7a <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c64:	85 ea       	ldi	r24, 0xA5	; 165
     c66:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     c6a:	07 c0       	rjmp	.+14     	; 0xc7a <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     c6c:	80 91 b9 00 	lds	r24, 0x00B9
     c70:	80 93 0d 02 	sts	0x020D, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     c74:	84 e0       	ldi	r24, 0x04	; 4
     c76:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     c7a:	ff 91       	pop	r31
     c7c:	ef 91       	pop	r30
     c7e:	bf 91       	pop	r27
     c80:	af 91       	pop	r26
     c82:	9f 91       	pop	r25
     c84:	8f 91       	pop	r24
     c86:	3f 91       	pop	r19
     c88:	2f 91       	pop	r18
     c8a:	0f 90       	pop	r0
     c8c:	0b be       	out	0x3b, r0	; 59
     c8e:	0f 90       	pop	r0
     c90:	0f be       	out	0x3f, r0	; 63
     c92:	0f 90       	pop	r0
     c94:	1f 90       	pop	r1
     c96:	18 95       	reti

00000c98 <__divsf3>:
     c98:	0c d0       	rcall	.+24     	; 0xcb2 <__divsf3x>
     c9a:	eb c0       	rjmp	.+470    	; 0xe72 <__fp_round>
     c9c:	e3 d0       	rcall	.+454    	; 0xe64 <__fp_pscB>
     c9e:	40 f0       	brcs	.+16     	; 0xcb0 <__divsf3+0x18>
     ca0:	da d0       	rcall	.+436    	; 0xe56 <__fp_pscA>
     ca2:	30 f0       	brcs	.+12     	; 0xcb0 <__divsf3+0x18>
     ca4:	21 f4       	brne	.+8      	; 0xcae <__divsf3+0x16>
     ca6:	5f 3f       	cpi	r21, 0xFF	; 255
     ca8:	19 f0       	breq	.+6      	; 0xcb0 <__divsf3+0x18>
     caa:	cc c0       	rjmp	.+408    	; 0xe44 <__fp_inf>
     cac:	51 11       	cpse	r21, r1
     cae:	15 c1       	rjmp	.+554    	; 0xeda <__fp_szero>
     cb0:	cf c0       	rjmp	.+414    	; 0xe50 <__fp_nan>

00000cb2 <__divsf3x>:
     cb2:	f0 d0       	rcall	.+480    	; 0xe94 <__fp_split3>
     cb4:	98 f3       	brcs	.-26     	; 0xc9c <__divsf3+0x4>

00000cb6 <__divsf3_pse>:
     cb6:	99 23       	and	r25, r25
     cb8:	c9 f3       	breq	.-14     	; 0xcac <__divsf3+0x14>
     cba:	55 23       	and	r21, r21
     cbc:	b1 f3       	breq	.-20     	; 0xcaa <__divsf3+0x12>
     cbe:	95 1b       	sub	r25, r21
     cc0:	55 0b       	sbc	r21, r21
     cc2:	bb 27       	eor	r27, r27
     cc4:	aa 27       	eor	r26, r26
     cc6:	62 17       	cp	r22, r18
     cc8:	73 07       	cpc	r23, r19
     cca:	84 07       	cpc	r24, r20
     ccc:	38 f0       	brcs	.+14     	; 0xcdc <__divsf3_pse+0x26>
     cce:	9f 5f       	subi	r25, 0xFF	; 255
     cd0:	5f 4f       	sbci	r21, 0xFF	; 255
     cd2:	22 0f       	add	r18, r18
     cd4:	33 1f       	adc	r19, r19
     cd6:	44 1f       	adc	r20, r20
     cd8:	aa 1f       	adc	r26, r26
     cda:	a9 f3       	breq	.-22     	; 0xcc6 <__divsf3_pse+0x10>
     cdc:	33 d0       	rcall	.+102    	; 0xd44 <__divsf3_pse+0x8e>
     cde:	0e 2e       	mov	r0, r30
     ce0:	3a f0       	brmi	.+14     	; 0xcf0 <__divsf3_pse+0x3a>
     ce2:	e0 e8       	ldi	r30, 0x80	; 128
     ce4:	30 d0       	rcall	.+96     	; 0xd46 <__divsf3_pse+0x90>
     ce6:	91 50       	subi	r25, 0x01	; 1
     ce8:	50 40       	sbci	r21, 0x00	; 0
     cea:	e6 95       	lsr	r30
     cec:	00 1c       	adc	r0, r0
     cee:	ca f7       	brpl	.-14     	; 0xce2 <__divsf3_pse+0x2c>
     cf0:	29 d0       	rcall	.+82     	; 0xd44 <__divsf3_pse+0x8e>
     cf2:	fe 2f       	mov	r31, r30
     cf4:	27 d0       	rcall	.+78     	; 0xd44 <__divsf3_pse+0x8e>
     cf6:	66 0f       	add	r22, r22
     cf8:	77 1f       	adc	r23, r23
     cfa:	88 1f       	adc	r24, r24
     cfc:	bb 1f       	adc	r27, r27
     cfe:	26 17       	cp	r18, r22
     d00:	37 07       	cpc	r19, r23
     d02:	48 07       	cpc	r20, r24
     d04:	ab 07       	cpc	r26, r27
     d06:	b0 e8       	ldi	r27, 0x80	; 128
     d08:	09 f0       	breq	.+2      	; 0xd0c <__divsf3_pse+0x56>
     d0a:	bb 0b       	sbc	r27, r27
     d0c:	80 2d       	mov	r24, r0
     d0e:	bf 01       	movw	r22, r30
     d10:	ff 27       	eor	r31, r31
     d12:	93 58       	subi	r25, 0x83	; 131
     d14:	5f 4f       	sbci	r21, 0xFF	; 255
     d16:	2a f0       	brmi	.+10     	; 0xd22 <__divsf3_pse+0x6c>
     d18:	9e 3f       	cpi	r25, 0xFE	; 254
     d1a:	51 05       	cpc	r21, r1
     d1c:	68 f0       	brcs	.+26     	; 0xd38 <__divsf3_pse+0x82>
     d1e:	92 c0       	rjmp	.+292    	; 0xe44 <__fp_inf>
     d20:	dc c0       	rjmp	.+440    	; 0xeda <__fp_szero>
     d22:	5f 3f       	cpi	r21, 0xFF	; 255
     d24:	ec f3       	brlt	.-6      	; 0xd20 <__divsf3_pse+0x6a>
     d26:	98 3e       	cpi	r25, 0xE8	; 232
     d28:	dc f3       	brlt	.-10     	; 0xd20 <__divsf3_pse+0x6a>
     d2a:	86 95       	lsr	r24
     d2c:	77 95       	ror	r23
     d2e:	67 95       	ror	r22
     d30:	b7 95       	ror	r27
     d32:	f7 95       	ror	r31
     d34:	9f 5f       	subi	r25, 0xFF	; 255
     d36:	c9 f7       	brne	.-14     	; 0xd2a <__divsf3_pse+0x74>
     d38:	88 0f       	add	r24, r24
     d3a:	91 1d       	adc	r25, r1
     d3c:	96 95       	lsr	r25
     d3e:	87 95       	ror	r24
     d40:	97 f9       	bld	r25, 7
     d42:	08 95       	ret
     d44:	e1 e0       	ldi	r30, 0x01	; 1
     d46:	66 0f       	add	r22, r22
     d48:	77 1f       	adc	r23, r23
     d4a:	88 1f       	adc	r24, r24
     d4c:	bb 1f       	adc	r27, r27
     d4e:	62 17       	cp	r22, r18
     d50:	73 07       	cpc	r23, r19
     d52:	84 07       	cpc	r24, r20
     d54:	ba 07       	cpc	r27, r26
     d56:	20 f0       	brcs	.+8      	; 0xd60 <__divsf3_pse+0xaa>
     d58:	62 1b       	sub	r22, r18
     d5a:	73 0b       	sbc	r23, r19
     d5c:	84 0b       	sbc	r24, r20
     d5e:	ba 0b       	sbc	r27, r26
     d60:	ee 1f       	adc	r30, r30
     d62:	88 f7       	brcc	.-30     	; 0xd46 <__divsf3_pse+0x90>
     d64:	e0 95       	com	r30
     d66:	08 95       	ret

00000d68 <__fixsfsi>:
     d68:	04 d0       	rcall	.+8      	; 0xd72 <__fixunssfsi>
     d6a:	68 94       	set
     d6c:	b1 11       	cpse	r27, r1
     d6e:	b5 c0       	rjmp	.+362    	; 0xeda <__fp_szero>
     d70:	08 95       	ret

00000d72 <__fixunssfsi>:
     d72:	98 d0       	rcall	.+304    	; 0xea4 <__fp_splitA>
     d74:	88 f0       	brcs	.+34     	; 0xd98 <__fixunssfsi+0x26>
     d76:	9f 57       	subi	r25, 0x7F	; 127
     d78:	90 f0       	brcs	.+36     	; 0xd9e <__fixunssfsi+0x2c>
     d7a:	b9 2f       	mov	r27, r25
     d7c:	99 27       	eor	r25, r25
     d7e:	b7 51       	subi	r27, 0x17	; 23
     d80:	a0 f0       	brcs	.+40     	; 0xdaa <__fixunssfsi+0x38>
     d82:	d1 f0       	breq	.+52     	; 0xdb8 <__fixunssfsi+0x46>
     d84:	66 0f       	add	r22, r22
     d86:	77 1f       	adc	r23, r23
     d88:	88 1f       	adc	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	1a f0       	brmi	.+6      	; 0xd94 <__fixunssfsi+0x22>
     d8e:	ba 95       	dec	r27
     d90:	c9 f7       	brne	.-14     	; 0xd84 <__fixunssfsi+0x12>
     d92:	12 c0       	rjmp	.+36     	; 0xdb8 <__fixunssfsi+0x46>
     d94:	b1 30       	cpi	r27, 0x01	; 1
     d96:	81 f0       	breq	.+32     	; 0xdb8 <__fixunssfsi+0x46>
     d98:	9f d0       	rcall	.+318    	; 0xed8 <__fp_zero>
     d9a:	b1 e0       	ldi	r27, 0x01	; 1
     d9c:	08 95       	ret
     d9e:	9c c0       	rjmp	.+312    	; 0xed8 <__fp_zero>
     da0:	67 2f       	mov	r22, r23
     da2:	78 2f       	mov	r23, r24
     da4:	88 27       	eor	r24, r24
     da6:	b8 5f       	subi	r27, 0xF8	; 248
     da8:	39 f0       	breq	.+14     	; 0xdb8 <__fixunssfsi+0x46>
     daa:	b9 3f       	cpi	r27, 0xF9	; 249
     dac:	cc f3       	brlt	.-14     	; 0xda0 <__fixunssfsi+0x2e>
     dae:	86 95       	lsr	r24
     db0:	77 95       	ror	r23
     db2:	67 95       	ror	r22
     db4:	b3 95       	inc	r27
     db6:	d9 f7       	brne	.-10     	; 0xdae <__fixunssfsi+0x3c>
     db8:	3e f4       	brtc	.+14     	; 0xdc8 <__fixunssfsi+0x56>
     dba:	90 95       	com	r25
     dbc:	80 95       	com	r24
     dbe:	70 95       	com	r23
     dc0:	61 95       	neg	r22
     dc2:	7f 4f       	sbci	r23, 0xFF	; 255
     dc4:	8f 4f       	sbci	r24, 0xFF	; 255
     dc6:	9f 4f       	sbci	r25, 0xFF	; 255
     dc8:	08 95       	ret

00000dca <__floatunsisf>:
     dca:	e8 94       	clt
     dcc:	09 c0       	rjmp	.+18     	; 0xde0 <__floatsisf+0x12>

00000dce <__floatsisf>:
     dce:	97 fb       	bst	r25, 7
     dd0:	3e f4       	brtc	.+14     	; 0xde0 <__floatsisf+0x12>
     dd2:	90 95       	com	r25
     dd4:	80 95       	com	r24
     dd6:	70 95       	com	r23
     dd8:	61 95       	neg	r22
     dda:	7f 4f       	sbci	r23, 0xFF	; 255
     ddc:	8f 4f       	sbci	r24, 0xFF	; 255
     dde:	9f 4f       	sbci	r25, 0xFF	; 255
     de0:	99 23       	and	r25, r25
     de2:	a9 f0       	breq	.+42     	; 0xe0e <__floatsisf+0x40>
     de4:	f9 2f       	mov	r31, r25
     de6:	96 e9       	ldi	r25, 0x96	; 150
     de8:	bb 27       	eor	r27, r27
     dea:	93 95       	inc	r25
     dec:	f6 95       	lsr	r31
     dee:	87 95       	ror	r24
     df0:	77 95       	ror	r23
     df2:	67 95       	ror	r22
     df4:	b7 95       	ror	r27
     df6:	f1 11       	cpse	r31, r1
     df8:	f8 cf       	rjmp	.-16     	; 0xdea <__floatsisf+0x1c>
     dfa:	fa f4       	brpl	.+62     	; 0xe3a <__floatsisf+0x6c>
     dfc:	bb 0f       	add	r27, r27
     dfe:	11 f4       	brne	.+4      	; 0xe04 <__floatsisf+0x36>
     e00:	60 ff       	sbrs	r22, 0
     e02:	1b c0       	rjmp	.+54     	; 0xe3a <__floatsisf+0x6c>
     e04:	6f 5f       	subi	r22, 0xFF	; 255
     e06:	7f 4f       	sbci	r23, 0xFF	; 255
     e08:	8f 4f       	sbci	r24, 0xFF	; 255
     e0a:	9f 4f       	sbci	r25, 0xFF	; 255
     e0c:	16 c0       	rjmp	.+44     	; 0xe3a <__floatsisf+0x6c>
     e0e:	88 23       	and	r24, r24
     e10:	11 f0       	breq	.+4      	; 0xe16 <__floatsisf+0x48>
     e12:	96 e9       	ldi	r25, 0x96	; 150
     e14:	11 c0       	rjmp	.+34     	; 0xe38 <__floatsisf+0x6a>
     e16:	77 23       	and	r23, r23
     e18:	21 f0       	breq	.+8      	; 0xe22 <__floatsisf+0x54>
     e1a:	9e e8       	ldi	r25, 0x8E	; 142
     e1c:	87 2f       	mov	r24, r23
     e1e:	76 2f       	mov	r23, r22
     e20:	05 c0       	rjmp	.+10     	; 0xe2c <__floatsisf+0x5e>
     e22:	66 23       	and	r22, r22
     e24:	71 f0       	breq	.+28     	; 0xe42 <__floatsisf+0x74>
     e26:	96 e8       	ldi	r25, 0x86	; 134
     e28:	86 2f       	mov	r24, r22
     e2a:	70 e0       	ldi	r23, 0x00	; 0
     e2c:	60 e0       	ldi	r22, 0x00	; 0
     e2e:	2a f0       	brmi	.+10     	; 0xe3a <__floatsisf+0x6c>
     e30:	9a 95       	dec	r25
     e32:	66 0f       	add	r22, r22
     e34:	77 1f       	adc	r23, r23
     e36:	88 1f       	adc	r24, r24
     e38:	da f7       	brpl	.-10     	; 0xe30 <__floatsisf+0x62>
     e3a:	88 0f       	add	r24, r24
     e3c:	96 95       	lsr	r25
     e3e:	87 95       	ror	r24
     e40:	97 f9       	bld	r25, 7
     e42:	08 95       	ret

00000e44 <__fp_inf>:
     e44:	97 f9       	bld	r25, 7
     e46:	9f 67       	ori	r25, 0x7F	; 127
     e48:	80 e8       	ldi	r24, 0x80	; 128
     e4a:	70 e0       	ldi	r23, 0x00	; 0
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	08 95       	ret

00000e50 <__fp_nan>:
     e50:	9f ef       	ldi	r25, 0xFF	; 255
     e52:	80 ec       	ldi	r24, 0xC0	; 192
     e54:	08 95       	ret

00000e56 <__fp_pscA>:
     e56:	00 24       	eor	r0, r0
     e58:	0a 94       	dec	r0
     e5a:	16 16       	cp	r1, r22
     e5c:	17 06       	cpc	r1, r23
     e5e:	18 06       	cpc	r1, r24
     e60:	09 06       	cpc	r0, r25
     e62:	08 95       	ret

00000e64 <__fp_pscB>:
     e64:	00 24       	eor	r0, r0
     e66:	0a 94       	dec	r0
     e68:	12 16       	cp	r1, r18
     e6a:	13 06       	cpc	r1, r19
     e6c:	14 06       	cpc	r1, r20
     e6e:	05 06       	cpc	r0, r21
     e70:	08 95       	ret

00000e72 <__fp_round>:
     e72:	09 2e       	mov	r0, r25
     e74:	03 94       	inc	r0
     e76:	00 0c       	add	r0, r0
     e78:	11 f4       	brne	.+4      	; 0xe7e <__fp_round+0xc>
     e7a:	88 23       	and	r24, r24
     e7c:	52 f0       	brmi	.+20     	; 0xe92 <__fp_round+0x20>
     e7e:	bb 0f       	add	r27, r27
     e80:	40 f4       	brcc	.+16     	; 0xe92 <__fp_round+0x20>
     e82:	bf 2b       	or	r27, r31
     e84:	11 f4       	brne	.+4      	; 0xe8a <__fp_round+0x18>
     e86:	60 ff       	sbrs	r22, 0
     e88:	04 c0       	rjmp	.+8      	; 0xe92 <__fp_round+0x20>
     e8a:	6f 5f       	subi	r22, 0xFF	; 255
     e8c:	7f 4f       	sbci	r23, 0xFF	; 255
     e8e:	8f 4f       	sbci	r24, 0xFF	; 255
     e90:	9f 4f       	sbci	r25, 0xFF	; 255
     e92:	08 95       	ret

00000e94 <__fp_split3>:
     e94:	57 fd       	sbrc	r21, 7
     e96:	90 58       	subi	r25, 0x80	; 128
     e98:	44 0f       	add	r20, r20
     e9a:	55 1f       	adc	r21, r21
     e9c:	59 f0       	breq	.+22     	; 0xeb4 <__fp_splitA+0x10>
     e9e:	5f 3f       	cpi	r21, 0xFF	; 255
     ea0:	71 f0       	breq	.+28     	; 0xebe <__fp_splitA+0x1a>
     ea2:	47 95       	ror	r20

00000ea4 <__fp_splitA>:
     ea4:	88 0f       	add	r24, r24
     ea6:	97 fb       	bst	r25, 7
     ea8:	99 1f       	adc	r25, r25
     eaa:	61 f0       	breq	.+24     	; 0xec4 <__fp_splitA+0x20>
     eac:	9f 3f       	cpi	r25, 0xFF	; 255
     eae:	79 f0       	breq	.+30     	; 0xece <__fp_splitA+0x2a>
     eb0:	87 95       	ror	r24
     eb2:	08 95       	ret
     eb4:	12 16       	cp	r1, r18
     eb6:	13 06       	cpc	r1, r19
     eb8:	14 06       	cpc	r1, r20
     eba:	55 1f       	adc	r21, r21
     ebc:	f2 cf       	rjmp	.-28     	; 0xea2 <__fp_split3+0xe>
     ebe:	46 95       	lsr	r20
     ec0:	f1 df       	rcall	.-30     	; 0xea4 <__fp_splitA>
     ec2:	08 c0       	rjmp	.+16     	; 0xed4 <__fp_splitA+0x30>
     ec4:	16 16       	cp	r1, r22
     ec6:	17 06       	cpc	r1, r23
     ec8:	18 06       	cpc	r1, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	f1 cf       	rjmp	.-30     	; 0xeb0 <__fp_splitA+0xc>
     ece:	86 95       	lsr	r24
     ed0:	71 05       	cpc	r23, r1
     ed2:	61 05       	cpc	r22, r1
     ed4:	08 94       	sec
     ed6:	08 95       	ret

00000ed8 <__fp_zero>:
     ed8:	e8 94       	clt

00000eda <__fp_szero>:
     eda:	bb 27       	eor	r27, r27
     edc:	66 27       	eor	r22, r22
     ede:	77 27       	eor	r23, r23
     ee0:	cb 01       	movw	r24, r22
     ee2:	97 f9       	bld	r25, 7
     ee4:	08 95       	ret

00000ee6 <__mulsf3>:
     ee6:	0b d0       	rcall	.+22     	; 0xefe <__mulsf3x>
     ee8:	c4 cf       	rjmp	.-120    	; 0xe72 <__fp_round>
     eea:	b5 df       	rcall	.-150    	; 0xe56 <__fp_pscA>
     eec:	28 f0       	brcs	.+10     	; 0xef8 <__mulsf3+0x12>
     eee:	ba df       	rcall	.-140    	; 0xe64 <__fp_pscB>
     ef0:	18 f0       	brcs	.+6      	; 0xef8 <__mulsf3+0x12>
     ef2:	95 23       	and	r25, r21
     ef4:	09 f0       	breq	.+2      	; 0xef8 <__mulsf3+0x12>
     ef6:	a6 cf       	rjmp	.-180    	; 0xe44 <__fp_inf>
     ef8:	ab cf       	rjmp	.-170    	; 0xe50 <__fp_nan>
     efa:	11 24       	eor	r1, r1
     efc:	ee cf       	rjmp	.-36     	; 0xeda <__fp_szero>

00000efe <__mulsf3x>:
     efe:	ca df       	rcall	.-108    	; 0xe94 <__fp_split3>
     f00:	a0 f3       	brcs	.-24     	; 0xeea <__mulsf3+0x4>

00000f02 <__mulsf3_pse>:
     f02:	95 9f       	mul	r25, r21
     f04:	d1 f3       	breq	.-12     	; 0xefa <__mulsf3+0x14>
     f06:	95 0f       	add	r25, r21
     f08:	50 e0       	ldi	r21, 0x00	; 0
     f0a:	55 1f       	adc	r21, r21
     f0c:	62 9f       	mul	r22, r18
     f0e:	f0 01       	movw	r30, r0
     f10:	72 9f       	mul	r23, r18
     f12:	bb 27       	eor	r27, r27
     f14:	f0 0d       	add	r31, r0
     f16:	b1 1d       	adc	r27, r1
     f18:	63 9f       	mul	r22, r19
     f1a:	aa 27       	eor	r26, r26
     f1c:	f0 0d       	add	r31, r0
     f1e:	b1 1d       	adc	r27, r1
     f20:	aa 1f       	adc	r26, r26
     f22:	64 9f       	mul	r22, r20
     f24:	66 27       	eor	r22, r22
     f26:	b0 0d       	add	r27, r0
     f28:	a1 1d       	adc	r26, r1
     f2a:	66 1f       	adc	r22, r22
     f2c:	82 9f       	mul	r24, r18
     f2e:	22 27       	eor	r18, r18
     f30:	b0 0d       	add	r27, r0
     f32:	a1 1d       	adc	r26, r1
     f34:	62 1f       	adc	r22, r18
     f36:	73 9f       	mul	r23, r19
     f38:	b0 0d       	add	r27, r0
     f3a:	a1 1d       	adc	r26, r1
     f3c:	62 1f       	adc	r22, r18
     f3e:	83 9f       	mul	r24, r19
     f40:	a0 0d       	add	r26, r0
     f42:	61 1d       	adc	r22, r1
     f44:	22 1f       	adc	r18, r18
     f46:	74 9f       	mul	r23, r20
     f48:	33 27       	eor	r19, r19
     f4a:	a0 0d       	add	r26, r0
     f4c:	61 1d       	adc	r22, r1
     f4e:	23 1f       	adc	r18, r19
     f50:	84 9f       	mul	r24, r20
     f52:	60 0d       	add	r22, r0
     f54:	21 1d       	adc	r18, r1
     f56:	82 2f       	mov	r24, r18
     f58:	76 2f       	mov	r23, r22
     f5a:	6a 2f       	mov	r22, r26
     f5c:	11 24       	eor	r1, r1
     f5e:	9f 57       	subi	r25, 0x7F	; 127
     f60:	50 40       	sbci	r21, 0x00	; 0
     f62:	8a f0       	brmi	.+34     	; 0xf86 <__mulsf3_pse+0x84>
     f64:	e1 f0       	breq	.+56     	; 0xf9e <__mulsf3_pse+0x9c>
     f66:	88 23       	and	r24, r24
     f68:	4a f0       	brmi	.+18     	; 0xf7c <__mulsf3_pse+0x7a>
     f6a:	ee 0f       	add	r30, r30
     f6c:	ff 1f       	adc	r31, r31
     f6e:	bb 1f       	adc	r27, r27
     f70:	66 1f       	adc	r22, r22
     f72:	77 1f       	adc	r23, r23
     f74:	88 1f       	adc	r24, r24
     f76:	91 50       	subi	r25, 0x01	; 1
     f78:	50 40       	sbci	r21, 0x00	; 0
     f7a:	a9 f7       	brne	.-22     	; 0xf66 <__mulsf3_pse+0x64>
     f7c:	9e 3f       	cpi	r25, 0xFE	; 254
     f7e:	51 05       	cpc	r21, r1
     f80:	70 f0       	brcs	.+28     	; 0xf9e <__mulsf3_pse+0x9c>
     f82:	60 cf       	rjmp	.-320    	; 0xe44 <__fp_inf>
     f84:	aa cf       	rjmp	.-172    	; 0xeda <__fp_szero>
     f86:	5f 3f       	cpi	r21, 0xFF	; 255
     f88:	ec f3       	brlt	.-6      	; 0xf84 <__mulsf3_pse+0x82>
     f8a:	98 3e       	cpi	r25, 0xE8	; 232
     f8c:	dc f3       	brlt	.-10     	; 0xf84 <__mulsf3_pse+0x82>
     f8e:	86 95       	lsr	r24
     f90:	77 95       	ror	r23
     f92:	67 95       	ror	r22
     f94:	b7 95       	ror	r27
     f96:	f7 95       	ror	r31
     f98:	e7 95       	ror	r30
     f9a:	9f 5f       	subi	r25, 0xFF	; 255
     f9c:	c1 f7       	brne	.-16     	; 0xf8e <__mulsf3_pse+0x8c>
     f9e:	fe 2b       	or	r31, r30
     fa0:	88 0f       	add	r24, r24
     fa2:	91 1d       	adc	r25, r1
     fa4:	96 95       	lsr	r25
     fa6:	87 95       	ror	r24
     fa8:	97 f9       	bld	r25, 7
     faa:	08 95       	ret

00000fac <__divmodhi4>:
     fac:	97 fb       	bst	r25, 7
     fae:	07 2e       	mov	r0, r23
     fb0:	16 f4       	brtc	.+4      	; 0xfb6 <__divmodhi4+0xa>
     fb2:	00 94       	com	r0
     fb4:	06 d0       	rcall	.+12     	; 0xfc2 <__divmodhi4_neg1>
     fb6:	77 fd       	sbrc	r23, 7
     fb8:	08 d0       	rcall	.+16     	; 0xfca <__divmodhi4_neg2>
     fba:	11 d0       	rcall	.+34     	; 0xfde <__udivmodhi4>
     fbc:	07 fc       	sbrc	r0, 7
     fbe:	05 d0       	rcall	.+10     	; 0xfca <__divmodhi4_neg2>
     fc0:	3e f4       	brtc	.+14     	; 0xfd0 <__divmodhi4_exit>

00000fc2 <__divmodhi4_neg1>:
     fc2:	90 95       	com	r25
     fc4:	81 95       	neg	r24
     fc6:	9f 4f       	sbci	r25, 0xFF	; 255
     fc8:	08 95       	ret

00000fca <__divmodhi4_neg2>:
     fca:	70 95       	com	r23
     fcc:	61 95       	neg	r22
     fce:	7f 4f       	sbci	r23, 0xFF	; 255

00000fd0 <__divmodhi4_exit>:
     fd0:	08 95       	ret

00000fd2 <__tablejump2__>:
     fd2:	ee 0f       	add	r30, r30
     fd4:	ff 1f       	adc	r31, r31

00000fd6 <__tablejump__>:
     fd6:	05 90       	lpm	r0, Z+
     fd8:	f4 91       	lpm	r31, Z
     fda:	e0 2d       	mov	r30, r0
     fdc:	19 94       	eijmp

00000fde <__udivmodhi4>:
     fde:	aa 1b       	sub	r26, r26
     fe0:	bb 1b       	sub	r27, r27
     fe2:	51 e1       	ldi	r21, 0x11	; 17
     fe4:	07 c0       	rjmp	.+14     	; 0xff4 <__udivmodhi4_ep>

00000fe6 <__udivmodhi4_loop>:
     fe6:	aa 1f       	adc	r26, r26
     fe8:	bb 1f       	adc	r27, r27
     fea:	a6 17       	cp	r26, r22
     fec:	b7 07       	cpc	r27, r23
     fee:	10 f0       	brcs	.+4      	; 0xff4 <__udivmodhi4_ep>
     ff0:	a6 1b       	sub	r26, r22
     ff2:	b7 0b       	sbc	r27, r23

00000ff4 <__udivmodhi4_ep>:
     ff4:	88 1f       	adc	r24, r24
     ff6:	99 1f       	adc	r25, r25
     ff8:	5a 95       	dec	r21
     ffa:	a9 f7       	brne	.-22     	; 0xfe6 <__udivmodhi4_loop>
     ffc:	80 95       	com	r24
     ffe:	90 95       	com	r25
    1000:	bc 01       	movw	r22, r24
    1002:	cd 01       	movw	r24, r26
    1004:	08 95       	ret

00001006 <fdevopen>:
    1006:	0f 93       	push	r16
    1008:	1f 93       	push	r17
    100a:	cf 93       	push	r28
    100c:	df 93       	push	r29
    100e:	ec 01       	movw	r28, r24
    1010:	8b 01       	movw	r16, r22
    1012:	00 97       	sbiw	r24, 0x00	; 0
    1014:	31 f4       	brne	.+12     	; 0x1022 <fdevopen+0x1c>
    1016:	61 15       	cp	r22, r1
    1018:	71 05       	cpc	r23, r1
    101a:	19 f4       	brne	.+6      	; 0x1022 <fdevopen+0x1c>
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	37 c0       	rjmp	.+110    	; 0x1090 <fdevopen+0x8a>
    1022:	6e e0       	ldi	r22, 0x0E	; 14
    1024:	70 e0       	ldi	r23, 0x00	; 0
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	63 d2       	rcall	.+1222   	; 0x14f2 <calloc>
    102c:	fc 01       	movw	r30, r24
    102e:	00 97       	sbiw	r24, 0x00	; 0
    1030:	a9 f3       	breq	.-22     	; 0x101c <fdevopen+0x16>
    1032:	80 e8       	ldi	r24, 0x80	; 128
    1034:	83 83       	std	Z+3, r24	; 0x03
    1036:	01 15       	cp	r16, r1
    1038:	11 05       	cpc	r17, r1
    103a:	71 f0       	breq	.+28     	; 0x1058 <fdevopen+0x52>
    103c:	13 87       	std	Z+11, r17	; 0x0b
    103e:	02 87       	std	Z+10, r16	; 0x0a
    1040:	81 e8       	ldi	r24, 0x81	; 129
    1042:	83 83       	std	Z+3, r24	; 0x03
    1044:	80 91 4a 03 	lds	r24, 0x034A
    1048:	90 91 4b 03 	lds	r25, 0x034B
    104c:	89 2b       	or	r24, r25
    104e:	21 f4       	brne	.+8      	; 0x1058 <fdevopen+0x52>
    1050:	f0 93 4b 03 	sts	0x034B, r31
    1054:	e0 93 4a 03 	sts	0x034A, r30
    1058:	20 97       	sbiw	r28, 0x00	; 0
    105a:	c9 f0       	breq	.+50     	; 0x108e <fdevopen+0x88>
    105c:	d1 87       	std	Z+9, r29	; 0x09
    105e:	c0 87       	std	Z+8, r28	; 0x08
    1060:	83 81       	ldd	r24, Z+3	; 0x03
    1062:	82 60       	ori	r24, 0x02	; 2
    1064:	83 83       	std	Z+3, r24	; 0x03
    1066:	80 91 4c 03 	lds	r24, 0x034C
    106a:	90 91 4d 03 	lds	r25, 0x034D
    106e:	89 2b       	or	r24, r25
    1070:	71 f4       	brne	.+28     	; 0x108e <fdevopen+0x88>
    1072:	f0 93 4d 03 	sts	0x034D, r31
    1076:	e0 93 4c 03 	sts	0x034C, r30
    107a:	80 91 4e 03 	lds	r24, 0x034E
    107e:	90 91 4f 03 	lds	r25, 0x034F
    1082:	89 2b       	or	r24, r25
    1084:	21 f4       	brne	.+8      	; 0x108e <fdevopen+0x88>
    1086:	f0 93 4f 03 	sts	0x034F, r31
    108a:	e0 93 4e 03 	sts	0x034E, r30
    108e:	cf 01       	movw	r24, r30
    1090:	df 91       	pop	r29
    1092:	cf 91       	pop	r28
    1094:	1f 91       	pop	r17
    1096:	0f 91       	pop	r16
    1098:	08 95       	ret

0000109a <printf>:
    109a:	cf 93       	push	r28
    109c:	df 93       	push	r29
    109e:	cd b7       	in	r28, 0x3d	; 61
    10a0:	de b7       	in	r29, 0x3e	; 62
    10a2:	fe 01       	movw	r30, r28
    10a4:	36 96       	adiw	r30, 0x06	; 6
    10a6:	61 91       	ld	r22, Z+
    10a8:	71 91       	ld	r23, Z+
    10aa:	af 01       	movw	r20, r30
    10ac:	80 91 4c 03 	lds	r24, 0x034C
    10b0:	90 91 4d 03 	lds	r25, 0x034D
    10b4:	30 d0       	rcall	.+96     	; 0x1116 <vfprintf>
    10b6:	df 91       	pop	r29
    10b8:	cf 91       	pop	r28
    10ba:	08 95       	ret

000010bc <puts>:
    10bc:	0f 93       	push	r16
    10be:	1f 93       	push	r17
    10c0:	cf 93       	push	r28
    10c2:	df 93       	push	r29
    10c4:	e0 91 4c 03 	lds	r30, 0x034C
    10c8:	f0 91 4d 03 	lds	r31, 0x034D
    10cc:	23 81       	ldd	r18, Z+3	; 0x03
    10ce:	21 ff       	sbrs	r18, 1
    10d0:	1b c0       	rjmp	.+54     	; 0x1108 <puts+0x4c>
    10d2:	ec 01       	movw	r28, r24
    10d4:	00 e0       	ldi	r16, 0x00	; 0
    10d6:	10 e0       	ldi	r17, 0x00	; 0
    10d8:	89 91       	ld	r24, Y+
    10da:	60 91 4c 03 	lds	r22, 0x034C
    10de:	70 91 4d 03 	lds	r23, 0x034D
    10e2:	db 01       	movw	r26, r22
    10e4:	18 96       	adiw	r26, 0x08	; 8
    10e6:	ed 91       	ld	r30, X+
    10e8:	fc 91       	ld	r31, X
    10ea:	19 97       	sbiw	r26, 0x09	; 9
    10ec:	88 23       	and	r24, r24
    10ee:	31 f0       	breq	.+12     	; 0x10fc <puts+0x40>
    10f0:	19 95       	eicall
    10f2:	89 2b       	or	r24, r25
    10f4:	89 f3       	breq	.-30     	; 0x10d8 <puts+0x1c>
    10f6:	0f ef       	ldi	r16, 0xFF	; 255
    10f8:	1f ef       	ldi	r17, 0xFF	; 255
    10fa:	ee cf       	rjmp	.-36     	; 0x10d8 <puts+0x1c>
    10fc:	8a e0       	ldi	r24, 0x0A	; 10
    10fe:	19 95       	eicall
    1100:	89 2b       	or	r24, r25
    1102:	11 f4       	brne	.+4      	; 0x1108 <puts+0x4c>
    1104:	c8 01       	movw	r24, r16
    1106:	02 c0       	rjmp	.+4      	; 0x110c <puts+0x50>
    1108:	8f ef       	ldi	r24, 0xFF	; 255
    110a:	9f ef       	ldi	r25, 0xFF	; 255
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	1f 91       	pop	r17
    1112:	0f 91       	pop	r16
    1114:	08 95       	ret

00001116 <vfprintf>:
    1116:	2f 92       	push	r2
    1118:	3f 92       	push	r3
    111a:	4f 92       	push	r4
    111c:	5f 92       	push	r5
    111e:	6f 92       	push	r6
    1120:	7f 92       	push	r7
    1122:	8f 92       	push	r8
    1124:	9f 92       	push	r9
    1126:	af 92       	push	r10
    1128:	bf 92       	push	r11
    112a:	cf 92       	push	r12
    112c:	df 92       	push	r13
    112e:	ef 92       	push	r14
    1130:	ff 92       	push	r15
    1132:	0f 93       	push	r16
    1134:	1f 93       	push	r17
    1136:	cf 93       	push	r28
    1138:	df 93       	push	r29
    113a:	cd b7       	in	r28, 0x3d	; 61
    113c:	de b7       	in	r29, 0x3e	; 62
    113e:	2c 97       	sbiw	r28, 0x0c	; 12
    1140:	0f b6       	in	r0, 0x3f	; 63
    1142:	f8 94       	cli
    1144:	de bf       	out	0x3e, r29	; 62
    1146:	0f be       	out	0x3f, r0	; 63
    1148:	cd bf       	out	0x3d, r28	; 61
    114a:	7c 01       	movw	r14, r24
    114c:	6b 01       	movw	r12, r22
    114e:	8a 01       	movw	r16, r20
    1150:	fc 01       	movw	r30, r24
    1152:	17 82       	std	Z+7, r1	; 0x07
    1154:	16 82       	std	Z+6, r1	; 0x06
    1156:	83 81       	ldd	r24, Z+3	; 0x03
    1158:	81 ff       	sbrs	r24, 1
    115a:	b0 c1       	rjmp	.+864    	; 0x14bc <vfprintf+0x3a6>
    115c:	ce 01       	movw	r24, r28
    115e:	01 96       	adiw	r24, 0x01	; 1
    1160:	4c 01       	movw	r8, r24
    1162:	f7 01       	movw	r30, r14
    1164:	93 81       	ldd	r25, Z+3	; 0x03
    1166:	f6 01       	movw	r30, r12
    1168:	93 fd       	sbrc	r25, 3
    116a:	85 91       	lpm	r24, Z+
    116c:	93 ff       	sbrs	r25, 3
    116e:	81 91       	ld	r24, Z+
    1170:	6f 01       	movw	r12, r30
    1172:	88 23       	and	r24, r24
    1174:	09 f4       	brne	.+2      	; 0x1178 <vfprintf+0x62>
    1176:	9e c1       	rjmp	.+828    	; 0x14b4 <vfprintf+0x39e>
    1178:	85 32       	cpi	r24, 0x25	; 37
    117a:	39 f4       	brne	.+14     	; 0x118a <vfprintf+0x74>
    117c:	93 fd       	sbrc	r25, 3
    117e:	85 91       	lpm	r24, Z+
    1180:	93 ff       	sbrs	r25, 3
    1182:	81 91       	ld	r24, Z+
    1184:	6f 01       	movw	r12, r30
    1186:	85 32       	cpi	r24, 0x25	; 37
    1188:	21 f4       	brne	.+8      	; 0x1192 <vfprintf+0x7c>
    118a:	b7 01       	movw	r22, r14
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	0f d3       	rcall	.+1566   	; 0x17ae <fputc>
    1190:	e8 cf       	rjmp	.-48     	; 0x1162 <vfprintf+0x4c>
    1192:	51 2c       	mov	r5, r1
    1194:	31 2c       	mov	r3, r1
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	20 32       	cpi	r18, 0x20	; 32
    119a:	a0 f4       	brcc	.+40     	; 0x11c4 <vfprintf+0xae>
    119c:	8b 32       	cpi	r24, 0x2B	; 43
    119e:	69 f0       	breq	.+26     	; 0x11ba <vfprintf+0xa4>
    11a0:	30 f4       	brcc	.+12     	; 0x11ae <vfprintf+0x98>
    11a2:	80 32       	cpi	r24, 0x20	; 32
    11a4:	59 f0       	breq	.+22     	; 0x11bc <vfprintf+0xa6>
    11a6:	83 32       	cpi	r24, 0x23	; 35
    11a8:	69 f4       	brne	.+26     	; 0x11c4 <vfprintf+0xae>
    11aa:	20 61       	ori	r18, 0x10	; 16
    11ac:	2c c0       	rjmp	.+88     	; 0x1206 <vfprintf+0xf0>
    11ae:	8d 32       	cpi	r24, 0x2D	; 45
    11b0:	39 f0       	breq	.+14     	; 0x11c0 <vfprintf+0xaa>
    11b2:	80 33       	cpi	r24, 0x30	; 48
    11b4:	39 f4       	brne	.+14     	; 0x11c4 <vfprintf+0xae>
    11b6:	21 60       	ori	r18, 0x01	; 1
    11b8:	26 c0       	rjmp	.+76     	; 0x1206 <vfprintf+0xf0>
    11ba:	22 60       	ori	r18, 0x02	; 2
    11bc:	24 60       	ori	r18, 0x04	; 4
    11be:	23 c0       	rjmp	.+70     	; 0x1206 <vfprintf+0xf0>
    11c0:	28 60       	ori	r18, 0x08	; 8
    11c2:	21 c0       	rjmp	.+66     	; 0x1206 <vfprintf+0xf0>
    11c4:	27 fd       	sbrc	r18, 7
    11c6:	27 c0       	rjmp	.+78     	; 0x1216 <vfprintf+0x100>
    11c8:	30 ed       	ldi	r19, 0xD0	; 208
    11ca:	38 0f       	add	r19, r24
    11cc:	3a 30       	cpi	r19, 0x0A	; 10
    11ce:	78 f4       	brcc	.+30     	; 0x11ee <vfprintf+0xd8>
    11d0:	26 ff       	sbrs	r18, 6
    11d2:	06 c0       	rjmp	.+12     	; 0x11e0 <vfprintf+0xca>
    11d4:	fa e0       	ldi	r31, 0x0A	; 10
    11d6:	5f 9e       	mul	r5, r31
    11d8:	30 0d       	add	r19, r0
    11da:	11 24       	eor	r1, r1
    11dc:	53 2e       	mov	r5, r19
    11de:	13 c0       	rjmp	.+38     	; 0x1206 <vfprintf+0xf0>
    11e0:	8a e0       	ldi	r24, 0x0A	; 10
    11e2:	38 9e       	mul	r3, r24
    11e4:	30 0d       	add	r19, r0
    11e6:	11 24       	eor	r1, r1
    11e8:	33 2e       	mov	r3, r19
    11ea:	20 62       	ori	r18, 0x20	; 32
    11ec:	0c c0       	rjmp	.+24     	; 0x1206 <vfprintf+0xf0>
    11ee:	8e 32       	cpi	r24, 0x2E	; 46
    11f0:	21 f4       	brne	.+8      	; 0x11fa <vfprintf+0xe4>
    11f2:	26 fd       	sbrc	r18, 6
    11f4:	5f c1       	rjmp	.+702    	; 0x14b4 <vfprintf+0x39e>
    11f6:	20 64       	ori	r18, 0x40	; 64
    11f8:	06 c0       	rjmp	.+12     	; 0x1206 <vfprintf+0xf0>
    11fa:	8c 36       	cpi	r24, 0x6C	; 108
    11fc:	11 f4       	brne	.+4      	; 0x1202 <vfprintf+0xec>
    11fe:	20 68       	ori	r18, 0x80	; 128
    1200:	02 c0       	rjmp	.+4      	; 0x1206 <vfprintf+0xf0>
    1202:	88 36       	cpi	r24, 0x68	; 104
    1204:	41 f4       	brne	.+16     	; 0x1216 <vfprintf+0x100>
    1206:	f6 01       	movw	r30, r12
    1208:	93 fd       	sbrc	r25, 3
    120a:	85 91       	lpm	r24, Z+
    120c:	93 ff       	sbrs	r25, 3
    120e:	81 91       	ld	r24, Z+
    1210:	6f 01       	movw	r12, r30
    1212:	81 11       	cpse	r24, r1
    1214:	c1 cf       	rjmp	.-126    	; 0x1198 <vfprintf+0x82>
    1216:	98 2f       	mov	r25, r24
    1218:	9f 7d       	andi	r25, 0xDF	; 223
    121a:	95 54       	subi	r25, 0x45	; 69
    121c:	93 30       	cpi	r25, 0x03	; 3
    121e:	28 f4       	brcc	.+10     	; 0x122a <vfprintf+0x114>
    1220:	0c 5f       	subi	r16, 0xFC	; 252
    1222:	1f 4f       	sbci	r17, 0xFF	; 255
    1224:	ff e3       	ldi	r31, 0x3F	; 63
    1226:	f9 83       	std	Y+1, r31	; 0x01
    1228:	0d c0       	rjmp	.+26     	; 0x1244 <vfprintf+0x12e>
    122a:	83 36       	cpi	r24, 0x63	; 99
    122c:	31 f0       	breq	.+12     	; 0x123a <vfprintf+0x124>
    122e:	83 37       	cpi	r24, 0x73	; 115
    1230:	71 f0       	breq	.+28     	; 0x124e <vfprintf+0x138>
    1232:	83 35       	cpi	r24, 0x53	; 83
    1234:	09 f0       	breq	.+2      	; 0x1238 <vfprintf+0x122>
    1236:	57 c0       	rjmp	.+174    	; 0x12e6 <vfprintf+0x1d0>
    1238:	21 c0       	rjmp	.+66     	; 0x127c <vfprintf+0x166>
    123a:	f8 01       	movw	r30, r16
    123c:	80 81       	ld	r24, Z
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	0e 5f       	subi	r16, 0xFE	; 254
    1242:	1f 4f       	sbci	r17, 0xFF	; 255
    1244:	44 24       	eor	r4, r4
    1246:	43 94       	inc	r4
    1248:	51 2c       	mov	r5, r1
    124a:	54 01       	movw	r10, r8
    124c:	14 c0       	rjmp	.+40     	; 0x1276 <vfprintf+0x160>
    124e:	38 01       	movw	r6, r16
    1250:	f2 e0       	ldi	r31, 0x02	; 2
    1252:	6f 0e       	add	r6, r31
    1254:	71 1c       	adc	r7, r1
    1256:	f8 01       	movw	r30, r16
    1258:	a0 80       	ld	r10, Z
    125a:	b1 80       	ldd	r11, Z+1	; 0x01
    125c:	26 ff       	sbrs	r18, 6
    125e:	03 c0       	rjmp	.+6      	; 0x1266 <vfprintf+0x150>
    1260:	65 2d       	mov	r22, r5
    1262:	70 e0       	ldi	r23, 0x00	; 0
    1264:	02 c0       	rjmp	.+4      	; 0x126a <vfprintf+0x154>
    1266:	6f ef       	ldi	r22, 0xFF	; 255
    1268:	7f ef       	ldi	r23, 0xFF	; 255
    126a:	c5 01       	movw	r24, r10
    126c:	2c 87       	std	Y+12, r18	; 0x0c
    126e:	94 d2       	rcall	.+1320   	; 0x1798 <strnlen>
    1270:	2c 01       	movw	r4, r24
    1272:	83 01       	movw	r16, r6
    1274:	2c 85       	ldd	r18, Y+12	; 0x0c
    1276:	2f 77       	andi	r18, 0x7F	; 127
    1278:	22 2e       	mov	r2, r18
    127a:	16 c0       	rjmp	.+44     	; 0x12a8 <vfprintf+0x192>
    127c:	38 01       	movw	r6, r16
    127e:	f2 e0       	ldi	r31, 0x02	; 2
    1280:	6f 0e       	add	r6, r31
    1282:	71 1c       	adc	r7, r1
    1284:	f8 01       	movw	r30, r16
    1286:	a0 80       	ld	r10, Z
    1288:	b1 80       	ldd	r11, Z+1	; 0x01
    128a:	26 ff       	sbrs	r18, 6
    128c:	03 c0       	rjmp	.+6      	; 0x1294 <vfprintf+0x17e>
    128e:	65 2d       	mov	r22, r5
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <vfprintf+0x182>
    1294:	6f ef       	ldi	r22, 0xFF	; 255
    1296:	7f ef       	ldi	r23, 0xFF	; 255
    1298:	c5 01       	movw	r24, r10
    129a:	2c 87       	std	Y+12, r18	; 0x0c
    129c:	6b d2       	rcall	.+1238   	; 0x1774 <strnlen_P>
    129e:	2c 01       	movw	r4, r24
    12a0:	2c 85       	ldd	r18, Y+12	; 0x0c
    12a2:	20 68       	ori	r18, 0x80	; 128
    12a4:	22 2e       	mov	r2, r18
    12a6:	83 01       	movw	r16, r6
    12a8:	23 fc       	sbrc	r2, 3
    12aa:	19 c0       	rjmp	.+50     	; 0x12de <vfprintf+0x1c8>
    12ac:	83 2d       	mov	r24, r3
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	48 16       	cp	r4, r24
    12b2:	59 06       	cpc	r5, r25
    12b4:	a0 f4       	brcc	.+40     	; 0x12de <vfprintf+0x1c8>
    12b6:	b7 01       	movw	r22, r14
    12b8:	80 e2       	ldi	r24, 0x20	; 32
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	78 d2       	rcall	.+1264   	; 0x17ae <fputc>
    12be:	3a 94       	dec	r3
    12c0:	f5 cf       	rjmp	.-22     	; 0x12ac <vfprintf+0x196>
    12c2:	f5 01       	movw	r30, r10
    12c4:	27 fc       	sbrc	r2, 7
    12c6:	85 91       	lpm	r24, Z+
    12c8:	27 fe       	sbrs	r2, 7
    12ca:	81 91       	ld	r24, Z+
    12cc:	5f 01       	movw	r10, r30
    12ce:	b7 01       	movw	r22, r14
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	6d d2       	rcall	.+1242   	; 0x17ae <fputc>
    12d4:	31 10       	cpse	r3, r1
    12d6:	3a 94       	dec	r3
    12d8:	f1 e0       	ldi	r31, 0x01	; 1
    12da:	4f 1a       	sub	r4, r31
    12dc:	51 08       	sbc	r5, r1
    12de:	41 14       	cp	r4, r1
    12e0:	51 04       	cpc	r5, r1
    12e2:	79 f7       	brne	.-34     	; 0x12c2 <vfprintf+0x1ac>
    12e4:	de c0       	rjmp	.+444    	; 0x14a2 <vfprintf+0x38c>
    12e6:	84 36       	cpi	r24, 0x64	; 100
    12e8:	11 f0       	breq	.+4      	; 0x12ee <vfprintf+0x1d8>
    12ea:	89 36       	cpi	r24, 0x69	; 105
    12ec:	31 f5       	brne	.+76     	; 0x133a <vfprintf+0x224>
    12ee:	f8 01       	movw	r30, r16
    12f0:	27 ff       	sbrs	r18, 7
    12f2:	07 c0       	rjmp	.+14     	; 0x1302 <vfprintf+0x1ec>
    12f4:	60 81       	ld	r22, Z
    12f6:	71 81       	ldd	r23, Z+1	; 0x01
    12f8:	82 81       	ldd	r24, Z+2	; 0x02
    12fa:	93 81       	ldd	r25, Z+3	; 0x03
    12fc:	0c 5f       	subi	r16, 0xFC	; 252
    12fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1300:	08 c0       	rjmp	.+16     	; 0x1312 <vfprintf+0x1fc>
    1302:	60 81       	ld	r22, Z
    1304:	71 81       	ldd	r23, Z+1	; 0x01
    1306:	88 27       	eor	r24, r24
    1308:	77 fd       	sbrc	r23, 7
    130a:	80 95       	com	r24
    130c:	98 2f       	mov	r25, r24
    130e:	0e 5f       	subi	r16, 0xFE	; 254
    1310:	1f 4f       	sbci	r17, 0xFF	; 255
    1312:	2f 76       	andi	r18, 0x6F	; 111
    1314:	b2 2e       	mov	r11, r18
    1316:	97 ff       	sbrs	r25, 7
    1318:	09 c0       	rjmp	.+18     	; 0x132c <vfprintf+0x216>
    131a:	90 95       	com	r25
    131c:	80 95       	com	r24
    131e:	70 95       	com	r23
    1320:	61 95       	neg	r22
    1322:	7f 4f       	sbci	r23, 0xFF	; 255
    1324:	8f 4f       	sbci	r24, 0xFF	; 255
    1326:	9f 4f       	sbci	r25, 0xFF	; 255
    1328:	20 68       	ori	r18, 0x80	; 128
    132a:	b2 2e       	mov	r11, r18
    132c:	2a e0       	ldi	r18, 0x0A	; 10
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	a4 01       	movw	r20, r8
    1332:	6f d2       	rcall	.+1246   	; 0x1812 <__ultoa_invert>
    1334:	a8 2e       	mov	r10, r24
    1336:	a8 18       	sub	r10, r8
    1338:	43 c0       	rjmp	.+134    	; 0x13c0 <vfprintf+0x2aa>
    133a:	85 37       	cpi	r24, 0x75	; 117
    133c:	29 f4       	brne	.+10     	; 0x1348 <vfprintf+0x232>
    133e:	2f 7e       	andi	r18, 0xEF	; 239
    1340:	b2 2e       	mov	r11, r18
    1342:	2a e0       	ldi	r18, 0x0A	; 10
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	25 c0       	rjmp	.+74     	; 0x1392 <vfprintf+0x27c>
    1348:	f2 2f       	mov	r31, r18
    134a:	f9 7f       	andi	r31, 0xF9	; 249
    134c:	bf 2e       	mov	r11, r31
    134e:	8f 36       	cpi	r24, 0x6F	; 111
    1350:	c1 f0       	breq	.+48     	; 0x1382 <vfprintf+0x26c>
    1352:	18 f4       	brcc	.+6      	; 0x135a <vfprintf+0x244>
    1354:	88 35       	cpi	r24, 0x58	; 88
    1356:	79 f0       	breq	.+30     	; 0x1376 <vfprintf+0x260>
    1358:	ad c0       	rjmp	.+346    	; 0x14b4 <vfprintf+0x39e>
    135a:	80 37       	cpi	r24, 0x70	; 112
    135c:	19 f0       	breq	.+6      	; 0x1364 <vfprintf+0x24e>
    135e:	88 37       	cpi	r24, 0x78	; 120
    1360:	21 f0       	breq	.+8      	; 0x136a <vfprintf+0x254>
    1362:	a8 c0       	rjmp	.+336    	; 0x14b4 <vfprintf+0x39e>
    1364:	2f 2f       	mov	r18, r31
    1366:	20 61       	ori	r18, 0x10	; 16
    1368:	b2 2e       	mov	r11, r18
    136a:	b4 fe       	sbrs	r11, 4
    136c:	0d c0       	rjmp	.+26     	; 0x1388 <vfprintf+0x272>
    136e:	8b 2d       	mov	r24, r11
    1370:	84 60       	ori	r24, 0x04	; 4
    1372:	b8 2e       	mov	r11, r24
    1374:	09 c0       	rjmp	.+18     	; 0x1388 <vfprintf+0x272>
    1376:	24 ff       	sbrs	r18, 4
    1378:	0a c0       	rjmp	.+20     	; 0x138e <vfprintf+0x278>
    137a:	9f 2f       	mov	r25, r31
    137c:	96 60       	ori	r25, 0x06	; 6
    137e:	b9 2e       	mov	r11, r25
    1380:	06 c0       	rjmp	.+12     	; 0x138e <vfprintf+0x278>
    1382:	28 e0       	ldi	r18, 0x08	; 8
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	05 c0       	rjmp	.+10     	; 0x1392 <vfprintf+0x27c>
    1388:	20 e1       	ldi	r18, 0x10	; 16
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x27c>
    138e:	20 e1       	ldi	r18, 0x10	; 16
    1390:	32 e0       	ldi	r19, 0x02	; 2
    1392:	f8 01       	movw	r30, r16
    1394:	b7 fe       	sbrs	r11, 7
    1396:	07 c0       	rjmp	.+14     	; 0x13a6 <vfprintf+0x290>
    1398:	60 81       	ld	r22, Z
    139a:	71 81       	ldd	r23, Z+1	; 0x01
    139c:	82 81       	ldd	r24, Z+2	; 0x02
    139e:	93 81       	ldd	r25, Z+3	; 0x03
    13a0:	0c 5f       	subi	r16, 0xFC	; 252
    13a2:	1f 4f       	sbci	r17, 0xFF	; 255
    13a4:	06 c0       	rjmp	.+12     	; 0x13b2 <vfprintf+0x29c>
    13a6:	60 81       	ld	r22, Z
    13a8:	71 81       	ldd	r23, Z+1	; 0x01
    13aa:	80 e0       	ldi	r24, 0x00	; 0
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	0e 5f       	subi	r16, 0xFE	; 254
    13b0:	1f 4f       	sbci	r17, 0xFF	; 255
    13b2:	a4 01       	movw	r20, r8
    13b4:	2e d2       	rcall	.+1116   	; 0x1812 <__ultoa_invert>
    13b6:	a8 2e       	mov	r10, r24
    13b8:	a8 18       	sub	r10, r8
    13ba:	fb 2d       	mov	r31, r11
    13bc:	ff 77       	andi	r31, 0x7F	; 127
    13be:	bf 2e       	mov	r11, r31
    13c0:	b6 fe       	sbrs	r11, 6
    13c2:	0b c0       	rjmp	.+22     	; 0x13da <vfprintf+0x2c4>
    13c4:	2b 2d       	mov	r18, r11
    13c6:	2e 7f       	andi	r18, 0xFE	; 254
    13c8:	a5 14       	cp	r10, r5
    13ca:	50 f4       	brcc	.+20     	; 0x13e0 <vfprintf+0x2ca>
    13cc:	b4 fe       	sbrs	r11, 4
    13ce:	0a c0       	rjmp	.+20     	; 0x13e4 <vfprintf+0x2ce>
    13d0:	b2 fc       	sbrc	r11, 2
    13d2:	08 c0       	rjmp	.+16     	; 0x13e4 <vfprintf+0x2ce>
    13d4:	2b 2d       	mov	r18, r11
    13d6:	2e 7e       	andi	r18, 0xEE	; 238
    13d8:	05 c0       	rjmp	.+10     	; 0x13e4 <vfprintf+0x2ce>
    13da:	7a 2c       	mov	r7, r10
    13dc:	2b 2d       	mov	r18, r11
    13de:	03 c0       	rjmp	.+6      	; 0x13e6 <vfprintf+0x2d0>
    13e0:	7a 2c       	mov	r7, r10
    13e2:	01 c0       	rjmp	.+2      	; 0x13e6 <vfprintf+0x2d0>
    13e4:	75 2c       	mov	r7, r5
    13e6:	24 ff       	sbrs	r18, 4
    13e8:	0d c0       	rjmp	.+26     	; 0x1404 <vfprintf+0x2ee>
    13ea:	fe 01       	movw	r30, r28
    13ec:	ea 0d       	add	r30, r10
    13ee:	f1 1d       	adc	r31, r1
    13f0:	80 81       	ld	r24, Z
    13f2:	80 33       	cpi	r24, 0x30	; 48
    13f4:	11 f4       	brne	.+4      	; 0x13fa <vfprintf+0x2e4>
    13f6:	29 7e       	andi	r18, 0xE9	; 233
    13f8:	09 c0       	rjmp	.+18     	; 0x140c <vfprintf+0x2f6>
    13fa:	22 ff       	sbrs	r18, 2
    13fc:	06 c0       	rjmp	.+12     	; 0x140a <vfprintf+0x2f4>
    13fe:	73 94       	inc	r7
    1400:	73 94       	inc	r7
    1402:	04 c0       	rjmp	.+8      	; 0x140c <vfprintf+0x2f6>
    1404:	82 2f       	mov	r24, r18
    1406:	86 78       	andi	r24, 0x86	; 134
    1408:	09 f0       	breq	.+2      	; 0x140c <vfprintf+0x2f6>
    140a:	73 94       	inc	r7
    140c:	23 fd       	sbrc	r18, 3
    140e:	12 c0       	rjmp	.+36     	; 0x1434 <vfprintf+0x31e>
    1410:	20 ff       	sbrs	r18, 0
    1412:	06 c0       	rjmp	.+12     	; 0x1420 <vfprintf+0x30a>
    1414:	5a 2c       	mov	r5, r10
    1416:	73 14       	cp	r7, r3
    1418:	18 f4       	brcc	.+6      	; 0x1420 <vfprintf+0x30a>
    141a:	53 0c       	add	r5, r3
    141c:	57 18       	sub	r5, r7
    141e:	73 2c       	mov	r7, r3
    1420:	73 14       	cp	r7, r3
    1422:	60 f4       	brcc	.+24     	; 0x143c <vfprintf+0x326>
    1424:	b7 01       	movw	r22, r14
    1426:	80 e2       	ldi	r24, 0x20	; 32
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	2c 87       	std	Y+12, r18	; 0x0c
    142c:	c0 d1       	rcall	.+896    	; 0x17ae <fputc>
    142e:	73 94       	inc	r7
    1430:	2c 85       	ldd	r18, Y+12	; 0x0c
    1432:	f6 cf       	rjmp	.-20     	; 0x1420 <vfprintf+0x30a>
    1434:	73 14       	cp	r7, r3
    1436:	10 f4       	brcc	.+4      	; 0x143c <vfprintf+0x326>
    1438:	37 18       	sub	r3, r7
    143a:	01 c0       	rjmp	.+2      	; 0x143e <vfprintf+0x328>
    143c:	31 2c       	mov	r3, r1
    143e:	24 ff       	sbrs	r18, 4
    1440:	11 c0       	rjmp	.+34     	; 0x1464 <vfprintf+0x34e>
    1442:	b7 01       	movw	r22, r14
    1444:	80 e3       	ldi	r24, 0x30	; 48
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	2c 87       	std	Y+12, r18	; 0x0c
    144a:	b1 d1       	rcall	.+866    	; 0x17ae <fputc>
    144c:	2c 85       	ldd	r18, Y+12	; 0x0c
    144e:	22 ff       	sbrs	r18, 2
    1450:	16 c0       	rjmp	.+44     	; 0x147e <vfprintf+0x368>
    1452:	21 ff       	sbrs	r18, 1
    1454:	03 c0       	rjmp	.+6      	; 0x145c <vfprintf+0x346>
    1456:	88 e5       	ldi	r24, 0x58	; 88
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <vfprintf+0x34a>
    145c:	88 e7       	ldi	r24, 0x78	; 120
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	b7 01       	movw	r22, r14
    1462:	0c c0       	rjmp	.+24     	; 0x147c <vfprintf+0x366>
    1464:	82 2f       	mov	r24, r18
    1466:	86 78       	andi	r24, 0x86	; 134
    1468:	51 f0       	breq	.+20     	; 0x147e <vfprintf+0x368>
    146a:	21 fd       	sbrc	r18, 1
    146c:	02 c0       	rjmp	.+4      	; 0x1472 <vfprintf+0x35c>
    146e:	80 e2       	ldi	r24, 0x20	; 32
    1470:	01 c0       	rjmp	.+2      	; 0x1474 <vfprintf+0x35e>
    1472:	8b e2       	ldi	r24, 0x2B	; 43
    1474:	27 fd       	sbrc	r18, 7
    1476:	8d e2       	ldi	r24, 0x2D	; 45
    1478:	b7 01       	movw	r22, r14
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	98 d1       	rcall	.+816    	; 0x17ae <fputc>
    147e:	a5 14       	cp	r10, r5
    1480:	30 f4       	brcc	.+12     	; 0x148e <vfprintf+0x378>
    1482:	b7 01       	movw	r22, r14
    1484:	80 e3       	ldi	r24, 0x30	; 48
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	92 d1       	rcall	.+804    	; 0x17ae <fputc>
    148a:	5a 94       	dec	r5
    148c:	f8 cf       	rjmp	.-16     	; 0x147e <vfprintf+0x368>
    148e:	aa 94       	dec	r10
    1490:	f4 01       	movw	r30, r8
    1492:	ea 0d       	add	r30, r10
    1494:	f1 1d       	adc	r31, r1
    1496:	80 81       	ld	r24, Z
    1498:	b7 01       	movw	r22, r14
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	88 d1       	rcall	.+784    	; 0x17ae <fputc>
    149e:	a1 10       	cpse	r10, r1
    14a0:	f6 cf       	rjmp	.-20     	; 0x148e <vfprintf+0x378>
    14a2:	33 20       	and	r3, r3
    14a4:	09 f4       	brne	.+2      	; 0x14a8 <vfprintf+0x392>
    14a6:	5d ce       	rjmp	.-838    	; 0x1162 <vfprintf+0x4c>
    14a8:	b7 01       	movw	r22, r14
    14aa:	80 e2       	ldi	r24, 0x20	; 32
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	7f d1       	rcall	.+766    	; 0x17ae <fputc>
    14b0:	3a 94       	dec	r3
    14b2:	f7 cf       	rjmp	.-18     	; 0x14a2 <vfprintf+0x38c>
    14b4:	f7 01       	movw	r30, r14
    14b6:	86 81       	ldd	r24, Z+6	; 0x06
    14b8:	97 81       	ldd	r25, Z+7	; 0x07
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <vfprintf+0x3aa>
    14bc:	8f ef       	ldi	r24, 0xFF	; 255
    14be:	9f ef       	ldi	r25, 0xFF	; 255
    14c0:	2c 96       	adiw	r28, 0x0c	; 12
    14c2:	0f b6       	in	r0, 0x3f	; 63
    14c4:	f8 94       	cli
    14c6:	de bf       	out	0x3e, r29	; 62
    14c8:	0f be       	out	0x3f, r0	; 63
    14ca:	cd bf       	out	0x3d, r28	; 61
    14cc:	df 91       	pop	r29
    14ce:	cf 91       	pop	r28
    14d0:	1f 91       	pop	r17
    14d2:	0f 91       	pop	r16
    14d4:	ff 90       	pop	r15
    14d6:	ef 90       	pop	r14
    14d8:	df 90       	pop	r13
    14da:	cf 90       	pop	r12
    14dc:	bf 90       	pop	r11
    14de:	af 90       	pop	r10
    14e0:	9f 90       	pop	r9
    14e2:	8f 90       	pop	r8
    14e4:	7f 90       	pop	r7
    14e6:	6f 90       	pop	r6
    14e8:	5f 90       	pop	r5
    14ea:	4f 90       	pop	r4
    14ec:	3f 90       	pop	r3
    14ee:	2f 90       	pop	r2
    14f0:	08 95       	ret

000014f2 <calloc>:
    14f2:	0f 93       	push	r16
    14f4:	1f 93       	push	r17
    14f6:	cf 93       	push	r28
    14f8:	df 93       	push	r29
    14fa:	86 9f       	mul	r24, r22
    14fc:	80 01       	movw	r16, r0
    14fe:	87 9f       	mul	r24, r23
    1500:	10 0d       	add	r17, r0
    1502:	96 9f       	mul	r25, r22
    1504:	10 0d       	add	r17, r0
    1506:	11 24       	eor	r1, r1
    1508:	c8 01       	movw	r24, r16
    150a:	0d d0       	rcall	.+26     	; 0x1526 <malloc>
    150c:	ec 01       	movw	r28, r24
    150e:	00 97       	sbiw	r24, 0x00	; 0
    1510:	21 f0       	breq	.+8      	; 0x151a <calloc+0x28>
    1512:	a8 01       	movw	r20, r16
    1514:	60 e0       	ldi	r22, 0x00	; 0
    1516:	70 e0       	ldi	r23, 0x00	; 0
    1518:	38 d1       	rcall	.+624    	; 0x178a <memset>
    151a:	ce 01       	movw	r24, r28
    151c:	df 91       	pop	r29
    151e:	cf 91       	pop	r28
    1520:	1f 91       	pop	r17
    1522:	0f 91       	pop	r16
    1524:	08 95       	ret

00001526 <malloc>:
    1526:	cf 93       	push	r28
    1528:	df 93       	push	r29
    152a:	82 30       	cpi	r24, 0x02	; 2
    152c:	91 05       	cpc	r25, r1
    152e:	10 f4       	brcc	.+4      	; 0x1534 <malloc+0xe>
    1530:	82 e0       	ldi	r24, 0x02	; 2
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	e0 91 52 03 	lds	r30, 0x0352
    1538:	f0 91 53 03 	lds	r31, 0x0353
    153c:	20 e0       	ldi	r18, 0x00	; 0
    153e:	30 e0       	ldi	r19, 0x00	; 0
    1540:	a0 e0       	ldi	r26, 0x00	; 0
    1542:	b0 e0       	ldi	r27, 0x00	; 0
    1544:	30 97       	sbiw	r30, 0x00	; 0
    1546:	39 f1       	breq	.+78     	; 0x1596 <malloc+0x70>
    1548:	40 81       	ld	r20, Z
    154a:	51 81       	ldd	r21, Z+1	; 0x01
    154c:	48 17       	cp	r20, r24
    154e:	59 07       	cpc	r21, r25
    1550:	b8 f0       	brcs	.+46     	; 0x1580 <malloc+0x5a>
    1552:	48 17       	cp	r20, r24
    1554:	59 07       	cpc	r21, r25
    1556:	71 f4       	brne	.+28     	; 0x1574 <malloc+0x4e>
    1558:	82 81       	ldd	r24, Z+2	; 0x02
    155a:	93 81       	ldd	r25, Z+3	; 0x03
    155c:	10 97       	sbiw	r26, 0x00	; 0
    155e:	29 f0       	breq	.+10     	; 0x156a <malloc+0x44>
    1560:	13 96       	adiw	r26, 0x03	; 3
    1562:	9c 93       	st	X, r25
    1564:	8e 93       	st	-X, r24
    1566:	12 97       	sbiw	r26, 0x02	; 2
    1568:	2c c0       	rjmp	.+88     	; 0x15c2 <malloc+0x9c>
    156a:	90 93 53 03 	sts	0x0353, r25
    156e:	80 93 52 03 	sts	0x0352, r24
    1572:	27 c0       	rjmp	.+78     	; 0x15c2 <malloc+0x9c>
    1574:	21 15       	cp	r18, r1
    1576:	31 05       	cpc	r19, r1
    1578:	31 f0       	breq	.+12     	; 0x1586 <malloc+0x60>
    157a:	42 17       	cp	r20, r18
    157c:	53 07       	cpc	r21, r19
    157e:	18 f0       	brcs	.+6      	; 0x1586 <malloc+0x60>
    1580:	a9 01       	movw	r20, r18
    1582:	db 01       	movw	r26, r22
    1584:	01 c0       	rjmp	.+2      	; 0x1588 <malloc+0x62>
    1586:	ef 01       	movw	r28, r30
    1588:	9a 01       	movw	r18, r20
    158a:	bd 01       	movw	r22, r26
    158c:	df 01       	movw	r26, r30
    158e:	02 80       	ldd	r0, Z+2	; 0x02
    1590:	f3 81       	ldd	r31, Z+3	; 0x03
    1592:	e0 2d       	mov	r30, r0
    1594:	d7 cf       	rjmp	.-82     	; 0x1544 <malloc+0x1e>
    1596:	21 15       	cp	r18, r1
    1598:	31 05       	cpc	r19, r1
    159a:	f9 f0       	breq	.+62     	; 0x15da <malloc+0xb4>
    159c:	28 1b       	sub	r18, r24
    159e:	39 0b       	sbc	r19, r25
    15a0:	24 30       	cpi	r18, 0x04	; 4
    15a2:	31 05       	cpc	r19, r1
    15a4:	80 f4       	brcc	.+32     	; 0x15c6 <malloc+0xa0>
    15a6:	8a 81       	ldd	r24, Y+2	; 0x02
    15a8:	9b 81       	ldd	r25, Y+3	; 0x03
    15aa:	61 15       	cp	r22, r1
    15ac:	71 05       	cpc	r23, r1
    15ae:	21 f0       	breq	.+8      	; 0x15b8 <malloc+0x92>
    15b0:	fb 01       	movw	r30, r22
    15b2:	93 83       	std	Z+3, r25	; 0x03
    15b4:	82 83       	std	Z+2, r24	; 0x02
    15b6:	04 c0       	rjmp	.+8      	; 0x15c0 <malloc+0x9a>
    15b8:	90 93 53 03 	sts	0x0353, r25
    15bc:	80 93 52 03 	sts	0x0352, r24
    15c0:	fe 01       	movw	r30, r28
    15c2:	32 96       	adiw	r30, 0x02	; 2
    15c4:	44 c0       	rjmp	.+136    	; 0x164e <malloc+0x128>
    15c6:	fe 01       	movw	r30, r28
    15c8:	e2 0f       	add	r30, r18
    15ca:	f3 1f       	adc	r31, r19
    15cc:	81 93       	st	Z+, r24
    15ce:	91 93       	st	Z+, r25
    15d0:	22 50       	subi	r18, 0x02	; 2
    15d2:	31 09       	sbc	r19, r1
    15d4:	39 83       	std	Y+1, r19	; 0x01
    15d6:	28 83       	st	Y, r18
    15d8:	3a c0       	rjmp	.+116    	; 0x164e <malloc+0x128>
    15da:	20 91 50 03 	lds	r18, 0x0350
    15de:	30 91 51 03 	lds	r19, 0x0351
    15e2:	23 2b       	or	r18, r19
    15e4:	41 f4       	brne	.+16     	; 0x15f6 <malloc+0xd0>
    15e6:	20 91 02 02 	lds	r18, 0x0202
    15ea:	30 91 03 02 	lds	r19, 0x0203
    15ee:	30 93 51 03 	sts	0x0351, r19
    15f2:	20 93 50 03 	sts	0x0350, r18
    15f6:	20 91 00 02 	lds	r18, 0x0200
    15fa:	30 91 01 02 	lds	r19, 0x0201
    15fe:	21 15       	cp	r18, r1
    1600:	31 05       	cpc	r19, r1
    1602:	41 f4       	brne	.+16     	; 0x1614 <malloc+0xee>
    1604:	2d b7       	in	r18, 0x3d	; 61
    1606:	3e b7       	in	r19, 0x3e	; 62
    1608:	40 91 04 02 	lds	r20, 0x0204
    160c:	50 91 05 02 	lds	r21, 0x0205
    1610:	24 1b       	sub	r18, r20
    1612:	35 0b       	sbc	r19, r21
    1614:	e0 91 50 03 	lds	r30, 0x0350
    1618:	f0 91 51 03 	lds	r31, 0x0351
    161c:	e2 17       	cp	r30, r18
    161e:	f3 07       	cpc	r31, r19
    1620:	a0 f4       	brcc	.+40     	; 0x164a <malloc+0x124>
    1622:	2e 1b       	sub	r18, r30
    1624:	3f 0b       	sbc	r19, r31
    1626:	28 17       	cp	r18, r24
    1628:	39 07       	cpc	r19, r25
    162a:	78 f0       	brcs	.+30     	; 0x164a <malloc+0x124>
    162c:	ac 01       	movw	r20, r24
    162e:	4e 5f       	subi	r20, 0xFE	; 254
    1630:	5f 4f       	sbci	r21, 0xFF	; 255
    1632:	24 17       	cp	r18, r20
    1634:	35 07       	cpc	r19, r21
    1636:	48 f0       	brcs	.+18     	; 0x164a <malloc+0x124>
    1638:	4e 0f       	add	r20, r30
    163a:	5f 1f       	adc	r21, r31
    163c:	50 93 51 03 	sts	0x0351, r21
    1640:	40 93 50 03 	sts	0x0350, r20
    1644:	81 93       	st	Z+, r24
    1646:	91 93       	st	Z+, r25
    1648:	02 c0       	rjmp	.+4      	; 0x164e <malloc+0x128>
    164a:	e0 e0       	ldi	r30, 0x00	; 0
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	cf 01       	movw	r24, r30
    1650:	df 91       	pop	r29
    1652:	cf 91       	pop	r28
    1654:	08 95       	ret

00001656 <free>:
    1656:	cf 93       	push	r28
    1658:	df 93       	push	r29
    165a:	00 97       	sbiw	r24, 0x00	; 0
    165c:	09 f4       	brne	.+2      	; 0x1660 <free+0xa>
    165e:	87 c0       	rjmp	.+270    	; 0x176e <free+0x118>
    1660:	fc 01       	movw	r30, r24
    1662:	32 97       	sbiw	r30, 0x02	; 2
    1664:	13 82       	std	Z+3, r1	; 0x03
    1666:	12 82       	std	Z+2, r1	; 0x02
    1668:	c0 91 52 03 	lds	r28, 0x0352
    166c:	d0 91 53 03 	lds	r29, 0x0353
    1670:	20 97       	sbiw	r28, 0x00	; 0
    1672:	81 f4       	brne	.+32     	; 0x1694 <free+0x3e>
    1674:	20 81       	ld	r18, Z
    1676:	31 81       	ldd	r19, Z+1	; 0x01
    1678:	28 0f       	add	r18, r24
    167a:	39 1f       	adc	r19, r25
    167c:	80 91 50 03 	lds	r24, 0x0350
    1680:	90 91 51 03 	lds	r25, 0x0351
    1684:	82 17       	cp	r24, r18
    1686:	93 07       	cpc	r25, r19
    1688:	79 f5       	brne	.+94     	; 0x16e8 <free+0x92>
    168a:	f0 93 51 03 	sts	0x0351, r31
    168e:	e0 93 50 03 	sts	0x0350, r30
    1692:	6d c0       	rjmp	.+218    	; 0x176e <free+0x118>
    1694:	de 01       	movw	r26, r28
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	ae 17       	cp	r26, r30
    169c:	bf 07       	cpc	r27, r31
    169e:	50 f4       	brcc	.+20     	; 0x16b4 <free+0x5e>
    16a0:	12 96       	adiw	r26, 0x02	; 2
    16a2:	4d 91       	ld	r20, X+
    16a4:	5c 91       	ld	r21, X
    16a6:	13 97       	sbiw	r26, 0x03	; 3
    16a8:	9d 01       	movw	r18, r26
    16aa:	41 15       	cp	r20, r1
    16ac:	51 05       	cpc	r21, r1
    16ae:	09 f1       	breq	.+66     	; 0x16f2 <free+0x9c>
    16b0:	da 01       	movw	r26, r20
    16b2:	f3 cf       	rjmp	.-26     	; 0x169a <free+0x44>
    16b4:	b3 83       	std	Z+3, r27	; 0x03
    16b6:	a2 83       	std	Z+2, r26	; 0x02
    16b8:	40 81       	ld	r20, Z
    16ba:	51 81       	ldd	r21, Z+1	; 0x01
    16bc:	84 0f       	add	r24, r20
    16be:	95 1f       	adc	r25, r21
    16c0:	8a 17       	cp	r24, r26
    16c2:	9b 07       	cpc	r25, r27
    16c4:	71 f4       	brne	.+28     	; 0x16e2 <free+0x8c>
    16c6:	8d 91       	ld	r24, X+
    16c8:	9c 91       	ld	r25, X
    16ca:	11 97       	sbiw	r26, 0x01	; 1
    16cc:	84 0f       	add	r24, r20
    16ce:	95 1f       	adc	r25, r21
    16d0:	02 96       	adiw	r24, 0x02	; 2
    16d2:	91 83       	std	Z+1, r25	; 0x01
    16d4:	80 83       	st	Z, r24
    16d6:	12 96       	adiw	r26, 0x02	; 2
    16d8:	8d 91       	ld	r24, X+
    16da:	9c 91       	ld	r25, X
    16dc:	13 97       	sbiw	r26, 0x03	; 3
    16de:	93 83       	std	Z+3, r25	; 0x03
    16e0:	82 83       	std	Z+2, r24	; 0x02
    16e2:	21 15       	cp	r18, r1
    16e4:	31 05       	cpc	r19, r1
    16e6:	29 f4       	brne	.+10     	; 0x16f2 <free+0x9c>
    16e8:	f0 93 53 03 	sts	0x0353, r31
    16ec:	e0 93 52 03 	sts	0x0352, r30
    16f0:	3e c0       	rjmp	.+124    	; 0x176e <free+0x118>
    16f2:	d9 01       	movw	r26, r18
    16f4:	13 96       	adiw	r26, 0x03	; 3
    16f6:	fc 93       	st	X, r31
    16f8:	ee 93       	st	-X, r30
    16fa:	12 97       	sbiw	r26, 0x02	; 2
    16fc:	4d 91       	ld	r20, X+
    16fe:	5d 91       	ld	r21, X+
    1700:	a4 0f       	add	r26, r20
    1702:	b5 1f       	adc	r27, r21
    1704:	ea 17       	cp	r30, r26
    1706:	fb 07       	cpc	r31, r27
    1708:	79 f4       	brne	.+30     	; 0x1728 <free+0xd2>
    170a:	80 81       	ld	r24, Z
    170c:	91 81       	ldd	r25, Z+1	; 0x01
    170e:	84 0f       	add	r24, r20
    1710:	95 1f       	adc	r25, r21
    1712:	02 96       	adiw	r24, 0x02	; 2
    1714:	d9 01       	movw	r26, r18
    1716:	11 96       	adiw	r26, 0x01	; 1
    1718:	9c 93       	st	X, r25
    171a:	8e 93       	st	-X, r24
    171c:	82 81       	ldd	r24, Z+2	; 0x02
    171e:	93 81       	ldd	r25, Z+3	; 0x03
    1720:	13 96       	adiw	r26, 0x03	; 3
    1722:	9c 93       	st	X, r25
    1724:	8e 93       	st	-X, r24
    1726:	12 97       	sbiw	r26, 0x02	; 2
    1728:	e0 e0       	ldi	r30, 0x00	; 0
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	8a 81       	ldd	r24, Y+2	; 0x02
    172e:	9b 81       	ldd	r25, Y+3	; 0x03
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	19 f0       	breq	.+6      	; 0x173a <free+0xe4>
    1734:	fe 01       	movw	r30, r28
    1736:	ec 01       	movw	r28, r24
    1738:	f9 cf       	rjmp	.-14     	; 0x172c <free+0xd6>
    173a:	ce 01       	movw	r24, r28
    173c:	02 96       	adiw	r24, 0x02	; 2
    173e:	28 81       	ld	r18, Y
    1740:	39 81       	ldd	r19, Y+1	; 0x01
    1742:	82 0f       	add	r24, r18
    1744:	93 1f       	adc	r25, r19
    1746:	20 91 50 03 	lds	r18, 0x0350
    174a:	30 91 51 03 	lds	r19, 0x0351
    174e:	28 17       	cp	r18, r24
    1750:	39 07       	cpc	r19, r25
    1752:	69 f4       	brne	.+26     	; 0x176e <free+0x118>
    1754:	30 97       	sbiw	r30, 0x00	; 0
    1756:	29 f4       	brne	.+10     	; 0x1762 <free+0x10c>
    1758:	10 92 53 03 	sts	0x0353, r1
    175c:	10 92 52 03 	sts	0x0352, r1
    1760:	02 c0       	rjmp	.+4      	; 0x1766 <free+0x110>
    1762:	13 82       	std	Z+3, r1	; 0x03
    1764:	12 82       	std	Z+2, r1	; 0x02
    1766:	d0 93 51 03 	sts	0x0351, r29
    176a:	c0 93 50 03 	sts	0x0350, r28
    176e:	df 91       	pop	r29
    1770:	cf 91       	pop	r28
    1772:	08 95       	ret

00001774 <strnlen_P>:
    1774:	fc 01       	movw	r30, r24
    1776:	05 90       	lpm	r0, Z+
    1778:	61 50       	subi	r22, 0x01	; 1
    177a:	70 40       	sbci	r23, 0x00	; 0
    177c:	01 10       	cpse	r0, r1
    177e:	d8 f7       	brcc	.-10     	; 0x1776 <strnlen_P+0x2>
    1780:	80 95       	com	r24
    1782:	90 95       	com	r25
    1784:	8e 0f       	add	r24, r30
    1786:	9f 1f       	adc	r25, r31
    1788:	08 95       	ret

0000178a <memset>:
    178a:	dc 01       	movw	r26, r24
    178c:	01 c0       	rjmp	.+2      	; 0x1790 <memset+0x6>
    178e:	6d 93       	st	X+, r22
    1790:	41 50       	subi	r20, 0x01	; 1
    1792:	50 40       	sbci	r21, 0x00	; 0
    1794:	e0 f7       	brcc	.-8      	; 0x178e <memset+0x4>
    1796:	08 95       	ret

00001798 <strnlen>:
    1798:	fc 01       	movw	r30, r24
    179a:	61 50       	subi	r22, 0x01	; 1
    179c:	70 40       	sbci	r23, 0x00	; 0
    179e:	01 90       	ld	r0, Z+
    17a0:	01 10       	cpse	r0, r1
    17a2:	d8 f7       	brcc	.-10     	; 0x179a <strnlen+0x2>
    17a4:	80 95       	com	r24
    17a6:	90 95       	com	r25
    17a8:	8e 0f       	add	r24, r30
    17aa:	9f 1f       	adc	r25, r31
    17ac:	08 95       	ret

000017ae <fputc>:
    17ae:	0f 93       	push	r16
    17b0:	1f 93       	push	r17
    17b2:	cf 93       	push	r28
    17b4:	df 93       	push	r29
    17b6:	18 2f       	mov	r17, r24
    17b8:	09 2f       	mov	r16, r25
    17ba:	eb 01       	movw	r28, r22
    17bc:	8b 81       	ldd	r24, Y+3	; 0x03
    17be:	81 fd       	sbrc	r24, 1
    17c0:	03 c0       	rjmp	.+6      	; 0x17c8 <fputc+0x1a>
    17c2:	8f ef       	ldi	r24, 0xFF	; 255
    17c4:	9f ef       	ldi	r25, 0xFF	; 255
    17c6:	20 c0       	rjmp	.+64     	; 0x1808 <fputc+0x5a>
    17c8:	82 ff       	sbrs	r24, 2
    17ca:	10 c0       	rjmp	.+32     	; 0x17ec <fputc+0x3e>
    17cc:	4e 81       	ldd	r20, Y+6	; 0x06
    17ce:	5f 81       	ldd	r21, Y+7	; 0x07
    17d0:	2c 81       	ldd	r18, Y+4	; 0x04
    17d2:	3d 81       	ldd	r19, Y+5	; 0x05
    17d4:	42 17       	cp	r20, r18
    17d6:	53 07       	cpc	r21, r19
    17d8:	7c f4       	brge	.+30     	; 0x17f8 <fputc+0x4a>
    17da:	e8 81       	ld	r30, Y
    17dc:	f9 81       	ldd	r31, Y+1	; 0x01
    17de:	9f 01       	movw	r18, r30
    17e0:	2f 5f       	subi	r18, 0xFF	; 255
    17e2:	3f 4f       	sbci	r19, 0xFF	; 255
    17e4:	39 83       	std	Y+1, r19	; 0x01
    17e6:	28 83       	st	Y, r18
    17e8:	10 83       	st	Z, r17
    17ea:	06 c0       	rjmp	.+12     	; 0x17f8 <fputc+0x4a>
    17ec:	e8 85       	ldd	r30, Y+8	; 0x08
    17ee:	f9 85       	ldd	r31, Y+9	; 0x09
    17f0:	81 2f       	mov	r24, r17
    17f2:	19 95       	eicall
    17f4:	89 2b       	or	r24, r25
    17f6:	29 f7       	brne	.-54     	; 0x17c2 <fputc+0x14>
    17f8:	2e 81       	ldd	r18, Y+6	; 0x06
    17fa:	3f 81       	ldd	r19, Y+7	; 0x07
    17fc:	2f 5f       	subi	r18, 0xFF	; 255
    17fe:	3f 4f       	sbci	r19, 0xFF	; 255
    1800:	3f 83       	std	Y+7, r19	; 0x07
    1802:	2e 83       	std	Y+6, r18	; 0x06
    1804:	81 2f       	mov	r24, r17
    1806:	90 2f       	mov	r25, r16
    1808:	df 91       	pop	r29
    180a:	cf 91       	pop	r28
    180c:	1f 91       	pop	r17
    180e:	0f 91       	pop	r16
    1810:	08 95       	ret

00001812 <__ultoa_invert>:
    1812:	fa 01       	movw	r30, r20
    1814:	aa 27       	eor	r26, r26
    1816:	28 30       	cpi	r18, 0x08	; 8
    1818:	51 f1       	breq	.+84     	; 0x186e <__ultoa_invert+0x5c>
    181a:	20 31       	cpi	r18, 0x10	; 16
    181c:	81 f1       	breq	.+96     	; 0x187e <__ultoa_invert+0x6c>
    181e:	e8 94       	clt
    1820:	6f 93       	push	r22
    1822:	6e 7f       	andi	r22, 0xFE	; 254
    1824:	6e 5f       	subi	r22, 0xFE	; 254
    1826:	7f 4f       	sbci	r23, 0xFF	; 255
    1828:	8f 4f       	sbci	r24, 0xFF	; 255
    182a:	9f 4f       	sbci	r25, 0xFF	; 255
    182c:	af 4f       	sbci	r26, 0xFF	; 255
    182e:	b1 e0       	ldi	r27, 0x01	; 1
    1830:	3e d0       	rcall	.+124    	; 0x18ae <__ultoa_invert+0x9c>
    1832:	b4 e0       	ldi	r27, 0x04	; 4
    1834:	3c d0       	rcall	.+120    	; 0x18ae <__ultoa_invert+0x9c>
    1836:	67 0f       	add	r22, r23
    1838:	78 1f       	adc	r23, r24
    183a:	89 1f       	adc	r24, r25
    183c:	9a 1f       	adc	r25, r26
    183e:	a1 1d       	adc	r26, r1
    1840:	68 0f       	add	r22, r24
    1842:	79 1f       	adc	r23, r25
    1844:	8a 1f       	adc	r24, r26
    1846:	91 1d       	adc	r25, r1
    1848:	a1 1d       	adc	r26, r1
    184a:	6a 0f       	add	r22, r26
    184c:	71 1d       	adc	r23, r1
    184e:	81 1d       	adc	r24, r1
    1850:	91 1d       	adc	r25, r1
    1852:	a1 1d       	adc	r26, r1
    1854:	20 d0       	rcall	.+64     	; 0x1896 <__ultoa_invert+0x84>
    1856:	09 f4       	brne	.+2      	; 0x185a <__ultoa_invert+0x48>
    1858:	68 94       	set
    185a:	3f 91       	pop	r19
    185c:	2a e0       	ldi	r18, 0x0A	; 10
    185e:	26 9f       	mul	r18, r22
    1860:	11 24       	eor	r1, r1
    1862:	30 19       	sub	r19, r0
    1864:	30 5d       	subi	r19, 0xD0	; 208
    1866:	31 93       	st	Z+, r19
    1868:	de f6       	brtc	.-74     	; 0x1820 <__ultoa_invert+0xe>
    186a:	cf 01       	movw	r24, r30
    186c:	08 95       	ret
    186e:	46 2f       	mov	r20, r22
    1870:	47 70       	andi	r20, 0x07	; 7
    1872:	40 5d       	subi	r20, 0xD0	; 208
    1874:	41 93       	st	Z+, r20
    1876:	b3 e0       	ldi	r27, 0x03	; 3
    1878:	0f d0       	rcall	.+30     	; 0x1898 <__ultoa_invert+0x86>
    187a:	c9 f7       	brne	.-14     	; 0x186e <__ultoa_invert+0x5c>
    187c:	f6 cf       	rjmp	.-20     	; 0x186a <__ultoa_invert+0x58>
    187e:	46 2f       	mov	r20, r22
    1880:	4f 70       	andi	r20, 0x0F	; 15
    1882:	40 5d       	subi	r20, 0xD0	; 208
    1884:	4a 33       	cpi	r20, 0x3A	; 58
    1886:	18 f0       	brcs	.+6      	; 0x188e <__ultoa_invert+0x7c>
    1888:	49 5d       	subi	r20, 0xD9	; 217
    188a:	31 fd       	sbrc	r19, 1
    188c:	40 52       	subi	r20, 0x20	; 32
    188e:	41 93       	st	Z+, r20
    1890:	02 d0       	rcall	.+4      	; 0x1896 <__ultoa_invert+0x84>
    1892:	a9 f7       	brne	.-22     	; 0x187e <__ultoa_invert+0x6c>
    1894:	ea cf       	rjmp	.-44     	; 0x186a <__ultoa_invert+0x58>
    1896:	b4 e0       	ldi	r27, 0x04	; 4
    1898:	a6 95       	lsr	r26
    189a:	97 95       	ror	r25
    189c:	87 95       	ror	r24
    189e:	77 95       	ror	r23
    18a0:	67 95       	ror	r22
    18a2:	ba 95       	dec	r27
    18a4:	c9 f7       	brne	.-14     	; 0x1898 <__ultoa_invert+0x86>
    18a6:	00 97       	sbiw	r24, 0x00	; 0
    18a8:	61 05       	cpc	r22, r1
    18aa:	71 05       	cpc	r23, r1
    18ac:	08 95       	ret
    18ae:	9b 01       	movw	r18, r22
    18b0:	ac 01       	movw	r20, r24
    18b2:	0a 2e       	mov	r0, r26
    18b4:	06 94       	lsr	r0
    18b6:	57 95       	ror	r21
    18b8:	47 95       	ror	r20
    18ba:	37 95       	ror	r19
    18bc:	27 95       	ror	r18
    18be:	ba 95       	dec	r27
    18c0:	c9 f7       	brne	.-14     	; 0x18b4 <__ultoa_invert+0xa2>
    18c2:	62 0f       	add	r22, r18
    18c4:	73 1f       	adc	r23, r19
    18c6:	84 1f       	adc	r24, r20
    18c8:	95 1f       	adc	r25, r21
    18ca:	a0 1d       	adc	r26, r0
    18cc:	08 95       	ret

000018ce <_exit>:
    18ce:	f8 94       	cli

000018d0 <__stop_program>:
    18d0:	ff cf       	rjmp	.-2      	; 0x18d0 <__stop_program>
