// Seed: 37876899
module module_0;
  wire id_1, id_2;
  logic [7:0] id_3;
  ;
  assign id_3[1'b0] = id_1;
  assign id_1 = id_1;
  assign id_2 = id_2;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_5 = 32'd96,
    parameter id_7 = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  assign id_3 = id_4;
  logic [id_2  ==  !  id_2 : 1] _id_5;
  wire id_6, _id_7;
  logic [7:0] id_8, id_9;
  wire [id_5 : 1] id_10;
  logic id_11;
  ;
  integer id_12;
  ;
  module_0 modCall_1 ();
  wire id_13;
  genvar id_14, id_15;
  wire id_16;
  assign id_15 = id_8[id_7];
endmodule
