<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVRegisterInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RISCVRegisterInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCV_8h_source.html">RISCV.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVMachineFunctionInfo_8h_source.html">RISCVMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVSubtarget_8h_source.html">RISCVSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Dwarf_8h_source.html">llvm/BinaryFormat/Dwarf.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetFrameLowering_8h_source.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;RISCVGenRegisterInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RISCVRegisterInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RISCVRegisterInfo_8cpp__incl.png" border="0" usemap="#lib_2Target_2RISCV_2RISCVRegisterInfo_8cpp" alt=""/></div>
</div>
</div>
<p><a href="RISCVRegisterInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a13b7359d3501128c4c130fd13756facc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">GET_REGINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a13b7359d3501128c4c130fd13756facc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2d2b42c7796787474cbae0b36b6117ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterInfo_8cpp.html#a2d2b42c7796787474cbae0b36b6117ee">DisableRegAllocHints</a> (&quot;riscv-disable-regalloc-hints&quot;, cl::Hidden, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable two address hints <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> &quot; &quot;<a class="el" href="PHIElimination_8cpp.html#a6058ea3bdb60defe0ccd652f1a08131c">allocation</a>&quot;))</td></tr>
<tr class="separator:a2d2b42c7796787474cbae0b36b6117ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a6b1f0947caf21b2e952699f84543b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">FixedCSRFIMap</a> []</td></tr>
<tr class="separator:af7a6b1f0947caf21b2e952699f84543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a13b7359d3501128c4c130fd13756facc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b7359d3501128c4c130fd13756facc">&#9670;&nbsp;</a></span>GET_REGINFO_TARGET_DESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2d2b42c7796787474cbae0b36b6117ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2b42c7796787474cbae0b36b6117ee">&#9670;&nbsp;</a></span>DisableRegAllocHints</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableRegAllocHints(&quot;riscv-disable-regalloc-hints&quot;, cl::Hidden, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable two address hints <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> &quot; &quot;<a class="el" href="PHIElimination_8cpp.html#a6058ea3bdb60defe0ccd652f1a08131c">allocation</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00691">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>.</p>

</div>
</div>
<a id="af7a6b1f0947caf21b2e952699f84543b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a6b1f0947caf21b2e952699f84543b">&#9670;&nbsp;</a></span>FixedCSRFIMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&gt; FixedCSRFIMap[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  {  RISCV::X1,   -1},</div>
<div class="line">  {  RISCV::X8,   -2},</div>
<div class="line">  {  RISCV::X9,   -3},</div>
<div class="line">  {  RISCV::X18,  -4},</div>
<div class="line">  {  RISCV::X19,  -5},</div>
<div class="line">  {  RISCV::X20,  -6},</div>
<div class="line">  {  RISCV::X21,  -7},</div>
<div class="line">  {  RISCV::X22,  -8},</div>
<div class="line">  {  RISCV::X23,  -9},</div>
<div class="line">  {  RISCV::X24,  -10},</div>
<div class="line">  {  RISCV::X25,  -11},</div>
<div class="line">  { RISCV::X26,  -12},</div>
<div class="line">  { RISCV::X27,  -13}</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00132">132</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00148">llvm::RISCVRegisterInfo::hasReservedSpillSlot()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
