<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>vga_basic_control</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>vga_basic_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f01ffcbb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>vga_basic_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f01ffcbb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4a28286</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/draw_background.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_basic_control_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_basic_control_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8b77dfdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/draw_background.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_basic_control_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_timing.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vga_basic_control_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/data/vga_basic_control.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/data/vga_basic_control.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/src/vga_basic_control.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/src/vga_basic_control.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vga_basic_control_v1_0/src/vga_basic_control_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vga_basic_control_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vga_basic_control_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>vga_basic_control_v1.0</xilinx:displayName>
      <xilinx:coreRevision>40</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-09-01T18:22:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ae7327_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d15fca_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a62714a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a9e124_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444d2df5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb65a14_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a4c02a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f21edc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60de50a7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd41455_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9a4a63_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a350baa_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f599b8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69693adb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2f4a9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5596eec7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e04bffe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e797e2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2718ecda_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cf35f8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbce735_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cff6098_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c096f5a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95672aa_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e137fe5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5d6b53_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5933048_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672ef786_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692126f5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68037090_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc188eb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9f10d5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d8c8b2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed56a77_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b97c0b2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485dac4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30654b7d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72eb166e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b96f346_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b153c3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc8aeda_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cfa3ef_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c653dae_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddd5ff6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efc5542_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10889c20_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ee49cd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e79321_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b86e88_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1c20c1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdedb37_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dab2425_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dc04df_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3ec1a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5f20cb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c19aac9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed98785_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dad41b6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215b5e2d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61252e9c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c4cc7d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bf1283_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf88225_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33552402_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc19789_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379e559e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71177cd9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706de028_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3730f36e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a4b8fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6b7159_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15247406_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548085f2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b1d03b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7404c2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83fc72d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189cad9e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b32cb3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e07bd8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eddc83e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444b3d4f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c784fb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f367979_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e988ffd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b00e0a3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b666e44_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77848c94_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7881a51c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7d018b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2964b822_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e08a2f6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b77a8b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267d9013_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6300a022_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb7cd71_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3eddb1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1e232e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224636ec_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2000a0a6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fad370_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739a11f1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d4579d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492feb3d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14679e36_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386d0da6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3cd888_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123aaa56_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762113a4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b671202_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bfba8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c547e6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e416d1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437577b2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb46ffb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2ee783_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a9ca1e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61df5331_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f983718_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c89a022_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f64ec08_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365ffc2b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bc6e85_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73453d5c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473414f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d33b8a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54925d6a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaf3ba4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782fdb9b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2614534a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d30083_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1214e1ab_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674c198d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36369094_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d87cc7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790a71cb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cdb8c8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a65012_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10df8ff8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c05a9a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a9bcd4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b6bf3b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386c0930_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f1a246_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d14f0aa_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7c2bfe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca99575_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b5d3c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70525128_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eab361_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461e666d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418510fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d27aa5c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2918af67_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a23f880_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac9a6cd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ea3dbb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c5653c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3c5b53_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb71fd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f39bb8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f35b5d4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188e065c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0671ca_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffb3db5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff15908_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7c5c80_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5437468d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c48a46_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5019a56_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c3518c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd3d7e5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1195128e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b87f0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129d5079_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da95daf_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297efb79_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfa46dd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162d68c2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5b51d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5dc55_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33faf6a1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7311aa21_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be15e45_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d22bab9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406420fc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef5d4b1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ed7211_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5b4962_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19171935_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7815a4be_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6508a8ba_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5177d3a9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237233b7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb9e0b1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bb7bbe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123862a8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fc4b4f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cb9e68_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a53b1c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb5a76f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a8b364_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2350910_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b456104_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426a7a7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1060f7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664b801e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df5b0b9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799bb511_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d2f056_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a63ff5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436ed75e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ce7a67_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557f40fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ded83f8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5cd6b7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd3c8d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61da436_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549afbb2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcd83cc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710b2462_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0365e9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7863e7de_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75175c22_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df2884d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cc786b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e0856a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78679627_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fa3a9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b27b483_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89199fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5851c4c5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647f2460_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a26797_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d32ab69_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea123d6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d97338_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eebe2d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564b17f8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cf16a7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37471cd4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b3639a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f571c3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125a3ec1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7454387c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a34d754_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d798b5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2107f6e5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464c0209_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f4f5b3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74258873_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175d2050_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ad9a53_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2787d7fb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6508d7e9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424f5276_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475627dc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee5146f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30dba230_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637d972d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d586a24_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798e5ae6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4cdb45_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1bb814_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ed8dc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4477585f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1933de18_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48580d8c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb454e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c238b45_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@854c0a5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483432ee_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9cb94c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f340de_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efa0e06_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559f0081_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb2e05b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1258fd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4ec745_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733628f1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff52e38_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e517573_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9fc8d3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4bfbb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8843fc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc84370_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0edbac_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36557009_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eabc755_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395cde93_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5493f5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d762f8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c762091_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45112c7f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391a6ea1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d538df_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62da47e0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23056e6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c34744_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fad386a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4bbf9a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354a5095_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d091ba1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3bb10d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32964651_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366acb91_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520dc9e6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc17ed0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fda163_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f075315_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c15499_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3360ef90_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123295a5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a0b21c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e219b34_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46692a8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89caeb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6b78bc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683eab6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433d7339_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7e5306_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a40f95d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e0d1b4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf1468c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5371fe96_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8108b1e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa0da7b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443f32f8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b06564_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f09d9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cd7d0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ea4d0e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d806d1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b560f4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33797f01_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb4749_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf2fc79_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c4b491_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607d2412_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379db2f6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bac9af_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764f298b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3143be26_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76941a56_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339fc172_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13af7128_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c1f274_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7b599c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5810504_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13596139_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6238a79a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e9cc3c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab7f488_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e90c35a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d40543_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42374c7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208d3a03_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b61cdb9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d7c57d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a673dd9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b25227_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab8afd5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741be67d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57551cd6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1e2ca1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee9b20_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a652a8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0afa02_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fd9414_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760ff6cc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345142db_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d01e653_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4149ab88_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a0fde2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5105b30_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47133d8a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a573080_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab48c72_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6c4355_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eebccd5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5a8ac0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62806232_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d184c8e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e06ce_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32edff17_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3037d602_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36724fea_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399eae0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8a1d95_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bf2599_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fed57d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0b0b7a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a2bfc5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404e6be7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6c0971_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6162d5ff_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cce71ae_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a7fb60_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b80651_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d6442b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8a7c24_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bff3b5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d30675_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55df1d92_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e952ea_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662606c8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3509981_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb87123_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b52f162_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e56693_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a31b27_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d2c3d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24530778_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19626173_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5fd22d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fac194_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc40678_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c155ab1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2951ed4a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1530e7d9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7881f6c2_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9033be_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51414eb7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e39fb6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605be6ec_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdd210b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58408c94_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390b5d4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b03f62_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fbb0e4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ce6264_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dd074d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bc754f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bbf25f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29815808_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29be112d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ad3f27_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4933216f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9807a0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31be5bce_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2787c6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5091262b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bb5441_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be8fb6a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f1e23c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d67b057_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab5eeb8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c11320d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec1eeb9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124748b4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1d7c05_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741627d3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a18d4fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a108015_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b53b6e9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34633897_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0ffc6d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b38be15_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3db6de_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2f4552_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6781ec41_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a40436_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c8a123_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0eff87_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f49e442_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715753e0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b55402a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1359467f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca0135d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6128613a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdf74ed_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b0f2d9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34826549_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47598ee3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251218c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b071eed_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b399ea_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b46825a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424b3ce9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345c3500_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6a43c5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139913f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f5fe17_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444c8831_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57212d1d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b54442_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370bd63c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c489f3e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607ceda9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33260a98_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d10476a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2b3f34_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a232005_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d055fa3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475360c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a674131_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f22653_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a1767a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3147b5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7881a0e5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcdc50e_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3048e087_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5755dc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f74723_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9830c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466d5191_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48578ce5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b90f05_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15851df7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b884915_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783ed7af_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c6bbc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24166ad6_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f91d9a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f9448f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1ecfe0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f5f4a5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0cc77c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee8d446_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bebd262_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef310b1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2692286c_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b253e36_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d669704_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38be4343_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa96c56_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67670b5f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3d172d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d5a08d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9e8577_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38abe720_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b996aff_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca6d426_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61202364_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e76b94d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47625e5a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560a3728_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bac2b9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@851e6cc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebcdf9b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566e30e3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4378ce9_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de78a11_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628f1a74_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c1dff8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1f40ac_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e869e7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42021331_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cf8c25_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc005fe_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0636e5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425c8367_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b73af83_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3909986_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc1c5a4_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f7838f_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584a0a49_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171ee54b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd5d135_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373f157b_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61056c22_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd84244_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d96cdb5_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281edfc3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199a01dd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a95b26_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f5ed64_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6626e6a3_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492128db_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a9b2e7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c31f6d1_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2871fbab_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0733ab_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ce992_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a76025_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ea0808_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5442011a_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b12e94_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2597afd0_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c270223_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f8fad8_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f229fc_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efd82e7_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310eb788_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e42d38_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530aa341_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32028105_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629192ad_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0a9985_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7209fb_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f494ecd_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104b0b64_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672ba292_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d67261d_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f0f543_ARCHIVE_LOCATION">/home/filip/fpga_design/ip_repo/vga_basic_control_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a5f4578a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="65e909a0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="55a8ddb9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1775a9e9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
