#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012f1be1c7a0 .scope module, "core_control_unit_tb" "core_control_unit_tb" 2 3;
 .timescale 0 0;
P_0000012f1be17b30 .param/l "width" 0 2 5, +C4<00000000000000000000000000100000>;
v0000012f1be2a7b0_0 .var "clk", 0 0;
v0000012f1be2a850_0 .net "fix_cnst_cnt_sig", 31 0, v0000012f1be195b0_0;  1 drivers
v0000012f1be8b8d0_0 .var "is_last", 0 0;
v0000012f1be8b510_0 .net "ram_data_in_address", 31 0, v0000012f1be23230_0;  1 drivers
v0000012f1be8bbf0_0 .var "reset", 0 0;
v0000012f1be8bd30_0 .net "verlet_cnt_sig", 31 0, v0000012f1be23410_0;  1 drivers
S_0000012f1be1ed10 .scope module, "cu" "core_control_unit" 2 13, 3 1 0, S_0000012f1be1c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_last_core";
    .port_info 3 /OUTPUT 32 "verlet_cnt_sig";
    .port_info 4 /OUTPUT 32 "fix_cnst_cnt_sig";
    .port_info 5 /OUTPUT 32 "ram_data_in_address";
P_0000012f1be202d0 .param/l "number_of_node_in_core" 0 3 3, +C4<00000000000000000000000000000101>;
P_0000012f1be20308 .param/l "width" 0 3 2, +C4<00000000000000000000000000100000>;
L_0000012f1be8bdf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012f1be1eea0_0 .net/2s *"_ivl_0", 31 0, L_0000012f1be8bdf8;  1 drivers
L_0000012f1be8be40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012f1be1c930_0 .net/2s *"_ivl_2", 31 0, L_0000012f1be8be40;  1 drivers
v0000012f1bf06d80_0 .net "clk", 0 0, v0000012f1be2a7b0_0;  1 drivers
v0000012f1bf06ef0_0 .var "clk_counter", 31 0;
v0000012f1be195b0_0 .var "fix_cnst_cnt_sig", 31 0;
v0000012f1be19650_0 .net "is_last_core", 0 0, v0000012f1be8b8d0_0;  1 drivers
v0000012f1be23230_0 .var "ram_data_in_address", 31 0;
v0000012f1be232d0_0 .net "reset", 0 0, v0000012f1be8bbf0_0;  1 drivers
v0000012f1be23370_0 .net "stall_time", 31 0, L_0000012f1be8ba10;  1 drivers
v0000012f1be23410_0 .var "verlet_cnt_sig", 31 0;
E_0000012f1be177b0 .event posedge, v0000012f1bf06d80_0;
L_0000012f1be8ba10 .functor MUXZ 32, L_0000012f1be8be40, L_0000012f1be8bdf8, v0000012f1be8b8d0_0, C4<>;
S_0000012f1be19420 .scope begin, "repeat_verlet_cycle" "repeat_verlet_cycle" 3 28, 3 28 0, S_0000012f1be1ed10;
 .timescale 0 0;
S_0000012f1be2a620 .scope begin, "repeate_fix_cnst_cycle" "repeate_fix_cnst_cycle" 3 34, 3 34 0, S_0000012f1be1ed10;
 .timescale 0 0;
    .scope S_0000012f1be1ed10;
T_0 ;
    %wait E_0000012f1be177b0;
    %load/vec4 v0000012f1be232d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f1be195b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000012f1be23410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f1bf06ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f1be23230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012f1bf06ef0_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod;
    %assign/vec4 v0000012f1be23230_0, 0;
    %load/vec4 v0000012f1bf06ef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000012f1bf06ef0_0, 0;
    %load/vec4 v0000012f1be23410_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %fork t_1, S_0000012f1be19420;
    %jmp t_0;
    .scope S_0000012f1be19420;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000012f1be23410_0, 0;
    %end;
    .scope S_0000012f1be1ed10;
t_0 %join;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000012f1be23410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000012f1be23410_0, 0;
T_0.3 ;
    %load/vec4 v0000012f1be195b0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %fork t_3, S_0000012f1be2a620;
    %jmp t_2;
    .scope S_0000012f1be2a620;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000012f1be195b0_0, 0;
    %end;
    .scope S_0000012f1be1ed10;
t_2 %join;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000012f1bf06ef0_0;
    %load/vec4 v0000012f1be23370_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000012f1be195b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000012f1be23370_0;
    %load/vec4 v0000012f1bf06ef0_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0000012f1be195b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000012f1be195b0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000012f1be195b0_0;
    %assign/vec4 v0000012f1be195b0_0, 0;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000012f1be1c7a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f1be2a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f1be8b8d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000012f1be1c7a0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000012f1be2a7b0_0;
    %inv;
    %store/vec4 v0000012f1be2a7b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012f1be1c7a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f1be8bbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f1be8bbf0_0, 0, 1;
    %vpi_call 2 28 "$display", "**********************" {0 0 0};
    %vpi_call 2 29 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 32 "$display", "**********************" {0 0 0};
    %vpi_call 2 33 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 36 "$display", "**********************" {0 0 0};
    %vpi_call 2 37 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 40 "$display", "**********************" {0 0 0};
    %vpi_call 2 41 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 44 "$display", "**********************" {0 0 0};
    %vpi_call 2 45 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 48 "$display", "**********************" {0 0 0};
    %vpi_call 2 49 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 52 "$display", "**********************" {0 0 0};
    %vpi_call 2 53 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 57 "$display", "**********************" {0 0 0};
    %vpi_call 2 58 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 61 "$display", "**********************" {0 0 0};
    %vpi_call 2 62 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 65 "$display", "**********************" {0 0 0};
    %vpi_call 2 66 "$display", " clk_counter : %d \012 ram_data_in_address : %d \012 verlet_cnt_sig : %b \012 fix_cnt_sig : %b", v0000012f1bf06ef0_0, v0000012f1be8b510_0, v0000012f1be8bd30_0, v0000012f1be2a850_0 {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "core_control_unit_tb.v";
    "./core_control_unit.v";
