{
  "design": {
    "design_info": {
      "boundary_crc": "0xCE679DEF1EFC618B",
      "device": "xcku115-flvb2104-2-e",
      "gen_directory": "../../../../NTT_inplace_DIT_Solution1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Singular",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "inPlaceNTT_DIT_preco_0": "",
      "blk_mem_gen_vec": "",
      "blk_mem_gen_twiddle_rsc": "",
      "blk_mem_gen_twiddle_h_rsc": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "run_rsc_vld": {
        "direction": "I"
      },
      "complete_rsc_rdy": {
        "direction": "I"
      },
      "run_rsc_rdy": {
        "direction": "O"
      },
      "complete_rsc_vld": {
        "direction": "O"
      },
      "p_rsc_dat": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "r_rsc_dat": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "vec_rsc_triosy_lz": {
        "direction": "O"
      },
      "p_rsc_triosy_lz": {
        "direction": "O"
      },
      "r_rsc_triosy_lz": {
        "direction": "O"
      },
      "twiddle_rsc_triosy_lz": {
        "direction": "O"
      },
      "twiddle_h_rsc_triosy_lz": {
        "direction": "O"
      }
    },
    "components": {
      "inPlaceNTT_DIT_preco_0": {
        "vlnv": "xilinx.com:module_ref:inPlaceNTT_DIT_precomp:1.0",
        "xci_name": "design_1_inPlaceNTT_DIT_preco_0_0",
        "xci_path": "ip\\design_1_inPlaceNTT_DIT_preco_0_0\\design_1_inPlaceNTT_DIT_preco_0_0.xci",
        "inst_hier_path": "inPlaceNTT_DIT_preco_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "inPlaceNTT_DIT_precomp",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "run_rsc_rdy": {
            "direction": "O"
          },
          "run_rsc_vld": {
            "direction": "I"
          },
          "vec_rsc_adra": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "vec_rsc_da": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "vec_rsc_wea": {
            "direction": "O"
          },
          "vec_rsc_qa": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "vec_rsc_adrb": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "vec_rsc_db": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "vec_rsc_web": {
            "direction": "O"
          },
          "vec_rsc_qb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "vec_rsc_triosy_lz": {
            "direction": "O"
          },
          "p_rsc_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "p_rsc_triosy_lz": {
            "direction": "O"
          },
          "r_rsc_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "r_rsc_triosy_lz": {
            "direction": "O"
          },
          "twiddle_rsc_adra": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "twiddle_rsc_da": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "twiddle_rsc_wea": {
            "direction": "O"
          },
          "twiddle_rsc_qa": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "twiddle_rsc_adrb": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "twiddle_rsc_db": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "twiddle_rsc_web": {
            "direction": "O"
          },
          "twiddle_rsc_qb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "twiddle_rsc_triosy_lz": {
            "direction": "O"
          },
          "twiddle_h_rsc_adra": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "twiddle_h_rsc_da": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "twiddle_h_rsc_wea": {
            "direction": "O"
          },
          "twiddle_h_rsc_qa": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "twiddle_h_rsc_adrb": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "twiddle_h_rsc_db": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "twiddle_h_rsc_web": {
            "direction": "O"
          },
          "twiddle_h_rsc_qb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "twiddle_h_rsc_triosy_lz": {
            "direction": "O"
          },
          "complete_rsc_rdy": {
            "direction": "I"
          },
          "complete_rsc_vld": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_vec": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_vec",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "blk_mem_gen_twiddle_rsc": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "xci_path": "ip\\design_1_blk_mem_gen_0_1\\design_1_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_twiddle_rsc",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "blk_mem_gen_twiddle_h_rsc": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_2",
        "xci_path": "ip\\design_1_blk_mem_gen_0_2\\design_1_blk_mem_gen_0_2.xci",
        "inst_hier_path": "blk_mem_gen_twiddle_h_rsc",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      }
    },
    "nets": {
      "blk_mem_gen_twiddle_h_rsc_douta": {
        "ports": [
          "blk_mem_gen_twiddle_h_rsc/douta",
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_qa"
        ]
      },
      "blk_mem_gen_twiddle_h_rsc_doutb": {
        "ports": [
          "blk_mem_gen_twiddle_h_rsc/doutb",
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_qb"
        ]
      },
      "blk_mem_gen_twiddle_rsc_douta": {
        "ports": [
          "blk_mem_gen_twiddle_rsc/douta",
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_qa"
        ]
      },
      "blk_mem_gen_twiddle_rsc_doutb": {
        "ports": [
          "blk_mem_gen_twiddle_rsc/doutb",
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_qb"
        ]
      },
      "blk_mem_gen_vec_douta": {
        "ports": [
          "blk_mem_gen_vec/douta",
          "inPlaceNTT_DIT_preco_0/vec_rsc_qa"
        ]
      },
      "blk_mem_gen_vec_doutb": {
        "ports": [
          "blk_mem_gen_vec/doutb",
          "inPlaceNTT_DIT_preco_0/vec_rsc_qb"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "inPlaceNTT_DIT_preco_0/clk",
          "blk_mem_gen_vec/clka",
          "blk_mem_gen_vec/clkb",
          "blk_mem_gen_twiddle_rsc/clka",
          "blk_mem_gen_twiddle_rsc/clkb",
          "blk_mem_gen_twiddle_h_rsc/clkb",
          "blk_mem_gen_twiddle_h_rsc/clka"
        ]
      },
      "complete_rsc_rdy_1": {
        "ports": [
          "complete_rsc_rdy",
          "inPlaceNTT_DIT_preco_0/complete_rsc_rdy"
        ]
      },
      "inPlaceNTT_DIT_preco_0_complete_rsc_vld": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/complete_rsc_vld",
          "complete_rsc_vld"
        ]
      },
      "inPlaceNTT_DIT_preco_0_p_rsc_triosy_lz": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/p_rsc_triosy_lz",
          "p_rsc_triosy_lz"
        ]
      },
      "inPlaceNTT_DIT_preco_0_r_rsc_triosy_lz": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/r_rsc_triosy_lz",
          "r_rsc_triosy_lz"
        ]
      },
      "inPlaceNTT_DIT_preco_0_run_rsc_rdy": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/run_rsc_rdy",
          "run_rsc_rdy"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_adra": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_adra",
          "blk_mem_gen_twiddle_h_rsc/addra"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_adrb": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_adrb",
          "blk_mem_gen_twiddle_h_rsc/addrb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_da": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_da",
          "blk_mem_gen_twiddle_h_rsc/dina"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_db": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_db",
          "blk_mem_gen_twiddle_h_rsc/dinb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_triosy_lz": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_triosy_lz",
          "twiddle_h_rsc_triosy_lz"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_wea": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_wea",
          "blk_mem_gen_twiddle_h_rsc/wea"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_h_rsc_web": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_h_rsc_web",
          "blk_mem_gen_twiddle_h_rsc/web"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_adra": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_adra",
          "blk_mem_gen_twiddle_rsc/addra"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_adrb": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_adrb",
          "blk_mem_gen_twiddle_rsc/addrb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_da": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_da",
          "blk_mem_gen_twiddle_rsc/dina"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_db": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_db",
          "blk_mem_gen_twiddle_rsc/dinb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_triosy_lz": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_triosy_lz",
          "twiddle_rsc_triosy_lz"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_wea": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_wea",
          "blk_mem_gen_twiddle_rsc/wea"
        ]
      },
      "inPlaceNTT_DIT_preco_0_twiddle_rsc_web": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/twiddle_rsc_web",
          "blk_mem_gen_twiddle_rsc/web"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_adra": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_adra",
          "blk_mem_gen_vec/addra"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_adrb": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_adrb",
          "blk_mem_gen_vec/addrb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_da": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_da",
          "blk_mem_gen_vec/dina"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_db": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_db",
          "blk_mem_gen_vec/dinb"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_triosy_lz": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_triosy_lz",
          "vec_rsc_triosy_lz"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_wea": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_wea",
          "blk_mem_gen_vec/wea"
        ]
      },
      "inPlaceNTT_DIT_preco_0_vec_rsc_web": {
        "ports": [
          "inPlaceNTT_DIT_preco_0/vec_rsc_web",
          "blk_mem_gen_vec/web"
        ]
      },
      "p_rsc_dat_1": {
        "ports": [
          "p_rsc_dat",
          "inPlaceNTT_DIT_preco_0/p_rsc_dat"
        ]
      },
      "r_rsc_dat_1": {
        "ports": [
          "r_rsc_dat",
          "inPlaceNTT_DIT_preco_0/r_rsc_dat"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "inPlaceNTT_DIT_preco_0/rst"
        ]
      },
      "run_rsc_vld_1": {
        "ports": [
          "run_rsc_vld",
          "inPlaceNTT_DIT_preco_0/run_rsc_vld"
        ]
      }
    }
  }
}