\hypertarget{miqs_2interrupts_8cc}{
\section{arch/miqs/interrupts.cc}
\label{miqs_2interrupts_8cc}\index{arch/miqs/interrupts.cc@{arch/miqs/interrupts.cc}}
}
{\ttfamily \#include \char`\"{}arch/mips/interrupts.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/mips/isa\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/mips/pra\_\-constants.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trace.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}debug/Interrupt.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceMipsISA}{MipsISA}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
static uint8\_\-t \hyperlink{namespaceMipsISA_a3967e2ee4f1bfc61ff1c2486d15d0abc}{getCauseIP} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
static void \hyperlink{namespaceMipsISA_a86679a616188423fd4ee481c0c8badf5}{setCauseIP} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, uint8\_\-t val)
\end{DoxyCompactItemize}
