{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 10:10:46 2019 " "Info: Processing started: Sat Dec 21 10:10:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|C_OUT " "Warning: Node \"Register_Cz:inst9\|C_OUT\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Register_Cz:inst9\|z_out " "Warning: Node \"Register_Cz:inst9\|z_out\" is a latch" {  } { { "../register_cz/register_cz.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/register_cz/register_cz.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[7\]\$latch " "Warning: Node \"ALU:inst\|t\[7\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|cf " "Warning: Node \"ALU:inst\|cf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|zf " "Warning: Node \"ALU:inst\|zf\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[6\]\$latch " "Warning: Node \"ALU:inst\|t\[6\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[0\]\$latch " "Warning: Node \"ALU:inst\|t\[0\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[0\] " "Warning: Node \"gpr:inst3\|a0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[1\] " "Warning: Node \"gpr:inst3\|a0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[2\] " "Warning: Node \"gpr:inst3\|a0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[3\] " "Warning: Node \"gpr:inst3\|a0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[4\] " "Warning: Node \"gpr:inst3\|a0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[5\] " "Warning: Node \"gpr:inst3\|a0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[6\] " "Warning: Node \"gpr:inst3\|a0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|a0\[7\] " "Warning: Node \"gpr:inst3\|a0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[7\] " "Warning: Node \"gpr:inst3\|b0\[7\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[0\] " "Warning: Node \"gpr:inst3\|b0\[0\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[1\] " "Warning: Node \"gpr:inst3\|b0\[1\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[2\] " "Warning: Node \"gpr:inst3\|b0\[2\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[3\] " "Warning: Node \"gpr:inst3\|b0\[3\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[4\] " "Warning: Node \"gpr:inst3\|b0\[4\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[5\] " "Warning: Node \"gpr:inst3\|b0\[5\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gpr:inst3\|b0\[6\] " "Warning: Node \"gpr:inst3\|b0\[6\]\" is a latch" {  } { { "../ex4/gpr/gpr.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/gpr/gpr.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[1\]\$latch " "Warning: Node \"ALU:inst\|t\[1\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[5\]\$latch " "Warning: Node \"ALU:inst\|t\[5\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[2\]\$latch " "Warning: Node \"ALU:inst\|t\[2\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[3\]\$latch " "Warning: Node \"ALU:inst\|t\[3\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|t\[4\]\$latch " "Warning: Node \"ALU:inst\|t\[4\]\$latch\" is a latch" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 0 656 824 16 "reset" "" } { 296 648 682 312 "reset" "" } { -8 880 914 8 "reset" "" } { 416 1200 1224 432 "reset" "" } { 112 888 922 128 "reset" "" } { 424 648 682 440 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst14\|NQ " "Info: Detected ripple clock \"tDFF:inst14\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst14\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst15\|NQ " "Info: Detected ripple clock \"tDFF:inst15\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst15\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst16\|NQ " "Info: Detected ripple clock \"tDFF:inst16\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst16\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst17\|NQ " "Info: Detected ripple clock \"tDFF:inst17\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst17\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst18\|NQ " "Info: Detected ripple clock \"tDFF:inst18\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst18\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst19\|NQ " "Info: Detected ripple clock \"tDFF:inst19\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst19\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst20\|NQ " "Info: Detected ripple clock \"tDFF:inst20\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst20\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst21\|NQ " "Info: Detected ripple clock \"tDFF:inst21\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst21\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst22\|NQ " "Info: Detected ripple clock \"tDFF:inst22\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst22\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst23\|NQ " "Info: Detected ripple clock \"tDFF:inst23\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst23\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst24\|NQ " "Info: Detected ripple clock \"tDFF:inst24\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst24\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst25\|NQ " "Info: Detected ripple clock \"tDFF:inst25\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst25\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst26\|NQ " "Info: Detected ripple clock \"tDFF:inst26\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst26\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst27\|NQ " "Info: Detected ripple clock \"tDFF:inst27\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst27\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst28\|NQ " "Info: Detected ripple clock \"tDFF:inst28\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst28\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst29\|NQ " "Info: Detected ripple clock \"tDFF:inst29\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst29\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst30\|NQ " "Info: Detected ripple clock \"tDFF:inst30\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst30\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst31\|NQ " "Info: Detected ripple clock \"tDFF:inst31\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst31\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal5~0 " "Info: Detected gated clock \"ALU:inst\|Equal5~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 53 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|we~9 " "Info: Detected gated clock \"sigcon:inst6\|we~9\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|we~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst32\|NQ " "Info: Detected ripple clock \"tDFF:inst32\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst32\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|t\[7\]~67 " "Info: Detected gated clock \"ALU:inst\|t\[7\]~67\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|t\[7\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|cf~5 " "Info: Detected gated clock \"ALU:inst\|cf~5\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|cf~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst33\|NQ " "Info: Detected ripple clock \"tDFF:inst33\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst33\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|t\[0\]~2 " "Info: Detected gated clock \"ALU:inst\|t\[0\]~2\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|t\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|zen~2 " "Info: Detected gated clock \"sigcon:inst6\|zen~2\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|zen~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst34\|NQ " "Info: Detected ripple clock \"tDFF:inst34\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst34\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal2~0 " "Info: Detected gated clock \"ALU:inst\|Equal2~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[5\] " "Info: Detected ripple clock \"IR:inst2\|temp\[5\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal1~0 " "Info: Detected gated clock \"ALU:inst\|Equal1~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 47 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[4\] " "Info: Detected ripple clock \"IR:inst2\|temp\[4\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst35\|NQ " "Info: Detected ripple clock \"tDFF:inst35\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst35\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sigcon:inst6\|zen~1 " "Info: Detected gated clock \"sigcon:inst6\|zen~1\" as buffer" {  } { { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigcon:inst6\|zen~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Equal0~0 " "Info: Detected gated clock \"ALU:inst\|Equal0~0\" as buffer" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 46 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[7\] " "Info: Detected ripple clock \"IR:inst2\|temp\[7\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst2\|temp\[6\] " "Info: Detected ripple clock \"IR:inst2\|temp\[6\]\" as buffer" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst2\|temp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst36\|NQ " "Info: Detected ripple clock \"tDFF:inst36\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst36\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tDFF:inst37\|NQ " "Info: Detected ripple clock \"tDFF:inst37\|NQ\" as buffer" {  } { { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tDFF:inst37\|NQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sm:inst7\|zout " "Info: Detected ripple clock \"sm:inst7\|zout\" as buffer" {  } { { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm:inst7\|zout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|t\[2\]\$latch memory ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 9.92 MHz 100.772 ns Internal " "Info: Clock \"clk\" has Internal fmax of 9.92 MHz between source register \"ALU:inst\|t\[2\]\$latch\" and destination memory \"ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 100.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.329 ns + Longest register memory " "Info: + Longest register to memory delay is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|t\[2\]\$latch 1 REG LCCOMB_X19_Y5_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 1.246 ns shift:inst5\|w\[6\]~42 2 COMB LCCOMB_X22_Y5_N12 1 " "Info: 2: + IC(1.040 ns) + CELL(0.206 ns) = 1.246 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'shift:inst5\|w\[6\]~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.826 ns shift:inst5\|w\[6\]~43 3 COMB LCCOMB_X22_Y5_N30 1 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'shift:inst5\|w\[6\]~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { shift:inst5|w[6]~42 shift:inst5|w[6]~43 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.397 ns inst1\[1\]~28 4 COMB LCCOMB_X22_Y5_N18 2 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 2; COMB Node = 'inst1\[1\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { shift:inst5|w[6]~43 inst1[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.206 ns) 3.615 ns inst1\[1\]~29 5 COMB LCCOMB_X18_Y5_N8 6 " "Info: 5: + IC(1.012 ns) + CELL(0.206 ns) = 3.615 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 6; COMB Node = 'inst1\[1\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst1[1]~28 inst1[1]~29 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.128 ns) 5.329 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 6 MEM M4K_X23_Y5 1 " "Info: 6: + IC(1.586 ns) + CELL(0.128 ns) = 5.329 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.952 ns ( 17.86 % ) " "Info: Total cell delay = 0.952 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.377 ns ( 82.14 % ) " "Info: Total interconnect delay = 4.377 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 shift:inst5|w[6]~43 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[6]~42 {} shift:inst5|w[6]~43 {} inst1[1]~28 {} inst1[1]~29 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.040ns 0.374ns 0.365ns 1.012ns 1.586ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-45.011 ns - Smallest " "Info: - Smallest clock skew is -45.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.857 ns ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.857 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_mc91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.04 % ) " "Info: Total cell delay = 1.944 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.913 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 47.868 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } } { "db/altsyncram_mc91.tdf" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/db/altsyncram_mc91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ALU:inst|t[2]$latch shift:inst5|w[6]~42 shift:inst5|w[6]~43 inst1[1]~28 inst1[1]~29 ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[6]~42 {} shift:inst5|w[6]~43 {} inst1[1]~28 {} inst1[1]~29 {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.040ns 0.374ns 0.365ns 1.012ns 1.586ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 58 " "Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR:inst2\|temp\[6\] ALU:inst\|t\[2\]\$latch clk 41.16 ns " "Info: Found hold time violation between source  pin or register \"IR:inst2\|temp\[6\]\" and destination pin or register \"ALU:inst\|t\[2\]\$latch\" for clock \"clk\" (Hold time is 41.16 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "44.651 ns + Largest " "Info: + Largest clock skew is 44.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 47.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.217 ns IR:inst2\|temp\[6\] 2 REG LCFF_X19_Y6_N13 14 " "Info: 2: + IC(1.441 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2\|temp\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.21 % ) " "Info: Total cell delay = 1.776 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.441 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.187 ns - Shortest register register " "Info: - Shortest register to register delay is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst2\|temp\[6\] 1 REG LCFF_X19_Y6_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2\|temp\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst2|temp[6] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.206 ns) 0.693 ns sigcon:inst6\|zen~1 2 COMB LCCOMB_X19_Y6_N28 11 " "Info: 2: + IC(0.487 ns) + CELL(0.206 ns) = 0.693 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 11; COMB Node = 'sigcon:inst6\|zen~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 2.190 ns ALU:inst\|t\[2\]~95 3 COMB LCCOMB_X19_Y5_N4 1 " "Info: 3: + IC(1.127 ns) + CELL(0.370 ns) = 2.190 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; COMB Node = 'ALU:inst\|t\[2\]~95'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { sigcon:inst6|zen~1 ALU:inst|t[2]~95 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 3.187 ns ALU:inst\|t\[2\]\$latch 4 REG LCCOMB_X19_Y5_N24 3 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 3.187 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 37.65 % ) " "Info: Total cell delay = 1.200 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 62.35 % ) " "Info: Total interconnect delay = 1.987 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { IR:inst2|temp[6] {} sigcon:inst6|zen~1 {} ALU:inst|t[2]~95 {} ALU:inst|t[2]$latch {} } { 0.000ns 0.487ns 1.127ns 0.373ns } { 0.000ns 0.206ns 0.370ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { clk IR:inst2|temp[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} IR:inst2|temp[6] {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.110ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { IR:inst2|temp[6] sigcon:inst6|zen~1 ALU:inst|t[2]~95 ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { IR:inst2|temp[6] {} sigcon:inst6|zen~1 {} ALU:inst|t[2]~95 {} ALU:inst|t[2]$latch {} } { 0.000ns 0.487ns 1.127ns 0.373ns } { 0.000ns 0.206ns 0.370ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc:inst4\|s\[0\] input\[0\] clk 8.875 ns register " "Info: tsu for register \"pc:inst4\|s\[0\]\" (data pin = \"input\[0\]\", clock pin = \"clk\") is 8.875 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.677 ns + Longest pin register " "Info: + Longest pin to register delay is 11.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[0\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.839 ns) + CELL(0.615 ns) 8.398 ns inst1\[0\]~31 2 COMB LCCOMB_X20_Y5_N14 2 " "Info: 2: + IC(6.839 ns) + CELL(0.615 ns) = 8.398 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 2; COMB Node = 'inst1\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { input[0] inst1[0]~31 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.319 ns) 9.101 ns inst1\[0\]~32 3 COMB LCCOMB_X20_Y5_N24 6 " "Info: 3: + IC(0.384 ns) + CELL(0.319 ns) = 9.101 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 6; COMB Node = 'inst1\[0\]~32'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { inst1[0]~31 inst1[0]~32 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.460 ns) 11.677 ns pc:inst4\|s\[0\] 4 REG LCFF_X24_Y5_N15 3 " "Info: 4: + IC(2.116 ns) + CELL(0.460 ns) = 11.677 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4\|s\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 20.02 % ) " "Info: Total cell delay = 2.338 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.339 ns ( 79.98 % ) " "Info: Total interconnect delay = 9.339 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.677 ns" { input[0] inst1[0]~31 inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.677 ns" { input[0] {} input[0]~combout {} inst1[0]~31 {} inst1[0]~32 {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 6.839ns 0.384ns 2.116ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.762 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns pc:inst4\|s\[0\] 3 REG LCFF_X24_Y5_N15 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4\|s\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "../ex4/pc/pc.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/pc/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.677 ns" { input[0] inst1[0]~31 inst1[0]~32 pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.677 ns" { input[0] {} input[0]~combout {} inst1[0]~31 {} inst1[0]~32 {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 6.839ns 0.384ns 2.116ns } { 0.000ns 0.944ns 0.615ns 0.319ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl pc:inst4|s[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} pc:inst4|s[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk bus\[3\] ALU:inst\|t\[2\]\$latch 55.786 ns register " "Info: tco from clock \"clk\" to destination pin \"bus\[3\]\" through register \"ALU:inst\|t\[2\]\$latch\" is 55.786 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 47.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 47.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.970 ns) 3.522 ns tDFF:inst14\|NQ 2 REG LCFF_X19_Y6_N11 2 " "Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clk tDFF:inst14|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.970 ns) 5.892 ns tDFF:inst15\|NQ 3 REG LCFF_X26_Y6_N9 2 " "Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { tDFF:inst14|NQ tDFF:inst15|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.248 ns tDFF:inst16\|NQ 4 REG LCFF_X26_Y6_N31 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst15|NQ tDFF:inst16|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 8.821 ns tDFF:inst17\|NQ 5 REG LCFF_X25_Y6_N5 2 " "Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { tDFF:inst16|NQ tDFF:inst17|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.178 ns tDFF:inst18\|NQ 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { tDFF:inst17|NQ tDFF:inst18|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 12.258 ns tDFF:inst19\|NQ 7 REG LCFF_X24_Y10_N7 2 " "Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { tDFF:inst18|NQ tDFF:inst19|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 13.613 ns tDFF:inst20\|NQ 8 REG LCFF_X24_Y10_N15 2 " "Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst19|NQ tDFF:inst20|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 15.182 ns tDFF:inst21\|NQ 9 REG LCFF_X25_Y10_N7 2 " "Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst20|NQ tDFF:inst21|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 16.537 ns tDFF:inst22\|NQ 10 REG LCFF_X25_Y10_N15 2 " "Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst21|NQ tDFF:inst22|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 18.106 ns tDFF:inst23\|NQ 11 REG LCFF_X26_Y10_N7 2 " "Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst22|NQ tDFF:inst23|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 19.461 ns tDFF:inst24\|NQ 12 REG LCFF_X26_Y10_N15 2 " "Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst23|NQ tDFF:inst24|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 21.030 ns tDFF:inst25\|NQ 13 REG LCFF_X27_Y10_N7 2 " "Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { tDFF:inst24|NQ tDFF:inst25|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 22.385 ns tDFF:inst26\|NQ 14 REG LCFF_X27_Y10_N29 2 " "Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst25|NQ tDFF:inst26|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 24.459 ns tDFF:inst27\|NQ 15 REG LCFF_X27_Y7_N15 2 " "Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { tDFF:inst26|NQ tDFF:inst27|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 26.031 ns tDFF:inst28\|NQ 16 REG LCFF_X26_Y7_N7 2 " "Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst27|NQ tDFF:inst28|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 27.386 ns tDFF:inst29\|NQ 17 REG LCFF_X26_Y7_N15 2 " "Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst28|NQ tDFF:inst29|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 28.958 ns tDFF:inst30\|NQ 18 REG LCFF_X25_Y7_N7 2 " "Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst29|NQ tDFF:inst30|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 30.313 ns tDFF:inst31\|NQ 19 REG LCFF_X25_Y7_N1 2 " "Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst30|NQ tDFF:inst31|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.970 ns) 32.286 ns tDFF:inst32\|NQ 20 REG LCFF_X26_Y8_N7 2 " "Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { tDFF:inst31|NQ tDFF:inst32|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 33.641 ns tDFF:inst33\|NQ 21 REG LCFF_X26_Y8_N15 2 " "Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst32|NQ tDFF:inst33|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 35.213 ns tDFF:inst34\|NQ 22 REG LCFF_X25_Y8_N7 2 " "Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst33|NQ tDFF:inst34|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 36.568 ns tDFF:inst35\|NQ 23 REG LCFF_X25_Y8_N15 2 " "Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { tDFF:inst34|NQ tDFF:inst35|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.970 ns) 38.140 ns tDFF:inst36\|NQ 24 REG LCFF_X24_Y8_N9 2 " "Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { tDFF:inst35|NQ tDFF:inst36|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 39.496 ns tDFF:inst37\|NQ 25 REG LCFF_X24_Y8_N1 2 " "Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37\|NQ'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { tDFF:inst36|NQ tDFF:inst37|NQ } "NODE_NAME" } } { "tdff.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/cpu(download)/tdff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.970 ns) 41.979 ns sm:inst7\|zout 26 REG LCFF_X20_Y5_N1 46 " "Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7\|zout'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { tDFF:inst37|NQ sm:inst7|zout } "NODE_NAME" } } { "../ex4/sm/sm.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex4/sm/sm.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.589 ns) 43.357 ns sigcon:inst6\|zen~2 27 COMB LCCOMB_X20_Y6_N16 3 " "Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6\|zen~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sm:inst7|zout sigcon:inst6|zen~2 } "NODE_NAME" } } { "../ex2/sigcon/sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 44.420 ns ALU:inst\|t\[0\]~2 28 COMB LCCOMB_X20_Y6_N2 1 " "Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst\|t\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sigcon:inst6|zen~2 ALU:inst|t[0]~2 } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 46.302 ns ALU:inst\|t\[0\]~2clkctrl 29 COMB CLKCTRL_G4 8 " "Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst\|t\[0\]~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 47.868 ns ALU:inst\|t\[2\]\$latch 30 REG LCCOMB_X19_Y5_N24 3 " "Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.806 ns ( 56.00 % ) " "Info: Total cell delay = 26.806 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.062 ns ( 44.00 % ) " "Info: Total interconnect delay = 21.062 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.918 ns + Longest register pin " "Info: + Longest register to pin delay is 7.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|t\[2\]\$latch 1 REG LCCOMB_X19_Y5_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst\|t\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|t[2]$latch } "NODE_NAME" } } { "../ex3/alu/alu.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/alu/alu.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.366 ns) 0.762 ns shift:inst5\|w\[4\]~38 2 COMB LCCOMB_X19_Y5_N26 1 " "Info: 2: + IC(0.396 ns) + CELL(0.366 ns) = 0.762 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'shift:inst5\|w\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 1.329 ns shift:inst5\|w\[4\]~39 3 COMB LCCOMB_X19_Y5_N8 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 1.329 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 1; COMB Node = 'shift:inst5\|w\[4\]~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { shift:inst5|w[4]~38 shift:inst5|w[4]~39 } "NODE_NAME" } } { "../ex3/shift/shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 2.076 ns inst1\[3\]~22 4 COMB LCCOMB_X19_Y5_N18 2 " "Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 2.076 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1\[3\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { shift:inst5|w[4]~39 inst1[3]~22 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(3.236 ns) 7.918 ns bus\[3\] 5 PIN PIN_122 0 " "Info: 5: + IC(2.606 ns) + CELL(3.236 ns) = 7.918 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { inst1[3]~22 bus[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.178 ns ( 52.77 % ) " "Info: Total cell delay = 4.178 ns ( 52.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.740 ns ( 47.23 % ) " "Info: Total interconnect delay = 3.740 ns ( 47.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.918 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 shift:inst5|w[4]~39 inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.918 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[4]~38 {} shift:inst5|w[4]~39 {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.396ns 0.361ns 0.377ns 2.606ns } { 0.000ns 0.366ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "47.868 ns" { clk tDFF:inst14|NQ tDFF:inst15|NQ tDFF:inst16|NQ tDFF:inst17|NQ tDFF:inst18|NQ tDFF:inst19|NQ tDFF:inst20|NQ tDFF:inst21|NQ tDFF:inst22|NQ tDFF:inst23|NQ tDFF:inst24|NQ tDFF:inst25|NQ tDFF:inst26|NQ tDFF:inst27|NQ tDFF:inst28|NQ tDFF:inst29|NQ tDFF:inst30|NQ tDFF:inst31|NQ tDFF:inst32|NQ tDFF:inst33|NQ tDFF:inst34|NQ tDFF:inst35|NQ tDFF:inst36|NQ tDFF:inst37|NQ sm:inst7|zout sigcon:inst6|zen~2 ALU:inst|t[0]~2 ALU:inst|t[0]~2clkctrl ALU:inst|t[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "47.868 ns" { clk {} clk~combout {} tDFF:inst14|NQ {} tDFF:inst15|NQ {} tDFF:inst16|NQ {} tDFF:inst17|NQ {} tDFF:inst18|NQ {} tDFF:inst19|NQ {} tDFF:inst20|NQ {} tDFF:inst21|NQ {} tDFF:inst22|NQ {} tDFF:inst23|NQ {} tDFF:inst24|NQ {} tDFF:inst25|NQ {} tDFF:inst26|NQ {} tDFF:inst27|NQ {} tDFF:inst28|NQ {} tDFF:inst29|NQ {} tDFF:inst30|NQ {} tDFF:inst31|NQ {} tDFF:inst32|NQ {} tDFF:inst33|NQ {} tDFF:inst34|NQ {} tDFF:inst35|NQ {} tDFF:inst36|NQ {} tDFF:inst37|NQ {} sm:inst7|zout {} sigcon:inst6|zen~2 {} ALU:inst|t[0]~2 {} ALU:inst|t[0]~2clkctrl {} ALU:inst|t[2]$latch {} } { 0.000ns 0.000ns 1.442ns 1.400ns 0.386ns 0.603ns 0.387ns 1.110ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 0.599ns 0.385ns 1.104ns 0.602ns 0.385ns 0.602ns 0.385ns 1.003ns 0.385ns 0.602ns 0.385ns 0.602ns 0.386ns 1.513ns 0.789ns 0.412ns 1.882ns 1.360ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.589ns 0.651ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.918 ns" { ALU:inst|t[2]$latch shift:inst5|w[4]~38 shift:inst5|w[4]~39 inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.918 ns" { ALU:inst|t[2]$latch {} shift:inst5|w[4]~38 {} shift:inst5|w[4]~39 {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.396ns 0.361ns 0.377ns 2.606ns } { 0.000ns 0.366ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[3\] bus\[3\] 14.230 ns Longest " "Info: Longest tpd from source pin \"input\[3\]\" to destination pin \"bus\[3\]\" is 14.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[3\] 1 PIN PIN_53 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.615 ns) 8.388 ns inst1\[3\]~22 2 COMB LCCOMB_X19_Y5_N18 2 " "Info: 2: + IC(6.829 ns) + CELL(0.615 ns) = 8.388 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1\[3\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { input[3] inst1[3]~22 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(3.236 ns) 14.230 ns bus\[3\] 3 PIN PIN_122 0 " "Info: 3: + IC(2.606 ns) + CELL(3.236 ns) = 14.230 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { inst1[3]~22 bus[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 560 1160 1336 576 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 33.70 % ) " "Info: Total cell delay = 4.795 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.435 ns ( 66.30 % ) " "Info: Total interconnect delay = 9.435 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.230 ns" { input[3] inst1[3]~22 bus[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.230 ns" { input[3] {} input[3]~combout {} inst1[3]~22 {} bus[3] {} } { 0.000ns 0.000ns 6.829ns 2.606ns } { 0.000ns 0.944ns 0.615ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:inst2\|temp\[2\] input\[2\] clk -5.982 ns register " "Info: th for register \"IR:inst2\|temp\[2\]\" (data pin = \"input\[2\]\", clock pin = \"clk\") is -5.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.762 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { -16 -392 -224 0 "clk" "" } { 280 648 672 296 "clk" "" } { 448 1192 1216 464 "clk" "" } { 112 656 680 128 "clk" "" } { 128 888 912 144 "clk" "" } { 456 648 680 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns IR:inst2\|temp\[2\] 3 REG LCFF_X24_Y5_N1 16 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2\|temp\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.050 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[2\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 344 1432 1600 360 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.829 ns) + CELL(0.589 ns) 8.362 ns inst1\[2\]~25 2 COMB LCCOMB_X24_Y5_N12 2 " "Info: 2: + IC(6.829 ns) + CELL(0.589 ns) = 8.362 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 2; COMB Node = 'inst1\[2\]~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.418 ns" { input[2] inst1[2]~25 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 8.942 ns inst1\[2\]~26 3 COMB LCCOMB_X24_Y5_N0 6 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 8.942 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 6; COMB Node = 'inst1\[2\]~26'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { inst1[2]~25 inst1[2]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90sp1/quartus/experiment/cpu(download)/cpu.bdf" { { 336 1384 1432 368 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.050 ns IR:inst2\|temp\[2\] 4 REG LCFF_X24_Y5_N1 16 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.050 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2\|temp\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/IR/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 20.41 % ) " "Info: Total cell delay = 1.847 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.203 ns ( 79.59 % ) " "Info: Total interconnect delay = 7.203 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.050 ns" { input[2] inst1[2]~25 inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.050 ns" { input[2] {} input[2]~combout {} inst1[2]~25 {} inst1[2]~26 {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 6.829ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk clk~clkctrl IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.050 ns" { input[2] inst1[2]~25 inst1[2]~26 IR:inst2|temp[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.050 ns" { input[2] {} input[2]~combout {} inst1[2]~25 {} inst1[2]~26 {} IR:inst2|temp[2] {} } { 0.000ns 0.000ns 6.829ns 0.374ns 0.000ns } { 0.000ns 0.944ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 10:10:47 2019 " "Info: Processing ended: Sat Dec 21 10:10:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
