Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 25 05:44:47 2022
| Host         : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nrs_index_generator_timing_summary_routed.rpt -pb nrs_index_generator_timing_summary_routed.pb -rpx nrs_index_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : nrs_index_generator
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    517.484        0.000                      0                  102        0.270        0.000                      0                  102      259.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 260.000}      520.000         1.923           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               517.484        0.000                      0                   67        0.270        0.000                      0                   67      259.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    517.500        0.000                      0                   35        0.756        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      517.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      259.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             517.484ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.484ns (20.032%)  route 1.932ns (79.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           1.194     6.965    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]/C
                         clock pessimism              0.328   524.527    
                         clock uncertainty           -0.035   524.492    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)       -0.042   524.450    Memory/idxMem_reg[3][1]
  -------------------------------------------------------------------
                         required time                        524.449    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                517.484    

Slack (MET) :             517.485ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.484ns (20.014%)  route 1.934ns (79.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           1.196     6.967    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]_lopt_replica/C
                         clock pessimism              0.328   524.527    
                         clock uncertainty           -0.035   524.492    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)       -0.039   524.453    Memory/idxMem_reg[3][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.453    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                517.485    

Slack (MET) :             517.611ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.484ns (21.293%)  route 1.789ns (78.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           1.051     6.822    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X1Y27          FDCE                                         r  Memory/idxMem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X1Y27          FDCE                                         r  Memory/idxMem_reg[0][1]/C
                         clock pessimism              0.328   524.527    
                         clock uncertainty           -0.035   524.492    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)       -0.059   524.433    Memory/idxMem_reg[0][1]
  -------------------------------------------------------------------
                         required time                        524.432    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                517.611    

Slack (MET) :             517.612ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.484ns (21.601%)  route 1.757ns (78.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           1.085     6.011    NRSIDX/Q
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.105     6.116 r  NRSIDX/__0/i_/O
                         net (fo=8, routed)           0.672     6.788    Memory/idxMem_reg[3][3]_1[0]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)       -0.075   524.401    Memory/idxMem_reg[3][0]
  -------------------------------------------------------------------
                         required time                        524.401    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                517.612    

Slack (MET) :             517.616ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.484ns (21.619%)  route 1.755ns (78.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           1.085     6.011    NRSIDX/Q
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.105     6.116 r  NRSIDX/__0/i_/O
                         net (fo=8, routed)           0.670     6.787    Memory/idxMem_reg[3][3]_1[0]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]_lopt_replica/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)       -0.073   524.403    Memory/idxMem_reg[3][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.402    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                517.616    

Slack (MET) :             517.701ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[0][1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.484ns (22.352%)  route 1.681ns (77.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 524.196 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           0.943     6.714    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X0Y25          FDCE                                         r  Memory/idxMem_reg[0][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.466   524.196    Memory/CLK
    SLICE_X0Y25          FDCE                                         r  Memory/idxMem_reg[0][1]_lopt_replica/C
                         clock pessimism              0.328   524.524    
                         clock uncertainty           -0.035   524.489    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.073   524.416    Memory/idxMem_reg[0][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.416    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                517.701    

Slack (MET) :             517.708ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.484ns (22.595%)  route 1.658ns (77.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 524.196 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           1.085     6.011    NRSIDX/Q
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.105     6.116 r  NRSIDX/__0/i_/O
                         net (fo=8, routed)           0.574     6.690    Memory/idxMem_reg[3][3]_1[0]
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.466   524.196    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][0]_lopt_replica/C
                         clock pessimism              0.312   524.508    
                         clock uncertainty           -0.035   524.473    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.075   524.398    Memory/idxMem_reg[1][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.397    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                517.708    

Slack (MET) :             517.708ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.484ns (22.426%)  route 1.674ns (77.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 524.196 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           0.936     6.707    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.466   524.196    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][1]_lopt_replica/C
                         clock pessimism              0.328   524.524    
                         clock uncertainty           -0.035   524.489    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)       -0.073   524.416    Memory/idxMem_reg[1][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.416    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                517.708    

Slack (MET) :             517.727ns  (required time - arrival time)
  Source:                 NRSIDX/r_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.484ns (22.467%)  route 1.670ns (77.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 524.197 - 520.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.549    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.379     4.928 r  NRSIDX/r_c_reg[0]/Q
                         net (fo=9, routed)           0.738     5.666    NRSIDX/r_c_reg_n_0_[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.105     5.771 r  NRSIDX/idxMem[3][1]_i_1/O
                         net (fo=8, routed)           0.932     6.703    Memory/idxMem_reg[3][3]_1[1]
    SLICE_X0Y26          FDCE                                         r  Memory/idxMem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.467   524.197    Memory/CLK
    SLICE_X0Y26          FDCE                                         r  Memory/idxMem_reg[2][1]/C
                         clock pessimism              0.328   524.525    
                         clock uncertainty           -0.035   524.490    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)       -0.059   524.431    Memory/idxMem_reg[2][1]
  -------------------------------------------------------------------
                         required time                        524.430    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                517.727    

Slack (MET) :             517.752ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.484ns (22.603%)  route 1.657ns (77.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 524.196 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           1.085     6.011    NRSIDX/Q
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.105     6.116 r  NRSIDX/__0/i_/O
                         net (fo=8, routed)           0.573     6.689    Memory/idxMem_reg[3][3]_1[0]
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.466   524.196    Memory/CLK
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][0]_lopt_replica/C
                         clock pessimism              0.328   524.524    
                         clock uncertainty           -0.035   524.489    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.047   524.442    Memory/idxMem_reg[2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.441    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                517.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            NRSIDX/r_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.781%)  route 0.193ns (51.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.819 f  NRSIDX/r_c_reg[2]/Q
                         net (fo=7, routed)           0.193     2.012    NRSIDX/r_c_reg[2]_0[0]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.043     2.055 r  NRSIDX/r_c[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    NRSIDX/r_c[1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.927     2.205    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
                         clock pessimism             -0.527     1.678    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.107     1.785    NRSIDX/r_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            NRSIDX/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.051%)  route 0.193ns (50.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.819 f  NRSIDX/r_c_reg[2]/Q
                         net (fo=7, routed)           0.193     2.012    NRSIDX/r_c_reg[2]_0[0]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  NRSIDX/r_c[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    NRSIDX/r_c[0]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.927     2.205    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[0]/C
                         clock pessimism             -0.527     1.678    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092     1.770    NRSIDX/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            NRSIDX/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.999%)  route 0.255ns (53.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.132     2.159    NRSIDX/D[0]
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.927     2.205    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/C
                         clock pessimism             -0.527     1.678    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.070     1.748    NRSIDX/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.283%)  route 0.242ns (51.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.120     2.146    Memory/D[0]
    SLICE_X2Y25          FDCE                                         r  Memory/idxMem_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X2Y25          FDCE                                         r  Memory/idxMem_reg[3][2]/C
                         clock pessimism             -0.514     1.690    
    SLICE_X2Y25          FDCE (Hold_fdce_C_CE)       -0.016     1.674    Memory/idxMem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.283%)  route 0.242ns (51.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.120     2.146    Memory/D[0]
    SLICE_X2Y25          FDCE                                         r  Memory/idxMem_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X2Y25          FDCE                                         r  Memory/idxMem_reg[3][3]/C
                         clock pessimism             -0.514     1.690    
    SLICE_X2Y25          FDCE (Hold_fdce_C_CE)       -0.016     1.674    Memory/idxMem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.253%)  route 0.300ns (61.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.819 f  NRSIDX/r_c_reg[2]/Q
                         net (fo=7, routed)           0.191     2.010    NRSIDX/r_c_reg[2]_0[0]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.045     2.055 r  NRSIDX/idxMem[1][3]_i_1/O
                         net (fo=8, routed)           0.109     2.164    Memory/idxMem_reg[1][0]_0[0]
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.927     2.205    Memory/CLK
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][0]/C
                         clock pessimism             -0.514     1.691    
    SLICE_X2Y26          FDCE (Hold_fdce_C_CE)       -0.016     1.675    Memory/idxMem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.253%)  route 0.300ns (61.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.819 f  NRSIDX/r_c_reg[2]/Q
                         net (fo=7, routed)           0.191     2.010    NRSIDX/r_c_reg[2]_0[0]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.045     2.055 r  NRSIDX/idxMem[1][3]_i_1/O
                         net (fo=8, routed)           0.109     2.164    Memory/idxMem_reg[1][0]_0[0]
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.927     2.205    Memory/CLK
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][1]/C
                         clock pessimism             -0.514     1.691    
    SLICE_X2Y26          FDCE (Hold_fdce_C_CE)       -0.016     1.675    Memory/idxMem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.226ns (47.097%)  route 0.254ns (52.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.131     2.158    Memory/D[0]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.929     2.207    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]/C
                         clock pessimism             -0.514     1.693    
    SLICE_X0Y27          FDCE (Hold_fdce_C_CE)       -0.039     1.654    Memory/idxMem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.226ns (47.097%)  route 0.254ns (52.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.131     2.158    Memory/D[0]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.929     2.207    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]_lopt_replica/C
                         clock pessimism             -0.514     1.693    
    SLICE_X0Y27          FDCE (Hold_fdce_C_CE)       -0.039     1.654    Memory/idxMem_reg[3][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 NRSIDX/r_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.226ns (47.097%)  route 0.254ns (52.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.654     1.678    NRSIDX/CLK
    SLICE_X1Y26          FDCE                                         r  NRSIDX/r_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.806 r  NRSIDX/r_c_reg[1]/Q
                         net (fo=9, routed)           0.122     1.928    NRSIDX/w_addr[1]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.098     2.026 r  NRSIDX/r_c[2]_i_1/O
                         net (fo=9, routed)           0.131     2.158    Memory/D[0]
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.929     2.207    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]/C
                         clock pessimism             -0.514     1.693    
    SLICE_X0Y27          FDCE (Hold_fdce_C_CE)       -0.039     1.654    Memory/idxMem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 260.000 }
Period(ns):         520.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         520.000     518.408    BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X1Y27    Memory/idxMem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X1Y27    Memory/idxMem_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y25    Memory/idxMem_reg[0][3]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X2Y26    Memory/idxMem_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y25    Memory/idxMem_reg[0][3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y25    Memory/idxMem_reg[1][0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y25    Memory/idxMem_reg[1][1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y25    Memory/idxMem_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y25    Memory/idxMem_reg[1][2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X2Y26    Memory/idxMem_reg[1][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X2Y26    Memory/idxMem_reg[1][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y26    Memory/idxMem_reg[2][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y26    Memory/idxMem_reg[2][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y26    Memory/idxMem_reg[2][2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y26    Memory/idxMem_reg[2][3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y26    NRSIDX/r_c_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y26    NRSIDX/r_c_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y26    NRSIDX/r_c_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X1Y27    Memory/idxMem_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      517.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][0]
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][0]_lopt_replica/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][1]
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][1]_lopt_replica/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][2]_lopt_replica/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.500ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[3][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.484ns (23.086%)  route 1.613ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.388     6.644    Memory/reset_reg
    SLICE_X0Y27          FDCE                                         f  Memory/idxMem_reg[3][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X0Y27          FDCE                                         r  Memory/idxMem_reg[3][3]_lopt_replica/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[3][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                517.500    

Slack (MET) :             517.504ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.484ns (23.127%)  route 1.609ns (76.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.384     6.641    Memory/reset_reg
    SLICE_X1Y27          FDCE                                         f  Memory/idxMem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X1Y27          FDCE                                         r  Memory/idxMem_reg[0][0]/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[0][0]
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                517.504    

Slack (MET) :             517.504ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.484ns (23.127%)  route 1.609ns (76.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 524.199 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.384     6.641    Memory/reset_reg
    SLICE_X1Y27          FDCE                                         f  Memory/idxMem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.469   524.199    Memory/CLK
    SLICE_X1Y27          FDCE                                         r  Memory/idxMem_reg[0][1]/C
                         clock pessimism              0.312   524.511    
                         clock uncertainty           -0.035   524.476    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.331   524.145    Memory/idxMem_reg[0][1]
  -------------------------------------------------------------------
                         required time                        524.144    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                517.504    

Slack (MET) :             517.797ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.484ns (25.881%)  route 1.386ns (74.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 524.197 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.161     6.418    Memory/reset_reg
    SLICE_X2Y26          FDCE                                         f  Memory/idxMem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.467   524.197    Memory/CLK
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][0]/C
                         clock pessimism              0.312   524.509    
                         clock uncertainty           -0.035   524.474    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258   524.216    Memory/idxMem_reg[1][0]
  -------------------------------------------------------------------
                         required time                        524.215    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                517.797    

Slack (MET) :             517.797ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.484ns (25.881%)  route 1.386ns (74.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 524.197 - 520.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.909     0.909 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     2.888    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.969 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.579     4.548    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.379     4.927 r  reset_reg/Q
                         net (fo=5, routed)           0.225     5.152    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.105     5.257 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          1.161     6.418    Memory/reset_reg
    SLICE_X2Y26          FDCE                                         f  Memory/idxMem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    AB21                                              0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.778   520.778 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.875   522.653    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.730 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.467   524.197    Memory/CLK
    SLICE_X2Y26          FDCE                                         r  Memory/idxMem_reg[1][1]/C
                         clock pessimism              0.312   524.509    
                         clock uncertainty           -0.035   524.474    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258   524.216    Memory/idxMem_reg[1][1]
  -------------------------------------------------------------------
                         required time                        524.215    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                517.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.487%)  route 0.491ns (72.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.387     2.354    Memory/reset_reg
    SLICE_X0Y24          FDCE                                         f  Memory/idxMem_reg[2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][0]_lopt_replica/C
                         clock pessimism             -0.514     1.690    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    Memory/idxMem_reg[2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.487%)  route 0.491ns (72.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.387     2.354    Memory/reset_reg
    SLICE_X0Y24          FDCE                                         f  Memory/idxMem_reg[2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][1]_lopt_replica/C
                         clock pessimism             -0.514     1.690    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    Memory/idxMem_reg[2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.487%)  route 0.491ns (72.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.387     2.354    Memory/reset_reg
    SLICE_X0Y24          FDCE                                         f  Memory/idxMem_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][2]/C
                         clock pessimism             -0.514     1.690    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    Memory/idxMem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[2][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.487%)  route 0.491ns (72.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.387     2.354    Memory/reset_reg
    SLICE_X0Y24          FDCE                                         f  Memory/idxMem_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X0Y24          FDCE                                         r  Memory/idxMem_reg[2][3]/C
                         clock pessimism             -0.514     1.690    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    Memory/idxMem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][0]_lopt_replica/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][1]_lopt_replica/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][2]/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][2]_lopt_replica/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][3]/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            Memory/idxMem_reg[1][3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.251%)  route 0.581ns (75.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.653     1.677    i_clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.818 r  reset_reg/Q
                         net (fo=5, routed)           0.104     1.922    Memory/Q
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.967 f  Memory/r_c[2]_i_2/O
                         net (fo=35, routed)          0.477     2.444    Memory/reset_reg
    SLICE_X1Y25          FDCE                                         f  Memory/idxMem_reg[1][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.926     2.204    Memory/CLK
    SLICE_X1Y25          FDCE                                         r  Memory/idxMem_reg[1][3]_lopt_replica/C
                         clock pessimism             -0.492     1.712    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.620    Memory/idxMem_reg[1][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.824    





