=====
SETUP
23.122
21.212
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s1
7.916
8.820
uvga/charBufferWrEn_s4
10.263
11.398
uvga/n1108_s0
13.401
14.090
uvga/ucharBuffer/sp_inst_1
21.212
=====
SETUP
24.216
20.119
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s1
7.916
8.820
uvga/charBufferWrEn_s4
10.263
11.398
uvga/n1109_s0
13.227
14.436
uvga/ucharBuffer/sp_inst_1
20.119
=====
SETUP
24.450
19.884
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/currentCursorRow_0_s0
19.884
=====
SETUP
24.450
19.884
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/currentCursorRow_1_s0
19.884
=====
SETUP
24.450
19.884
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/currentCursorRow_2_s0
19.884
=====
SETUP
24.450
19.884
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/currentCursorRow_3_s0
19.884
=====
SETUP
24.884
19.058
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n203_s0
17.850
19.058
uvga/ucharbufinit/initCursorRow_1_s1
19.058
=====
SETUP
24.913
19.421
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s1
7.916
8.820
uvga/charBufferWrEn_s4
10.263
11.398
uvga/n1108_s0
13.401
14.090
uvga/ucharBuffer/sp_inst_0
19.421
=====
SETUP
24.950
19.385
44.335
uvga/rowDMARdCol_1_s1
2.716
3.220
uvga/nextRowDMARdCol_4_s40
5.217
5.906
uvga/n213_s17
6.989
8.124
uvga/n213_s11
8.136
9.304
uvga/n213_s3
9.764
10.668
uvga/n1099_s1
14.249
15.458
uvga/n1099_s0
16.343
17.247
uvga/ucharBuffer/sp_inst_1
19.385
=====
SETUP
25.276
19.059
44.335
uvga/rowDMAState_2_s1
2.716
3.220
uvga/charBufferWrEn_s1
7.916
8.820
uvga/charBufferWrEn_s4
10.263
11.398
uvga/n1109_s0
13.227
14.436
uvga/ucharBuffer/sp_inst_0
19.059
=====
SETUP
25.321
18.621
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n200_s0
17.486
18.621
uvga/ucharbufinit/initCursorRow_4_s1
18.621
=====
SETUP
25.321
18.621
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n204_s1
17.486
18.621
uvga/ucharbufinit/initCursorRow_0_s1
18.621
=====
SETUP
25.321
18.621
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n202_s0
17.486
18.621
uvga/ucharbufinit/initCursorRow_2_s1
18.621
=====
SETUP
25.326
18.616
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n208_s0
17.481
18.616
uvga/ucharbufinit/initCursorCol_3_s1
18.616
=====
SETUP
25.326
18.616
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n207_s0
17.481
18.616
uvga/ucharbufinit/initCursorCol_4_s1
18.616
=====
SETUP
25.326
18.616
43.942
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/n205_s0
17.481
18.616
uvga/ucharbufinit/initCursorCol_6_s1
18.616
=====
SETUP
25.351
18.983
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n1513_s5
15.806
16.935
uvga/currentCursorCol_3_s0
18.983
=====
SETUP
25.445
18.889
44.335
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/initCursorRow_3_s3
16.938
18.105
uvga/ucharbufinit/initCursorRow_4_s1
18.889
=====
SETUP
25.445
18.889
44.335
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/initCursorRow_3_s3
16.938
18.105
uvga/ucharbufinit/initCursorRow_0_s1
18.889
=====
SETUP
25.445
18.889
44.335
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/initCursorRow_3_s3
16.938
18.105
uvga/ucharbufinit/initCursorRow_1_s1
18.889
=====
SETUP
25.445
18.889
44.335
uvga/scrollRow_2_s0
2.716
3.220
uvga/currentScrolledRow_2_s
6.256
7.405
uvga/currentScrolledRow_3_s
7.405
8.025
uvga/n192_s0
8.940
10.089
uvga/n193_s0
10.089
10.149
uvga/n311_s5
11.199
11.887
uvga/ucharbufinit/n295_s2
13.317
14.006
uvga/ucharbufinit/n200_s4
15.467
16.371
uvga/ucharbufinit/initCursorRow_3_s3
16.938
18.105
uvga/ucharbufinit/initCursorRow_2_s1
18.889
=====
SETUP
25.645
18.689
44.335
uvga/rowDMARdCol_1_s1
2.716
3.220
uvga/nextRowDMARdCol_4_s40
5.217
5.906
uvga/n213_s17
6.989
8.124
uvga/n213_s11
8.136
9.304
uvga/n213_s3
9.764
10.668
uvga/n1099_s1
14.249
15.458
uvga/n1099_s0
16.343
17.247
uvga/ucharBuffer/sp_inst_0
18.689
=====
SETUP
25.716
18.619
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/scrollRow_3_s0
18.619
=====
SETUP
25.716
18.619
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/scrollRow_4_s0
18.619
=====
SETUP
25.721
18.614
44.335
uvga/rowDMAState_3_s1
2.716
3.220
uvga/n213_s15
4.667
5.802
uvga/n1101_s4
8.309
9.518
uvga/n1101_s3
9.524
10.660
uvga/n1513_s3
12.096
13.231
uvga/n1513_s1
13.237
14.372
uvga/n834_s3
15.806
16.935
uvga/scrollRow_1_s0
18.614
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_7_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_6_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_4_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_2_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_0_s
3.271
=====
HOLD
0.616
3.280
2.664
uvga/uheartbeat/heartbeatCounter_1_s1
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.280
=====
HOLD
0.631
3.294
2.664
uvga/rowDMAState_3_s1
2.650
3.017
uvga/rowDMAState_0_s1
3.294
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_2_s0
2.650
3.017
uvga/uheartbeat/n13_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/rowDMARdRow_0_s1
2.650
3.017
uvga/n311_s6
3.019
3.429
uvga/rowDMARdRow_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_0_s1
2.650
3.017
uarb/dfifo1/n38_s5
3.019
3.429
uarb/dfifo1/cnt_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_2_s1
2.650
3.017
uarb/dfifo1/n36_s4
3.019
3.429
uarb/dfifo1/cnt_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo0/cnt_1_s1
2.650
3.017
uarb/dfifo0/cnt_c_1_s13
3.019
3.429
uarb/dfifo0/cnt_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_11_s1
2.650
3.017
uuart0/n219_s2
3.019
3.429
uuart0/rxClockDividerReg_11_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_12_s1
2.650
3.017
uuart0/n218_s2
3.019
3.429
uuart0/rxClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_14_s1
2.650
3.017
uuart0/n216_s2
3.019
3.429
uuart0/rxClockDividerReg_14_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_15_s1
2.650
3.017
uuart0/n215_s2
3.019
3.429
uuart0/rxClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_16_s1
2.650
3.017
uuart0/n214_s2
3.019
3.429
uuart0/rxClockDividerReg_16_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s2
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_2_s1
2.650
3.017
uuart0/n482_s3
3.019
3.429
uuart0/txClockDividerReg_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_7_s1
2.650
3.017
uuart0/n477_s1
3.019
3.429
uuart0/txClockDividerReg_7_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_11_s1
2.650
3.017
uuart0/n473_s1
3.019
3.429
uuart0/txClockDividerReg_11_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_19_s1
2.650
3.017
uuart0/n465_s1
3.019
3.429
uuart0/txClockDividerReg_19_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_0_s1
2.650
3.017
uuart0/n164_s2
3.019
3.429
uuart0/rxClockDividerReg_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_10_s1
2.650
3.017
uuart0/n154_s1
3.019
3.429
uuart0/rxClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_1_s1
2.650
3.017
ukbd/ps2kbd/n51_s1
3.019
3.429
ukbd/ps2kbd/data_count_1_s1
3.429
