 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : pcm_slv_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:31:14 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 18.96%

  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U7/Y (INVX0_RVT)                         0.12 &     0.65 r
  U140/Y (AO22X1_RVT)                      0.09 &     0.75 r
  U130/Y (AO21X1_RVT)                      0.06 &     0.81 r
  U160/Y (AO21X1_RVT)                      0.06 &     0.86 r
  U158/Y (AO22X1_RVT)                      0.09 &     0.95 r
  tx_cnt_reg[3]/D (DFFX1_RVT)              0.00 &     0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_cnt_reg[3]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U141/Y (AO222X1_RVT)                     0.15 &     0.95 f
  tx_hold_reg_reg[15]/D (DFFX1_RVT)        0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[15]/CLK (DFFX1_RVT)      0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U149/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[7]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U147/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[9]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[9]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U146/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[10]/D (DFFX1_RVT)        0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[10]/CLK (DFFX1_RVT)      0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U152/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[4]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[4]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U150/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[6]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[6]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U144/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[12]/D (DFFX1_RVT)        0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[12]/CLK (DFFX1_RVT)      0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U154/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[2]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[2]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


  Startpoint: pclk_s_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_hold_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pclk_s_reg/CLK (DFFX1_RVT)               0.00       0.00 r
  pclk_s_reg/Q (DFFX1_RVT)                 0.16       0.16 r
  U182/Y (NAND2X1_RVT)                     0.14 &     0.30 f
  U4/Y (INVX2_RVT)                         0.10 &     0.39 r
  U180/Y (NAND3X0_RVT)                     0.14 &     0.53 f
  U259/Y (OR2X1_RVT)                       0.13 &     0.66 f
  U139/Y (AND3X1_RVT)                      0.14 &     0.81 f
  U148/Y (AO222X1_RVT)                     0.14 &     0.95 f
  tx_hold_reg_reg[8]/D (DFFX1_RVT)         0.00 &     0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  tx_hold_reg_reg[8]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         8.79


1
