<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='294' ll='297' type='unsigned int llvm::TargetInstrInfo::isStoreToStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='307' u='c' c='_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='289'>/// If the specified machine instruction is a direct
  /// store to a stack slot, return the virtual or physical register number of
  /// the source reg along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than storing to the stack slot.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller9isSnippetERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='751' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller19coalesceStackAccessEPN4llvm12MachineInstrENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='920' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3179' u='c' c='_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1926' c='_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6707' c='_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1291' c='_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='101' c='_ZNK4llvm12AVRInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='293' c='_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='746' c='_ZNK4llvm14LanaiInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='64' c='_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='67' c='_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1123' c='_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='66' c='_ZNK4llvm14RISCVInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='62' c='_ZNK4llvm14SparcInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='325' c='_ZNK4llvm16SystemZInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='914' c='_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp' l='82' c='_ZNK4llvm14XCoreInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
