================================================
# Functional Simulator for RISC-V
================================================

## README

### Table of contents
- [About](#about)
- [Directory Structure](#directory-structure)
- [Authors](#authors)


----------

### About

A RISC-V simulator has been developed using C/C++ and Python, which serves as a functional implementation. This project has been created as part of the B.Tech Second Year Core Course on Computer Architecture (CS204) to partially fulfill its requirements. The simulator has been divided into three phases, with each phase focusing on achieving a distinct task.

--------------

### Directory Structure:

CS204-Project \
&ensp;&ensp;&ensp;&ensp;├─ Phase 1 \
&ensp;&ensp;&ensp;&ensp;├─ Phase 2 \
&ensp;&ensp;&ensp;&ensp;├─ Phase 3 \
&ensp;&ensp;&ensp;&ensp;├─ .gitignore \
&ensp;&ensp;&ensp;&ensp;├─ README.md \

--------

### Authors
1. ABHISHEK JAISWAL (2021csb1061@iitrpr.ac.in)
2. AJAYBEER SINGH (2021csb1063@iitrpr.ac.in)
3. AKANKSH CAIMI (2021csb1064@iitrpr.ac.in)
4. DEVANSHU DHAWAN (2021csb1082@iitrpr.ac.in)

