# simple makefile example demonstrating binary assembly from 2 object files

a.out:		main.o common.o
		$(CC) main.o common.o
# It is possible to use special variable which expands into dependencies
# "main.o common.o":
#		$(CC) $(>)

main.o:		common.h main.c
		$(CC) -c main.c

common.o:	common.c
		$(CC) -c common.c
