{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550980160830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550980160841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 22:49:20 2019 " "Processing started: Sat Feb 23 22:49:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550980160841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1550980160841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LC3 -c LC3 " "Command: quartus_sta LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1550980160841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1550980161072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1550980161622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1550980161622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980161739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980161739 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1550980162336 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LC3.sdc " "Synopsys Design Constraints File file not found: 'LC3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1550980162418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980162418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550980162430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LC3Control:FSM\|enaALU LC3Control:FSM\|enaALU " "create_clock -period 1.000 -name LC3Control:FSM\|enaALU LC3Control:FSM\|enaALU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550980162430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LC3Control:FSM\|ldMAR LC3Control:FSM\|ldMAR " "create_clock -period 1.000 -name LC3Control:FSM\|ldMAR LC3Control:FSM\|ldMAR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550980162430 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LC3Control:FSM\|selMDR\[0\] LC3Control:FSM\|selMDR\[0\] " "create_clock -period 1.000 -name LC3Control:FSM\|selMDR\[0\] LC3Control:FSM\|selMDR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550980162430 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550980162430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1550980162430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550980162440 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1550980162440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1550980162455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550980162585 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550980162585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.799 " "Worst-case setup slack is -9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.799            -143.369 LC3Control:FSM\|enaALU  " "   -9.799            -143.369 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.022             -90.616 LC3Control:FSM\|selMDR\[0\]  " "   -7.022             -90.616 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.778           -2134.088 clk  " "   -5.778           -2134.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272             -34.621 LC3Control:FSM\|ldMAR  " "   -3.272             -34.621 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980162596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.172 " "Worst-case hold slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.172 LC3Control:FSM\|enaALU  " "   -0.172              -0.172 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.616               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 LC3Control:FSM\|ldMAR  " "    0.651               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980162643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980162675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980162690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1705.636 clk  " "   -3.000           -1705.636 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.424               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 LC3Control:FSM\|enaALU  " "    0.444               0.000 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 LC3Control:FSM\|ldMAR  " "    0.452               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980162699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980162699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550980162937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1550980162960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1550980163860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550980164184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550980164233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550980164233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.161 " "Worst-case setup slack is -9.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.161            -134.017 LC3Control:FSM\|enaALU  " "   -9.161            -134.017 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.462             -84.643 LC3Control:FSM\|selMDR\[0\]  " "   -6.462             -84.643 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.266           -1905.253 clk  " "   -5.266           -1905.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035             -31.198 LC3Control:FSM\|ldMAR  " "   -3.035             -31.198 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.092 " "Worst-case hold slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.092 LC3Control:FSM\|enaALU  " "   -0.092              -0.092 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk  " "    0.339               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.566               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 LC3Control:FSM\|ldMAR  " "    0.753               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980164305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980164317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1683.108 clk  " "   -3.000           -1683.108 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 LC3Control:FSM\|enaALU  " "    0.361               0.000 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 LC3Control:FSM\|ldMAR  " "    0.395               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.433               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550980164628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550980164779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550980164792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550980164792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.685 " "Worst-case setup slack is -4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.685             -67.421 LC3Control:FSM\|enaALU  " "   -4.685             -67.421 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.376             -42.357 LC3Control:FSM\|selMDR\[0\]  " "   -3.376             -42.357 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875            -911.858 clk  " "   -2.875            -911.858 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -11.046 LC3Control:FSM\|ldMAR  " "   -1.349             -11.046 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.050 " "Worst-case hold slack is 0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 clk  " "    0.050               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 LC3Control:FSM\|enaALU  " "    0.054               0.000 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.266               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 LC3Control:FSM\|ldMAR  " "    0.392               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980164886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550980164897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -857.236 clk  " "   -3.000            -857.236 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 LC3Control:FSM\|enaALU  " "    0.282               0.000 LC3Control:FSM\|enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 LC3Control:FSM\|ldMAR  " "    0.313               0.000 LC3Control:FSM\|ldMAR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 LC3Control:FSM\|selMDR\[0\]  " "    0.334               0.000 LC3Control:FSM\|selMDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550980164908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550980164908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550980165850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550980165850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550980166090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 22:49:26 2019 " "Processing ended: Sat Feb 23 22:49:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550980166090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550980166090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550980166090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1550980166090 ""}
