#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b27a7e0d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b27a84a4f0 .scope module, "gan_serial_tb" "gan_serial_tb" 3 3;
 .timescale -9 -12;
P_000001b27a7b9640 .param/l "DISC_VEC_LEN" 1 3 8, +C4<00000000000000000000000100000000>;
P_000001b27a7b9678 .param/l "ENABLE_DISC_FAST_CHECK" 1 3 13, +C4<00000000000000000000000000000000>;
P_000001b27a7b96b0 .param/l "FRAME_PIXELS" 1 3 7, +C4<00000000000000000000001100010000>;
P_000001b27a7b96e8 .param/l "GEN_FEAT_LEN" 1 3 9, +C4<00000000000000000000000010000000>;
P_000001b27a7b9720 .param/l "ONE_Q" 1 3 14, +C4<0000000100000000>;
P_000001b27a7b9758 .param/l "SEED_COUNT" 1 3 10, +C4<00000000000000000000000001000000>;
P_000001b27a7b9790 .param/l "SKIP_DISC_RUNTIME" 1 3 12, +C4<00000000000000000000000000000001>;
P_000001b27a7b97c8 .param/l "SMOKE_SERIAL_SAMPLES" 1 3 11, +C4<00000000000000000000000000001010>;
v000001b27a9ce350_0 .net "busy", 0 0, v000001b27a9ba390_0;  1 drivers
v000001b27a9ce710_0 .var "clk", 0 0;
v000001b27a9cfc50_0 .net "disc_fake_is_real", 0 0, v000001b27a9bcaf0_0;  1 drivers
v000001b27a9cf2f0_0 .net/s "disc_fake_score", 15 0, v000001b27a9bc0f0_0;  1 drivers
v000001b27a9ce7b0_0 .net "disc_fast_busy", 0 0, v000001b27a9c4fa0_0;  1 drivers
v000001b27a9cee90_0 .net "disc_fast_done", 0 0, v000001b27a9c66c0_0;  1 drivers
v000001b27a9cead0_0 .net "disc_fast_real_flag", 0 0, v000001b27a9c5220_0;  1 drivers
v000001b27a9ce8f0_0 .var "disc_fast_rst", 0 0;
v000001b27a9cf390_0 .net "disc_fast_sample_full", 0 0, L_000001b27a9102f0;  1 drivers
v000001b27a9cf4d0_0 .net "disc_fast_sample_level", 8 0, L_000001b27a90ec30;  1 drivers
v000001b27a9ce490_0 .var "disc_fast_sample_wr_data", 15 0;
v000001b27a9ce3f0_0 .var "disc_fast_sample_wr_en", 0 0;
v000001b27a9cf930_0 .net "disc_fast_score_empty", 0 0, L_000001b27a90f4f0;  1 drivers
v000001b27a9ce530_0 .net "disc_fast_score_level", 2 0, L_000001b27a90f720;  1 drivers
v000001b27a9cf430_0 .net "disc_fast_score_rd_data", 15 0, L_000001b27a90ea70;  1 drivers
v000001b27a9cde50_0 .var "disc_fast_score_rd_en", 0 0;
v000001b27a9cdef0_0 .net "disc_fast_score_rd_valid", 0 0, L_000001b27a90f3a0;  1 drivers
v000001b27a9cdf90_0 .var "disc_fast_start", 0 0;
v000001b27a9cda90_0 .net "disc_real_is_real", 0 0, v000001b27a9bbd30_0;  1 drivers
v000001b27a9ceb70_0 .net/s "disc_real_score", 15 0, v000001b27a9bd130_0;  1 drivers
v000001b27a9ce5d0_0 .net "done", 0 0, v000001b27a9bccd0_0;  1 drivers
v000001b27a9ce0d0_0 .var "forced_disc_scores", 0 0;
v000001b27a9cf250_0 .var "forced_fake_flag_value", 0 0;
v000001b27a9ce670_0 .var/s "forced_fake_score_value", 15 0;
v000001b27a9cf890_0 .var "forced_real_flag_value", 0 0;
v000001b27a9cec10_0 .var/s "forced_real_score_value", 15 0;
v000001b27a9ce990_0 .net "frame_ready", 0 0, L_000001b27a90e920;  1 drivers
v000001b27a9ce850_0 .net "generated_frame_flat", 12543 0, v000001b27a9bf8e0_0;  1 drivers
v000001b27a9ced50_0 .net "generated_frame_valid", 0 0, v000001b27a9bf660_0;  1 drivers
v000001b27a9cfbb0 .array/s "golden_fake_disc_vec", 255 0, 15 0;
v000001b27a9ce210 .array/s "golden_fake_frame", 783 0, 15 0;
v000001b27a9cf570 .array/s "golden_gen_features", 127 0, 15 0;
v000001b27a9ce2b0 .array/s "golden_real_sample", 255 0, 15 0;
v000001b27a9cea30 .array/s "golden_scores", 3 0, 15 0;
v000001b27a9cedf0 .array/s "golden_seed", 63 0, 15 0;
v000001b27a9cd4f0 .array/s "golden_sigmoid", 127 0, 15 0;
v000001b27a9cecb0_0 .var "pixel_bit", 0 0;
v000001b27a9cef30_0 .net "pixel_ready", 0 0, L_000001b27a9cd9f0;  1 drivers
v000001b27a9cefd0_0 .var "pixel_valid", 0 0;
v000001b27a9cf610_0 .var "preload_frame_shadow", 12543 0;
v000001b27a9cd590_0 .var "rst", 0 0;
v000001b27a9cddb0_0 .var "start", 0 0;
E_000001b27a8edd20 .event anyedge, v000001b27a9bf660_0;
E_000001b27a8eeee0 .event anyedge, v000001b27a9bd540_0;
E_000001b27a8f1d60 .event anyedge, v000001b27a9b9f30_0;
E_000001b27a8f2a60 .event anyedge, v000001b27a9baed0_0;
E_000001b27a8f3560 .event anyedge, v000001b27a9beb20_0;
E_000001b27a8f36e0 .event anyedge, v000001b27a9bfac0_0;
E_000001b27a8f3de0 .event anyedge, v000001b27a9bdae0_0;
S_000001b27a7e00f0 .scope autotask, "compare_fake_disc_flat" "compare_fake_disc_flat" 3 438, 3 438 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85d610_0 .var "actual_flat", 4095 0;
v000001b27a85e830_0 .var/i "idx", 31 0;
v000001b27a85e150_0 .var/str "label";
v000001b27a85d2f0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_fake_disc_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85e830_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b27a85e830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001b27a85d610_0;
    %load/vec4 v000001b27a85e830_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85d2f0_0, 0, 16;
    %load/vec4 v000001b27a85d2f0_0;
    %ix/getv/s 4, v000001b27a85e830_0;
    %load/vec4a v000001b27a9cfbb0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 448 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85e150_0, v000001b27a85e830_0, &A<v000001b27a9cfbb0, v000001b27a85e830_0 >, v000001b27a85d2f0_0 {0 0 0};
    %vpi_call/w 3 449 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85e150_0 {0 0 0};
T_0.2 ;
    %load/vec4 v000001b27a85e830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85e830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 452 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85e150_0, P_000001b27a7b9640 {0 0 0};
    %end;
S_000001b27a82f8d0 .scope autotask, "compare_fake_frame_flat" "compare_fake_frame_flat" 3 474, 3 474 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85e330_0 .var "actual_flat", 12543 0;
v000001b27a85e970_0 .var/i "idx", 31 0;
v000001b27a85d750_0 .var/str "label";
v000001b27a85d7f0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_fake_frame_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85e970_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001b27a85e970_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001b27a85e330_0;
    %load/vec4 v000001b27a85e970_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85d7f0_0, 0, 16;
    %load/vec4 v000001b27a85d7f0_0;
    %ix/getv/s 4, v000001b27a85e970_0;
    %load/vec4a v000001b27a9ce210, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 484 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85d750_0, v000001b27a85e970_0, &A<v000001b27a9ce210, v000001b27a85e970_0 >, v000001b27a85d7f0_0 {0 0 0};
    %vpi_call/w 3 485 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85d750_0 {0 0 0};
T_1.6 ;
    %load/vec4 v000001b27a85e970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85e970_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %vpi_call/w 3 488 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85d750_0, P_000001b27a7b96b0 {0 0 0};
    %end;
S_000001b27a82fef0 .scope autotask, "compare_frame_buffer" "compare_frame_buffer" 3 256, 3 256 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85e010_0 .var/s "expected", 15 0;
v000001b27a85dd90_0 .var/i "idx", 31 0;
v000001b27a85de30_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_frame_buffer ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85dd90_0, 0, 32;
T_2.8 ;
    %load/vec4 v000001b27a85dd90_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v000001b27a85dd90_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 256, 0, 16;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001b27a85e010_0, 0, 16;
    %load/vec4 v000001b27a9bc230_0;
    %load/vec4 v000001b27a85dd90_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85de30_0, 0, 16;
    %load/vec4 v000001b27a85de30_0;
    %load/vec4 v000001b27a85e010_0;
    %cmp/ne;
    %jmp/0xz  T_2.12, 6;
    %vpi_call/w 3 265 "$error", "[FAIL] Frame buffer mismatch idx %0d exp %0d got %0d", v000001b27a85dd90_0, v000001b27a85e010_0, v000001b27a85de30_0 {0 0 0};
    %vpi_call/w 3 266 "$fatal", 32'sb00000000000000000000000000000001, "frame buffer mismatch" {0 0 0};
T_2.12 ;
    %load/vec4 v000001b27a85dd90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85dd90_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %vpi_call/w 3 269 "$display", "[OK] Pixel serial loader produced expected frame contents." {0 0 0};
    %end;
S_000001b27a830080 .scope autotask, "compare_gen_features_flat" "compare_gen_features_flat" 3 402, 3 402 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85cf30_0 .var "actual_flat", 2047 0;
v000001b27a85eab0_0 .var/i "idx", 31 0;
v000001b27a85e1f0_0 .var/str "label";
v000001b27a85d070_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_gen_features_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85eab0_0, 0, 32;
T_3.14 ;
    %load/vec4 v000001b27a85eab0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v000001b27a85cf30_0;
    %load/vec4 v000001b27a85eab0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85d070_0, 0, 16;
    %load/vec4 v000001b27a85d070_0;
    %ix/getv/s 4, v000001b27a85eab0_0;
    %load/vec4a v000001b27a9cf570, 4;
    %cmp/ne;
    %jmp/0xz  T_3.16, 6;
    %vpi_call/w 3 412 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85e1f0_0, v000001b27a85eab0_0, &A<v000001b27a9cf570, v000001b27a85eab0_0 >, v000001b27a85d070_0 {0 0 0};
    %vpi_call/w 3 413 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85e1f0_0 {0 0 0};
T_3.16 ;
    %load/vec4 v000001b27a85eab0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85eab0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %vpi_call/w 3 416 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85e1f0_0, P_000001b27a7b96e8 {0 0 0};
    %end;
S_000001b27a6236c0 .scope autotask, "compare_real_sample_flat" "compare_real_sample_flat" 3 456, 3 456 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85ded0_0 .var "actual_flat", 4095 0;
v000001b27a85eb50_0 .var/i "idx", 31 0;
v000001b27a85e6f0_0 .var/str "label";
v000001b27a85d110_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_real_sample_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85eb50_0, 0, 32;
T_4.18 ;
    %load/vec4 v000001b27a85eb50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.19, 5;
    %load/vec4 v000001b27a85ded0_0;
    %load/vec4 v000001b27a85eb50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85d110_0, 0, 16;
    %load/vec4 v000001b27a85d110_0;
    %ix/getv/s 4, v000001b27a85eb50_0;
    %load/vec4a v000001b27a9ce2b0, 4;
    %cmp/ne;
    %jmp/0xz  T_4.20, 6;
    %vpi_call/w 3 466 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85e6f0_0, v000001b27a85eb50_0, &A<v000001b27a9ce2b0, v000001b27a85eb50_0 >, v000001b27a85d110_0 {0 0 0};
    %vpi_call/w 3 467 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85e6f0_0 {0 0 0};
T_4.20 ;
    %load/vec4 v000001b27a85eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85eb50_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %vpi_call/w 3 470 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85e6f0_0, P_000001b27a7b9640 {0 0 0};
    %end;
S_000001b27a623850 .scope autotask, "compare_scores" "compare_scores" 3 273, 3 273 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85d6b0_0 .var "fake_flag_exp", 0 0;
v000001b27a85d430_0 .var/s "fake_score_exp", 15 0;
v000001b27a85d4d0_0 .var "real_flag_exp", 0 0;
v000001b27a85ce90_0 .var/s "real_score_exp", 15 0;
TD_gan_serial_tb.compare_scores ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a85d430_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a85d6b0_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a85ce90_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a85d4d0_0, 0, 1;
    %load/vec4 v000001b27a9cf2f0_0;
    %load/vec4 v000001b27a85d430_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 6;
    %vpi_call/w 3 285 "$error", "[FAIL] Fake score mismatch exp %0d got %0d", v000001b27a85d430_0, v000001b27a9cf2f0_0 {0 0 0};
    %vpi_call/w 3 286 "$fatal", 32'sb00000000000000000000000000000001, "fake score mismatch" {0 0 0};
T_5.22 ;
    %load/vec4 v000001b27a9cfc50_0;
    %load/vec4 v000001b27a85d6b0_0;
    %cmp/ne;
    %jmp/0xz  T_5.24, 6;
    %vpi_call/w 3 289 "$error", "[FAIL] Fake flag mismatch exp %0b got %0b", v000001b27a85d6b0_0, v000001b27a9cfc50_0 {0 0 0};
    %vpi_call/w 3 290 "$fatal", 32'sb00000000000000000000000000000001, "fake flag mismatch" {0 0 0};
T_5.24 ;
    %load/vec4 v000001b27a9ceb70_0;
    %load/vec4 v000001b27a85ce90_0;
    %cmp/ne;
    %jmp/0xz  T_5.26, 6;
    %vpi_call/w 3 293 "$error", "[FAIL] Real score mismatch exp %0d got %0d", v000001b27a85ce90_0, v000001b27a9ceb70_0 {0 0 0};
    %vpi_call/w 3 294 "$fatal", 32'sb00000000000000000000000000000001, "real score mismatch" {0 0 0};
T_5.26 ;
    %load/vec4 v000001b27a9cda90_0;
    %load/vec4 v000001b27a85d4d0_0;
    %cmp/ne;
    %jmp/0xz  T_5.28, 6;
    %vpi_call/w 3 297 "$error", "[FAIL] Real flag mismatch exp %0b got %0b", v000001b27a85d4d0_0, v000001b27a9cda90_0 {0 0 0};
    %vpi_call/w 3 298 "$fatal", 32'sb00000000000000000000000000000001, "real flag mismatch" {0 0 0};
T_5.28 ;
    %vpi_call/w 3 300 "$display", "[OK] Discriminator scores/flags match golden references." {0 0 0};
    %end;
S_000001b27a60e140 .scope autotask, "compare_seed_flat" "compare_seed_flat" 3 384, 3 384 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85da70_0 .var "actual_flat", 1023 0;
v000001b27a85d930_0 .var/i "idx", 31 0;
v000001b27a85df70_0 .var/str "label";
v000001b27a85d9d0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_seed_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85d930_0, 0, 32;
T_6.30 ;
    %load/vec4 v000001b27a85d930_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.31, 5;
    %load/vec4 v000001b27a85da70_0;
    %load/vec4 v000001b27a85d930_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85d9d0_0, 0, 16;
    %load/vec4 v000001b27a85d9d0_0;
    %ix/getv/s 4, v000001b27a85d930_0;
    %load/vec4a v000001b27a9cedf0, 4;
    %cmp/ne;
    %jmp/0xz  T_6.32, 6;
    %vpi_call/w 3 394 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85df70_0, v000001b27a85d930_0, &A<v000001b27a9cedf0, v000001b27a85d930_0 >, v000001b27a85d9d0_0 {0 0 0};
    %vpi_call/w 3 395 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85df70_0 {0 0 0};
T_6.32 ;
    %load/vec4 v000001b27a85d930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85d930_0, 0, 32;
    %jmp T_6.30;
T_6.31 ;
    %vpi_call/w 3 398 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85df70_0, P_000001b27a7b9758 {0 0 0};
    %end;
S_000001b27a60e2d0 .scope autotask, "compare_sigmoid_flat" "compare_sigmoid_flat" 3 420, 3 420 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a85d1b0_0 .var "actual_flat", 2047 0;
v000001b27a85e0b0_0 .var/i "idx", 31 0;
v000001b27a85db10_0 .var/str "label";
v000001b27a85dbb0_0 .var/s "sample", 15 0;
TD_gan_serial_tb.compare_sigmoid_flat ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a85e0b0_0, 0, 32;
T_7.34 ;
    %load/vec4 v000001b27a85e0b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.35, 5;
    %load/vec4 v000001b27a85d1b0_0;
    %load/vec4 v000001b27a85e0b0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001b27a85dbb0_0, 0, 16;
    %load/vec4 v000001b27a85dbb0_0;
    %ix/getv/s 4, v000001b27a85e0b0_0;
    %load/vec4a v000001b27a9cd4f0, 4;
    %cmp/ne;
    %jmp/0xz  T_7.36, 6;
    %vpi_call/w 3 430 "$error", "[FAIL] %s mismatch idx %0d exp %0d got %0d", v000001b27a85db10_0, v000001b27a85e0b0_0, &A<v000001b27a9cd4f0, v000001b27a85e0b0_0 >, v000001b27a85dbb0_0 {0 0 0};
    %vpi_call/w 3 431 "$fatal", 32'sb00000000000000000000000000000001, "%s mismatch", v000001b27a85db10_0 {0 0 0};
T_7.36 ;
    %load/vec4 v000001b27a85e0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a85e0b0_0, 0, 32;
    %jmp T_7.34;
T_7.35 ;
    %vpi_call/w 3 434 "$display", "[OK] %s matches golden snapshot (%0d samples).", v000001b27a85db10_0, P_000001b27a7b96e8 {0 0 0};
    %end;
S_000001b27a5e8490 .scope module, "dut" "gan_serial_top" 3 93, 4 63 0, S_000001b27a84a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_000001b27a5e8620 .param/l "S_DISC_FAKE" 1 4 459, C4<100>;
P_000001b27a5e8658 .param/l "S_DISC_REAL" 1 4 461, C4<110>;
P_000001b27a5e8690 .param/l "S_DONE" 1 4 462, C4<111>;
P_000001b27a5e86c8 .param/l "S_FAKE_LOAD" 1 4 458, C4<011>;
P_000001b27a5e8700 .param/l "S_GEN" 1 4 457, C4<010>;
P_000001b27a5e8738 .param/l "S_IDLE" 1 4 455, C4<000>;
P_000001b27a5e8770 .param/l "S_REAL_LOAD" 1 4 460, C4<101>;
P_000001b27a5e87a8 .param/l "S_SEED" 1 4 456, C4<001>;
L_000001b27a90e920 .functor BUFZ 1, v000001b27a9b8cd0_0, C4<0>, C4<0>, C4<0>;
v000001b27a9ba390_0 .var "busy", 0 0;
v000001b27a9ba430_0 .var "clear_gen_features_ready", 0 0;
v000001b27a9ba6b0_0 .net "clk", 0 0, v000001b27a9ce710_0;  1 drivers
v000001b27a9ba930_0 .net "disc_busy", 0 0, v000001b27a934340_0;  1 drivers
v000001b27a9ba9d0_0 .net "disc_done", 0 0, v000001b27a933580_0;  1 drivers
v000001b27a9bcaf0_0 .var "disc_fake_is_real", 0 0;
v000001b27a9bc0f0_0 .var/s "disc_fake_score", 15 0;
v000001b27a9bcff0_0 .net "disc_real_flag", 0 0, v000001b27a932e00_0;  1 drivers
v000001b27a9bbd30_0 .var "disc_real_is_real", 0 0;
v000001b27a9bd130_0 .var/s "disc_real_score", 15 0;
v000001b27a9bce10_0 .var "disc_result_is_real", 0 0;
v000001b27a9bceb0_0 .var "disc_run_is_real", 0 0;
v000001b27a9bbe70_0 .net "disc_sample_full", 0 0, L_000001b27a90ffe0;  1 drivers
v000001b27a9bbdd0_0 .net "disc_sample_level", 8 0, L_000001b27a90e840;  1 drivers
v000001b27a9bbf10_0 .var "disc_sample_wr_data", 15 0;
v000001b27a9bbfb0_0 .var "disc_sample_wr_en", 0 0;
v000001b27a9bc910_0 .net "disc_score_empty", 0 0, L_000001b27a90f5d0;  1 drivers
v000001b27a9bc5f0_0 .var "disc_score_fetch_active", 0 0;
v000001b27a9bc2d0_0 .net "disc_score_level", 2 0, L_000001b27a90e7d0;  1 drivers
v000001b27a9bc4b0_0 .net "disc_score_rd_data", 15 0, L_000001b27a910130;  1 drivers
v000001b27a9bcf50_0 .var "disc_score_rd_en", 0 0;
v000001b27a9bc9b0_0 .net "disc_score_rd_valid", 0 0, L_000001b27a90eae0;  1 drivers
v000001b27a9bbc90_0 .var "disc_start_pulse", 0 0;
v000001b27a9bcb90_0 .var "disc_stream_active", 0 0;
v000001b27a9bca50_0 .var "disc_stream_done", 0 0;
v000001b27a9bc370_0 .var "disc_stream_idx", 8 0;
v000001b27a9bc050_0 .var "disc_stream_mode_real", 0 0;
v000001b27a9bcc30_0 .var "disc_stream_start_fake", 0 0;
v000001b27a9bd270_0 .var "disc_stream_start_real", 0 0;
v000001b27a9bccd0_0 .var "done", 0 0;
v000001b27a9bcd70_0 .net "expander_busy", 0 0, v000001b27a9bb830_0;  1 drivers
v000001b27a9bd090_0 .net "expander_done", 0 0, v000001b27a9baed0_0;  1 drivers
v000001b27a9bc190_0 .var "expander_job_launched", 0 0;
v000001b27a9bd1d0_0 .var "expander_start_pulse", 0 0;
v000001b27a9bd310_0 .net "fake_disc_vec", 4095 0, v000001b27a9bb010_0;  1 drivers
v000001b27a9bc230_0 .var "frame_buffer", 12543 0;
v000001b27a9bc410_0 .var "frame_consume_pulse", 0 0;
v000001b27a9bc550_0 .net "frame_ready", 0 0, L_000001b27a90e920;  alias, 1 drivers
v000001b27a9bc690_0 .net "frame_sample_done", 0 0, v000001b27a9b0150_0;  1 drivers
v000001b27a9bc730_0 .var "frame_sample_start_pulse", 0 0;
v000001b27a9bc7d0_0 .net "gen_busy", 0 0, v000001b27a9b6360_0;  1 drivers
v000001b27a9bc870_0 .net "gen_done", 0 0, v000001b27a9b65e0_0;  1 drivers
v000001b27a9bd680_0 .var "gen_feature_collect_active", 0 0;
v000001b27a9bf980_0 .var "gen_feature_collect_idx", 7 0;
v000001b27a9bdb80_0 .net "gen_feature_empty", 0 0, L_000001b27a90e990;  1 drivers
v000001b27a9bd5e0_0 .net "gen_feature_level", 7 0, L_000001b27a90fdb0;  1 drivers
v000001b27a9bfa20_0 .net "gen_feature_rd_data", 15 0, L_000001b27a90eed0;  1 drivers
v000001b27a9be800_0 .var "gen_feature_rd_en", 0 0;
v000001b27a9bea80_0 .net "gen_feature_rd_valid", 0 0, L_000001b27a90f560;  1 drivers
v000001b27a9bd900_0 .var "gen_features", 2047 0;
v000001b27a9bfac0_0 .var "gen_features_ready", 0 0;
v000001b27a9be8a0_0 .net "gen_frame_pixels", 12543 0, v000001b27a9ba2f0_0;  1 drivers
v000001b27a9bd720_0 .net "gen_seed_full", 0 0, L_000001b27a90fc60;  1 drivers
v000001b27a9bfb60_0 .net "gen_seed_level", 6 0, L_000001b27a90f480;  1 drivers
v000001b27a9bf840_0 .var "gen_seed_wr_data", 15 0;
v000001b27a9bfc00_0 .var "gen_seed_wr_en", 0 0;
v000001b27a9beee0_0 .net "gen_sigmoid_busy", 0 0, v000001b27a9b9cb0_0;  1 drivers
v000001b27a9be440_0 .net "gen_sigmoid_done", 0 0, v000001b27a9b9670_0;  1 drivers
v000001b27a9bdcc0_0 .net "gen_sigmoid_features", 2047 0, v000001b27a9b95d0_0;  1 drivers
v000001b27a9beb20_0 .var "gen_sigmoid_ready", 0 0;
v000001b27a9bf020_0 .var "gen_sigmoid_start_pulse", 0 0;
v000001b27a9bde00_0 .var "gen_start_pulse", 0 0;
v000001b27a9bf8e0_0 .var "generated_frame_flat", 12543 0;
v000001b27a9bf660_0 .var "generated_frame_valid", 0 0;
v000001b27a9bf200_0 .net "loader_frame_flat", 12543 0, v000001b27a9b7bf0_0;  1 drivers
v000001b27a9bf520_0 .net "loader_frame_valid", 0 0, v000001b27a9b8cd0_0;  1 drivers
v000001b27a9bd4a0_0 .var "pending_disc_flag", 0 0;
v000001b27a9bf0c0_0 .net "pixel_bit", 0 0, v000001b27a9cecb0_0;  1 drivers
v000001b27a9be9e0_0 .net "pixel_bit_ready", 0 0, L_000001b27a9cd9f0;  alias, 1 drivers
v000001b27a9bebc0_0 .net "pixel_bit_valid", 0 0, v000001b27a9cefd0_0;  1 drivers
v000001b27a9bd860_0 .var "real_stream_start_sent", 0 0;
v000001b27a9bdfe0_0 .net "rst", 0 0, v000001b27a9cd590_0;  1 drivers
v000001b27a9bf3e0_0 .net "sampled_real_vec", 4095 0, v000001b27a9af6b0_0;  1 drivers
v000001b27a9bd540_0 .var "sampled_real_vec_ready", 0 0;
v000001b27a9be620_0 .net "seed_bank_flat", 1023 0, v000001b27a9bb290_0;  1 drivers
v000001b27a9bdc20_0 .net "seed_ready", 0 0, v000001b27a9b8730_0;  1 drivers
v000001b27a9bd9a0_0 .var "seed_start_pulse", 0 0;
v000001b27a9bd7c0_0 .var "seed_stream_active", 0 0;
v000001b27a9bdae0_0 .var "seed_stream_done", 0 0;
v000001b27a9be6c0_0 .var "seed_stream_idx", 6 0;
v000001b27a9be580_0 .var "sigmoid_run_active", 0 0;
v000001b27a9be120_0 .net "start", 0 0, v000001b27a9cddb0_0;  1 drivers
v000001b27a9bda40_0 .var "state", 2 0;
v000001b27a9bf160_0 .net "upsampler_busy", 0 0, v000001b27a9bb150_0;  1 drivers
v000001b27a9be4e0_0 .net "upsampler_done", 0 0, v000001b27a9b9f30_0;  1 drivers
v000001b27a9be1c0_0 .var "upsampler_job_launched", 0 0;
v000001b27a9bdd60_0 .var "upsampler_start_pulse", 0 0;
S_000001b27a61acc0 .scope module, "u_discriminator" "discriminator_pipeline" 4 358, 5 37 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000001b27a61ae50 .param/l "FIN" 1 5 63, C4<110>;
P_000001b27a61ae88 .param/l "IDLE" 1 5 57, C4<000>;
P_000001b27a61aec0 .param/l "L1" 1 5 59, C4<010>;
P_000001b27a61aef8 .param/l "L2" 1 5 60, C4<011>;
P_000001b27a61af30 .param/l "L3" 1 5 61, C4<100>;
P_000001b27a61af68 .param/l "LOAD" 1 5 58, C4<001>;
P_000001b27a61afa0 .param/l "OUTPUT" 1 5 62, C4<101>;
P_000001b27a61afd8 .param/l "SAMPLE_COUNT" 1 5 55, +C4<00000000000000000000000100000000>;
L_000001b27a90ffe0 .functor BUFZ 1, v000001b27a932470_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90e840 .functor BUFZ 9, v000001b27a931e30_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001b27a910130 .functor BUFZ 16, v000001b27a933a80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001b27a90eae0 .functor BUFZ 1, v000001b27a9343e0_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90f5d0 .functor BUFZ 1, v000001b27a931110_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90e7d0 .functor BUFZ 3, v000001b27a931890_0, C4<000>, C4<000>, C4<000>;
v000001b27a934340_0 .var "busy", 0 0;
v000001b27a932d60_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a932e00_0 .var "disc_real_flag", 0 0;
v000001b27a933580_0 .var "done", 0 0;
v000001b27a934480_0 .net "l1_done", 0 0, v000001b27a85e650_0;  1 drivers
v000001b27a9336c0_0 .net "l1_out", 2047 0, v000001b27a85e790_0;  1 drivers
v000001b27a934660_0 .net "l2_done", 0 0, v000001b27a83c7a0_0;  1 drivers
v000001b27a933940_0 .net "l2_out", 511 0, v000001b27a83de20_0;  1 drivers
v000001b27a9327c0_0 .net "l3_decision", 0 0, v000001b27a932290_0;  1 drivers
v000001b27a932860_0 .net "l3_done", 0 0, v000001b27a9308f0_0;  1 drivers
v000001b27a932900_0 .net/s "l3_score", 15 0, v000001b27a9319d0_0;  1 drivers
v000001b27a934160_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a932f40_0 .var "sample_buffer", 4095 0;
v000001b27a933800_0 .net "sample_fifo_empty", 0 0, v000001b27a9323d0_0;  1 drivers
v000001b27a933080_0 .net "sample_fifo_full", 0 0, v000001b27a932470_0;  1 drivers
v000001b27a932b80_0 .net "sample_fifo_level_int", 8 0, v000001b27a931e30_0;  1 drivers
v000001b27a932fe0_0 .net "sample_fifo_rd_data", 15 0, v000001b27a932010_0;  1 drivers
v000001b27a933f80_0 .var "sample_fifo_rd_en", 0 0;
v000001b27a933120_0 .net "sample_fifo_rd_valid", 0 0, v000001b27a931a70_0;  1 drivers
v000001b27a9329a0_0 .net "sample_full", 0 0, L_000001b27a90ffe0;  alias, 1 drivers
v000001b27a933c60_0 .net "sample_level", 8 0, L_000001b27a90e840;  alias, 1 drivers
v000001b27a9340c0_0 .var "sample_load_idx", 8 0;
v000001b27a932a40_0 .net "sample_wr_data", 15 0, v000001b27a9bbf10_0;  1 drivers
v000001b27a932c20_0 .net "sample_wr_en", 0 0, v000001b27a9bbfb0_0;  1 drivers
v000001b27a933d00_0 .net "score_empty", 0 0, L_000001b27a90f5d0;  alias, 1 drivers
v000001b27a933da0_0 .net "score_fifo_empty", 0 0, v000001b27a931110_0;  1 drivers
v000001b27a932ea0_0 .net "score_fifo_full", 0 0, v000001b27a931750_0;  1 drivers
v000001b27a932ae0_0 .net "score_fifo_level_int", 2 0, v000001b27a931890_0;  1 drivers
v000001b27a9331c0_0 .net "score_fifo_rd_data", 15 0, v000001b27a933a80_0;  1 drivers
v000001b27a933260_0 .net "score_fifo_rd_valid", 0 0, v000001b27a9343e0_0;  1 drivers
v000001b27a934200_0 .var "score_fifo_wr_data", 15 0;
v000001b27a933b20_0 .var "score_fifo_wr_en", 0 0;
v000001b27a9333a0_0 .net "score_level", 2 0, L_000001b27a90e7d0;  alias, 1 drivers
v000001b27a933e40_0 .net "score_rd_data", 15 0, L_000001b27a910130;  alias, 1 drivers
v000001b27a934020_0 .net "score_rd_en", 0 0, v000001b27a9bcf50_0;  1 drivers
v000001b27a933620_0 .net "score_rd_valid", 0 0, L_000001b27a90eae0;  alias, 1 drivers
v000001b27a933760_0 .net "start", 0 0, v000001b27a9bbc90_0;  1 drivers
v000001b27a9338a0_0 .var "start_l1", 0 0;
v000001b27a9339e0_0 .var "start_l2", 0 0;
v000001b27a9b00b0_0 .var "start_l3", 0 0;
v000001b27a9b08d0_0 .var "state", 2 0;
S_000001b27a6455c0 .scope module, "u_l1" "layer1_discriminator" 5 137, 6 8 0, S_000001b27a61acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a645750 .param/l "LAST_INPUT" 1 6 29, +C4<00000000000000000000000011111111>;
P_000001b27a645788 .param/l "LAST_NEURON" 1 6 28, +C4<00000000000000000000000001111111>;
P_000001b27a6457c0 .param/l "MAC_PHASE_ACCUM" 1 6 33, C4<1>;
P_000001b27a6457f8 .param/l "MAC_PHASE_ISSUE" 1 6 32, C4<0>;
P_000001b27a645830 .param/l "TOTAL_INPUTS" 1 6 27, +C4<00000000000000000000000100000000>;
P_000001b27a645868 .param/l "TOTAL_NEURONS" 1 6 26, +C4<00000000000000000000000010000000>;
P_000001b27a6458a0 .param/l "WEIGHT_ADDR_WIDTH" 1 6 30, +C4<00000000000000000000000000001111>;
v000001b27a85e470_0 .var/s "accumulator", 31 0;
v000001b27a85e290_0 .var "busy", 0 0;
v000001b27a85e510_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a85e650_0 .var "done", 0 0;
v000001b27a85ec90_0 .net/s "flat_input_flat", 4095 0, v000001b27a932f40_0;  1 drivers
v000001b27a85e790_0 .var/s "flat_output_flat", 2047 0;
v000001b27a85e8d0_0 .var "input_idx", 8 0;
v000001b27a85ebf0_0 .var/s "input_sample_reg", 15 0;
v000001b27a83ce80 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001b27a83c840 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001b27a83cf20_0 .var "mac_phase", 0 0;
v000001b27a83d2e0_0 .var/s "mac_result", 31 0;
v000001b27a83c700_0 .var "neuron_idx", 7 0;
v000001b27a83c520_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a83d880_0 .net "start", 0 0, v000001b27a9338a0_0;  1 drivers
v000001b27a83dce0_0 .var "weight_addr", 14 0;
v000001b27a83d420_0 .var/s "weight_data", 15 0;
E_000001b27a8f3960 .event posedge, v000001b27a85e510_0;
S_000001b27a5f76f0 .scope module, "u_l2" "layer2_discriminator" 5 146, 7 8 0, S_000001b27a61acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a5f7880 .param/l "LAST_INPUT" 1 7 29, +C4<00000000000000000000000001111111>;
P_000001b27a5f78b8 .param/l "LAST_NEURON" 1 7 28, +C4<00000000000000000000000000011111>;
P_000001b27a5f78f0 .param/l "MAC_PHASE_ACCUM" 1 7 33, C4<1>;
P_000001b27a5f7928 .param/l "MAC_PHASE_ISSUE" 1 7 32, C4<0>;
P_000001b27a5f7960 .param/l "TOTAL_INPUTS" 1 7 27, +C4<00000000000000000000000010000000>;
P_000001b27a5f7998 .param/l "TOTAL_NEURONS" 1 7 26, +C4<00000000000000000000000000100000>;
P_000001b27a5f79d0 .param/l "WEIGHT_ADDR_WIDTH" 1 7 30, +C4<00000000000000000000000000001100>;
v000001b27a83cac0_0 .var/s "accumulator", 31 0;
v000001b27a83dd80_0 .var "busy", 0 0;
v000001b27a83c8e0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a83c7a0_0 .var "done", 0 0;
v000001b27a83cfc0_0 .net/s "flat_input_flat", 2047 0, v000001b27a85e790_0;  alias, 1 drivers
v000001b27a83de20_0 .var/s "flat_output_flat", 511 0;
v000001b27a83d060_0 .var "input_idx", 7 0;
v000001b27a83c980_0 .var/s "input_sample_reg", 15 0;
v000001b27a83d100 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001b27a83d1a0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001b27a83e1e0_0 .var "mac_phase", 0 0;
v000001b27a83e000_0 .var/s "mac_result", 31 0;
v000001b27a83d240_0 .var "neuron_idx", 5 0;
v000001b27a83c3e0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a83d6a0_0 .net "start", 0 0, v000001b27a9339e0_0;  1 drivers
v000001b27a83d740_0 .var "weight_addr", 11 0;
v000001b27a83d920_0 .var/s "weight_data", 15 0;
S_000001b27a6690c0 .scope module, "u_l3" "layer3_discriminator" 5 155, 8 8 0, S_000001b27a61acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000001b27a931ed0 .array/s "b", 0 0, 15 0;
v000001b27a931cf0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a932290_0 .var "decision_real", 0 0;
v000001b27a9308f0_0 .var "done", 0 0;
v000001b27a930c10_0 .net/s "flat_input_flat", 511 0, v000001b27a83de20_0;  alias, 1 drivers
v000001b27a930f30_0 .net "mac_done", 0 0, v000001b27a7cae10_0;  1 drivers
v000001b27a932330_0 .net/s "mac_result", 15 0, v000001b27a931390_0;  1 drivers
v000001b27a9311b0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9319d0_0 .var/s "score_out", 15 0;
v000001b27a9320b0_0 .net "start", 0 0, v000001b27a9b00b0_0;  1 drivers
v000001b27a931570 .array/s "w", 31 0, 15 0;
v000001b27a930fd0_0 .net/s "weights_flat", 511 0, L_000001b27a9d0e70;  1 drivers
v000001b27a931570_0 .array/port v000001b27a931570, 0;
v000001b27a931570_1 .array/port v000001b27a931570, 1;
v000001b27a931570_2 .array/port v000001b27a931570, 2;
v000001b27a931570_3 .array/port v000001b27a931570, 3;
LS_000001b27a9d0e70_0_0 .concat [ 16 16 16 16], v000001b27a931570_0, v000001b27a931570_1, v000001b27a931570_2, v000001b27a931570_3;
v000001b27a931570_4 .array/port v000001b27a931570, 4;
v000001b27a931570_5 .array/port v000001b27a931570, 5;
v000001b27a931570_6 .array/port v000001b27a931570, 6;
v000001b27a931570_7 .array/port v000001b27a931570, 7;
LS_000001b27a9d0e70_0_4 .concat [ 16 16 16 16], v000001b27a931570_4, v000001b27a931570_5, v000001b27a931570_6, v000001b27a931570_7;
v000001b27a931570_8 .array/port v000001b27a931570, 8;
v000001b27a931570_9 .array/port v000001b27a931570, 9;
v000001b27a931570_10 .array/port v000001b27a931570, 10;
v000001b27a931570_11 .array/port v000001b27a931570, 11;
LS_000001b27a9d0e70_0_8 .concat [ 16 16 16 16], v000001b27a931570_8, v000001b27a931570_9, v000001b27a931570_10, v000001b27a931570_11;
v000001b27a931570_12 .array/port v000001b27a931570, 12;
v000001b27a931570_13 .array/port v000001b27a931570, 13;
v000001b27a931570_14 .array/port v000001b27a931570, 14;
v000001b27a931570_15 .array/port v000001b27a931570, 15;
LS_000001b27a9d0e70_0_12 .concat [ 16 16 16 16], v000001b27a931570_12, v000001b27a931570_13, v000001b27a931570_14, v000001b27a931570_15;
v000001b27a931570_16 .array/port v000001b27a931570, 16;
v000001b27a931570_17 .array/port v000001b27a931570, 17;
v000001b27a931570_18 .array/port v000001b27a931570, 18;
v000001b27a931570_19 .array/port v000001b27a931570, 19;
LS_000001b27a9d0e70_0_16 .concat [ 16 16 16 16], v000001b27a931570_16, v000001b27a931570_17, v000001b27a931570_18, v000001b27a931570_19;
v000001b27a931570_20 .array/port v000001b27a931570, 20;
v000001b27a931570_21 .array/port v000001b27a931570, 21;
v000001b27a931570_22 .array/port v000001b27a931570, 22;
v000001b27a931570_23 .array/port v000001b27a931570, 23;
LS_000001b27a9d0e70_0_20 .concat [ 16 16 16 16], v000001b27a931570_20, v000001b27a931570_21, v000001b27a931570_22, v000001b27a931570_23;
v000001b27a931570_24 .array/port v000001b27a931570, 24;
v000001b27a931570_25 .array/port v000001b27a931570, 25;
v000001b27a931570_26 .array/port v000001b27a931570, 26;
v000001b27a931570_27 .array/port v000001b27a931570, 27;
LS_000001b27a9d0e70_0_24 .concat [ 16 16 16 16], v000001b27a931570_24, v000001b27a931570_25, v000001b27a931570_26, v000001b27a931570_27;
v000001b27a931570_28 .array/port v000001b27a931570, 28;
v000001b27a931570_29 .array/port v000001b27a931570, 29;
v000001b27a931570_30 .array/port v000001b27a931570, 30;
v000001b27a931570_31 .array/port v000001b27a931570, 31;
LS_000001b27a9d0e70_0_28 .concat [ 16 16 16 16], v000001b27a931570_28, v000001b27a931570_29, v000001b27a931570_30, v000001b27a931570_31;
LS_000001b27a9d0e70_1_0 .concat [ 64 64 64 64], LS_000001b27a9d0e70_0_0, LS_000001b27a9d0e70_0_4, LS_000001b27a9d0e70_0_8, LS_000001b27a9d0e70_0_12;
LS_000001b27a9d0e70_1_4 .concat [ 64 64 64 64], LS_000001b27a9d0e70_0_16, LS_000001b27a9d0e70_0_20, LS_000001b27a9d0e70_0_24, LS_000001b27a9d0e70_0_28;
L_000001b27a9d0e70 .concat [ 256 256 0 0], LS_000001b27a9d0e70_1_0, LS_000001b27a9d0e70_1_4;
S_000001b27a910f40 .scope module, "mac_unit" "pipelined_mac" 8 56, 9 1 0, S_000001b27a6690c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000001b27a83d9c0_0 .net/s "a_flat", 511 0, v000001b27a83de20_0;  alias, 1 drivers
v000001b27a83da60_0 .net/s "b_flat", 511 0, L_000001b27a9d0e70;  alias, 1 drivers
v000001b27a931ed0_0 .array/port v000001b27a931ed0, 0;
v000001b27a7cb4f0_0 .net/s "bias", 15 0, v000001b27a931ed0_0;  1 drivers
v000001b27a7cb630_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a7cb810_0 .var "d0", 0 0;
v000001b27a7cb9f0_0 .var "d1", 0 0;
v000001b27a7cb130_0 .var "d2", 0 0;
v000001b27a7cb1d0_0 .var "d3", 0 0;
v000001b27a7caeb0_0 .var "d4", 0 0;
v000001b27a7cbb30_0 .var "d5", 0 0;
v000001b27a7cbbd0_0 .var "d6", 0 0;
v000001b27a7cae10_0 .var "done", 0 0;
v000001b27a9312f0 .array/s "p", 31 0, 31 0;
v000001b27a932150 .array/s "ra", 31 0, 15 0;
v000001b27a9307b0 .array/s "rb", 31 0, 15 0;
v000001b27a931390_0 .var/s "result", 15 0;
v000001b27a9321f0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a930d50 .array/s "s1", 15 0, 31 0;
v000001b27a931bb0 .array/s "s2", 7 0, 31 0;
v000001b27a931610 .array/s "s3", 3 0, 31 0;
v000001b27a930a30 .array/s "s4", 1 0, 31 0;
v000001b27a931b10_0 .net "start", 0 0, v000001b27a9b00b0_0;  alias, 1 drivers
v000001b27a932650_0 .var/s "total_sum", 31 0;
E_000001b27a8f38e0 .event posedge, v000001b27a83c520_0, v000001b27a85e510_0;
S_000001b27a910c20 .scope module, "u_sample_fifo" "sync_fifo" 5 107, 10 9 0, S_000001b27a61acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000001b27a7610d0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001000>;
P_000001b27a761108 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a761140 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000100000000>;
L_000001b27a90fa30 .functor AND 1, v000001b27a9bbfb0_0, L_000001b27a9d0790, C4<1>, C4<1>;
L_000001b27a90ed10 .functor AND 1, v000001b27a933f80_0, L_000001b27a9cfed0, C4<1>, C4<1>;
v000001b27a930b70_0 .net *"_ivl_1", 0 0, L_000001b27a9d0790;  1 drivers
v000001b27a931430_0 .net *"_ivl_5", 0 0, L_000001b27a9cfed0;  1 drivers
v000001b27a931c50_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a931070_0 .var "count", 8 0;
v000001b27a931d90_0 .var "count_next", 8 0;
v000001b27a9323d0_0 .var "empty", 0 0;
v000001b27a932470_0 .var "full", 0 0;
v000001b27a931e30_0 .var "level", 8 0;
v000001b27a931f70 .array "mem", 255 0, 15 0;
v000001b27a932010_0 .var "rd_data", 15 0;
v000001b27a932510_0 .net "rd_do", 0 0, L_000001b27a90ed10;  1 drivers
v000001b27a931250_0 .net "rd_en", 0 0, v000001b27a933f80_0;  1 drivers
v000001b27a9325b0_0 .var "rd_ptr", 7 0;
v000001b27a931a70_0 .var "rd_valid", 0 0;
v000001b27a930850_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9317f0_0 .net "wr_data", 15 0, v000001b27a9bbf10_0;  alias, 1 drivers
v000001b27a930990_0 .net "wr_do", 0 0, L_000001b27a90fa30;  1 drivers
v000001b27a9316b0_0 .net "wr_en", 0 0, v000001b27a9bbfb0_0;  alias, 1 drivers
v000001b27a930ad0_0 .var "wr_ptr", 7 0;
E_000001b27a8f3e60 .event anyedge, v000001b27a931070_0, v000001b27a930990_0, v000001b27a932510_0;
L_000001b27a9d0790 .reduce/nor v000001b27a932470_0;
L_000001b27a9cfed0 .reduce/nor v000001b27a9323d0_0;
S_000001b27a9113f0 .scope module, "u_score_fifo" "sync_fifo" 5 124, 10 9 0, S_000001b27a61acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000001b27a761180 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000010>;
P_000001b27a7611b8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a7611f0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_000001b27a90ff70 .functor AND 1, v000001b27a933b20_0, L_000001b27a9d1050, C4<1>, C4<1>;
L_000001b27a90f640 .functor AND 1, v000001b27a9bcf50_0, L_000001b27a9d0a10, C4<1>, C4<1>;
v000001b27a9314d0_0 .net *"_ivl_1", 0 0, L_000001b27a9d1050;  1 drivers
v000001b27a930cb0_0 .net *"_ivl_5", 0 0, L_000001b27a9d0a10;  1 drivers
v000001b27a931930_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a930df0_0 .var "count", 2 0;
v000001b27a930e90_0 .var "count_next", 2 0;
v000001b27a931110_0 .var "empty", 0 0;
v000001b27a931750_0 .var "full", 0 0;
v000001b27a931890_0 .var "level", 2 0;
v000001b27a9334e0 .array "mem", 3 0, 15 0;
v000001b27a933a80_0 .var "rd_data", 15 0;
v000001b27a934520_0 .net "rd_do", 0 0, L_000001b27a90f640;  1 drivers
v000001b27a933300_0 .net "rd_en", 0 0, v000001b27a9bcf50_0;  alias, 1 drivers
v000001b27a932cc0_0 .var "rd_ptr", 1 0;
v000001b27a9343e0_0 .var "rd_valid", 0 0;
v000001b27a9345c0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9342a0_0 .net "wr_data", 15 0, v000001b27a934200_0;  1 drivers
v000001b27a933440_0 .net "wr_do", 0 0, L_000001b27a90ff70;  1 drivers
v000001b27a933ee0_0 .net "wr_en", 0 0, v000001b27a933b20_0;  1 drivers
v000001b27a933bc0_0 .var "wr_ptr", 1 0;
E_000001b27a8f37a0 .event anyedge, v000001b27a930df0_0, v000001b27a933440_0, v000001b27a934520_0;
L_000001b27a9d1050 .reduce/nor v000001b27a931750_0;
L_000001b27a9d0a10 .reduce/nor v000001b27a931110_0;
S_000001b27a910900 .scope module, "u_frame_sampler" "frame_sampler" 4 114, 11 14 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b27a7c6750 .param/l "BASE_STEP" 1 11 36, +C4<00000000000000000000000000000011>;
P_000001b27a7c6788 .param/l "DATA_WIDTH" 0 11 17, +C4<00000000000000000000000000010000>;
P_000001b27a7c67c0 .param/l "INPUT_COUNT" 0 11 15, +C4<00000000000000000000001100010000>;
P_000001b27a7c67f8 .param/l "OUTPUT_COUNT" 0 11 16, +C4<00000000000000000000000100000000>;
P_000001b27a7c6830 .param/l "STEP_REM" 1 11 37, +C4<00000000000000000000000000010000>;
v000001b27a9b1050_0 .var "active", 0 0;
v000001b27a9b0d30_0 .var "busy", 0 0;
v000001b27a9af9d0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b0150_0 .var "done", 0 0;
v000001b27a9b0f10_0 .net "frame_flat", 12543 0, v000001b27a9bc230_0;  1 drivers
v000001b27a9afd90_0 .var/i "out_idx", 31 0;
v000001b27a9b0510_0 .var/i "rem_accum", 31 0;
v000001b27a9b0c90_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9af6b0_0 .var "sampled_flat", 4095 0;
v000001b27a9afa70_0 .var/i "src_index", 31 0;
v000001b27a9b0dd0_0 .net "start", 0 0, v000001b27a9bc730_0;  1 drivers
v000001b27a9b0650_0 .var/i "tmp_rem", 31 0;
v000001b27a9aff70_0 .var/i "tmp_src", 31 0;
S_000001b27a9110d0 .scope module, "u_generator" "generator_pipeline" 4 163, 12 38 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_000001b27a934780 .param/l "FEATURE_COUNT" 1 12 56, +C4<00000000000000000000000010000000>;
P_000001b27a9347b8 .param/l "FIN" 1 12 64, C4<110>;
P_000001b27a9347f0 .param/l "IDLE" 1 12 58, C4<000>;
P_000001b27a934828 .param/l "L1" 1 12 60, C4<010>;
P_000001b27a934860 .param/l "L2" 1 12 61, C4<011>;
P_000001b27a934898 .param/l "L3" 1 12 62, C4<100>;
P_000001b27a9348d0 .param/l "LOAD" 1 12 59, C4<001>;
P_000001b27a934908 .param/l "OUTPUT" 1 12 63, C4<101>;
P_000001b27a934940 .param/l "SEED_COUNT" 1 12 55, +C4<00000000000000000000000001000000>;
L_000001b27a90fc60 .functor BUFZ 1, v000001b27a9b1620_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90f480 .functor BUFZ 7, v000001b27a9b2520_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001b27a90eed0 .functor BUFZ 16, v000001b27a9b0fb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001b27a90f560 .functor BUFZ 1, v000001b27a9b05b0_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90e990 .functor BUFZ 1, v000001b27a9b0830_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90fdb0 .functor BUFZ 8, v000001b27a9b12d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b27a9b6360_0 .var "busy", 0 0;
v000001b27a9b71c0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b65e0_0 .var "done", 0 0;
v000001b27a9b7300_0 .net "feature_empty", 0 0, L_000001b27a90e990;  alias, 1 drivers
v000001b27a9b7120_0 .net "feature_fifo_empty", 0 0, v000001b27a9b0830_0;  1 drivers
v000001b27a9b6680_0 .net "feature_fifo_full", 0 0, v000001b27a9b1230_0;  1 drivers
v000001b27a9b5dc0_0 .net "feature_fifo_level_int", 7 0, v000001b27a9b12d0_0;  1 drivers
v000001b27a9b6f40_0 .net "feature_fifo_rd_data", 15 0, v000001b27a9b0fb0_0;  1 drivers
v000001b27a9b5b40_0 .net "feature_fifo_rd_valid", 0 0, v000001b27a9b05b0_0;  1 drivers
v000001b27a9b6040_0 .var "feature_fifo_wr_data", 15 0;
v000001b27a9b56e0_0 .var "feature_fifo_wr_en", 0 0;
v000001b27a9b58c0_0 .net "feature_level", 7 0, L_000001b27a90fdb0;  alias, 1 drivers
v000001b27a9b5be0_0 .net "feature_rd_data", 15 0, L_000001b27a90eed0;  alias, 1 drivers
v000001b27a9b60e0_0 .net "feature_rd_en", 0 0, v000001b27a9be800_0;  1 drivers
v000001b27a9b6ea0_0 .net "feature_rd_valid", 0 0, L_000001b27a90f560;  alias, 1 drivers
v000001b27a9b6ae0_0 .var "feature_store_idx", 7 0;
v000001b27a9b6d60_0 .net "layer1_done", 0 0, v000001b27a9af7f0_0;  1 drivers
v000001b27a9b5500_0 .net "layer1_out", 4095 0, v000001b27a9b0330_0;  1 drivers
v000001b27a9b64a0_0 .net "layer2_done", 0 0, v000001b27a9b1940_0;  1 drivers
v000001b27a9b6540_0 .net "layer2_out", 4095 0, v000001b27a9b2f20_0;  1 drivers
v000001b27a9b7080_0 .net "layer3_done", 0 0, v000001b27a9b1440_0;  1 drivers
v000001b27a9b6cc0_0 .net "layer3_out", 2047 0, v000001b27a9b25c0_0;  1 drivers
v000001b27a9b5460_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b6e00_0 .var "seed_buffer", 1023 0;
v000001b27a9b5960_0 .net "seed_fifo_empty", 0 0, v000001b27a9b1580_0;  1 drivers
v000001b27a9b5d20_0 .net "seed_fifo_full", 0 0, v000001b27a9b1620_0;  1 drivers
v000001b27a9b6b80_0 .net "seed_fifo_level_int", 6 0, v000001b27a9b2520_0;  1 drivers
v000001b27a9b5aa0_0 .net "seed_fifo_rd_data", 15 0, v000001b27a9b2700_0;  1 drivers
v000001b27a9b5c80_0 .var "seed_fifo_rd_en", 0 0;
v000001b27a9b62c0_0 .net "seed_fifo_rd_valid", 0 0, v000001b27a9b28e0_0;  1 drivers
v000001b27a9b5f00_0 .net "seed_full", 0 0, L_000001b27a90fc60;  alias, 1 drivers
v000001b27a9b5a00_0 .net "seed_level", 6 0, L_000001b27a90f480;  alias, 1 drivers
v000001b27a9b6c20_0 .var "seed_load_idx", 6 0;
v000001b27a9b7260_0 .net "seed_wr_data", 15 0, v000001b27a9bf840_0;  1 drivers
v000001b27a9b5e60_0 .net "seed_wr_en", 0 0, v000001b27a9bfc00_0;  1 drivers
v000001b27a9b5fa0_0 .net "start", 0 0, v000001b27a9bde00_0;  1 drivers
v000001b27a9b67c0_0 .var "start_l1", 0 0;
v000001b27a9b5780_0 .var "start_l2", 0 0;
v000001b27a9b55a0_0 .var "start_l3", 0 0;
v000001b27a9b5640_0 .var "state", 2 0;
S_000001b27a911580 .scope module, "u_feature_fifo" "sync_fifo" 12 129, 10 9 0, S_000001b27a9110d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_000001b27a760890 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000111>;
P_000001b27a7608c8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a760900 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000010000000>;
L_000001b27a90e760 .functor AND 1, v000001b27a9b56e0_0, L_000001b27a9cd950, C4<1>, C4<1>;
L_000001b27a90eca0 .functor AND 1, v000001b27a9be800_0, L_000001b27a9cdb30, C4<1>, C4<1>;
v000001b27a9af930_0 .net *"_ivl_1", 0 0, L_000001b27a9cd950;  1 drivers
v000001b27a9b01f0_0 .net *"_ivl_5", 0 0, L_000001b27a9cdb30;  1 drivers
v000001b27a9b10f0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b1190_0 .var "count", 7 0;
v000001b27a9af750_0 .var "count_next", 7 0;
v000001b27a9b0830_0 .var "empty", 0 0;
v000001b27a9b1230_0 .var "full", 0 0;
v000001b27a9b12d0_0 .var "level", 7 0;
v000001b27a9b0bf0 .array "mem", 127 0, 15 0;
v000001b27a9b0fb0_0 .var "rd_data", 15 0;
v000001b27a9afb10_0 .net "rd_do", 0 0, L_000001b27a90eca0;  1 drivers
v000001b27a9af610_0 .net "rd_en", 0 0, v000001b27a9be800_0;  alias, 1 drivers
v000001b27a9b0a10_0 .var "rd_ptr", 6 0;
v000001b27a9b05b0_0 .var "rd_valid", 0 0;
v000001b27a9b0970_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9afbb0_0 .net "wr_data", 15 0, v000001b27a9b6040_0;  1 drivers
v000001b27a9b0290_0 .net "wr_do", 0 0, L_000001b27a90e760;  1 drivers
v000001b27a9b0e70_0 .net "wr_en", 0 0, v000001b27a9b56e0_0;  1 drivers
v000001b27a9b0010_0 .var "wr_ptr", 6 0;
E_000001b27a8f3a20 .event anyedge, v000001b27a9b1190_0, v000001b27a9b0290_0, v000001b27a9afb10_0;
L_000001b27a9cd950 .reduce/nor v000001b27a9b1230_0;
L_000001b27a9cdb30 .reduce/nor v000001b27a9b0830_0;
S_000001b27a910a90 .scope module, "u_l1" "layer1_generator" 12 142, 13 8 0, S_000001b27a9110d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a910db0 .param/l "LAST_INPUT" 1 13 29, +C4<00000000000000000000000000111111>;
P_000001b27a910de8 .param/l "LAST_NEURON" 1 13 28, +C4<00000000000000000000000011111111>;
P_000001b27a910e20 .param/l "MAC_PHASE_ACCUM" 1 13 33, C4<1>;
P_000001b27a910e58 .param/l "MAC_PHASE_ISSUE" 1 13 32, C4<0>;
P_000001b27a910e90 .param/l "TOTAL_INPUTS" 1 13 27, +C4<00000000000000000000000001000000>;
P_000001b27a910ec8 .param/l "TOTAL_NEURONS" 1 13 26, +C4<00000000000000000000000100000000>;
P_000001b27a910f00 .param/l "WEIGHT_ADDR_WIDTH" 1 13 30, +C4<00000000000000000000000000001110>;
v000001b27a9b0ab0_0 .var/s "accumulator", 31 0;
v000001b27a9afe30_0 .var "busy", 0 0;
v000001b27a9af890_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9af7f0_0 .var "done", 0 0;
v000001b27a9afc50_0 .net/s "flat_input_flat", 1023 0, v000001b27a9b6e00_0;  1 drivers
v000001b27a9b0330_0 .var/s "flat_output_flat", 4095 0;
v000001b27a9af430_0 .var "input_idx", 6 0;
v000001b27a9afcf0_0 .var/s "input_sample_reg", 15 0;
v000001b27a9b03d0 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001b27a9af4d0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001b27a9b0b50_0 .var "mac_phase", 0 0;
v000001b27a9af570_0 .var/s "mac_result", 31 0;
v000001b27a9afed0_0 .var "neuron_idx", 8 0;
v000001b27a9b0470_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b0790_0 .net "start", 0 0, v000001b27a9b67c0_0;  1 drivers
v000001b27a9b06f0_0 .var "weight_addr", 13 0;
v000001b27a9b1bc0_0 .var/s "weight_data", 15 0;
S_000001b27a911260 .scope module, "u_l2" "layer2_generator" 12 151, 14 8 0, S_000001b27a9110d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a910770 .param/l "LAST_INPUT" 1 14 29, +C4<00000000000000000000000011111111>;
P_000001b27a9107a8 .param/l "LAST_NEURON" 1 14 28, +C4<00000000000000000000000011111111>;
P_000001b27a9107e0 .param/l "MAC_PHASE_ACCUM" 1 14 33, C4<1>;
P_000001b27a910818 .param/l "MAC_PHASE_ISSUE" 1 14 32, C4<0>;
P_000001b27a910850 .param/l "TOTAL_INPUTS" 1 14 27, +C4<00000000000000000000000100000000>;
P_000001b27a910888 .param/l "TOTAL_NEURONS" 1 14 26, +C4<00000000000000000000000100000000>;
P_000001b27a9108c0 .param/l "WEIGHT_ADDR_WIDTH" 1 14 30, +C4<00000000000000000000000000010000>;
v000001b27a9b2e80_0 .var/s "accumulator", 31 0;
v000001b27a9b3240_0 .var "busy", 0 0;
v000001b27a9b1f80_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b1940_0 .var "done", 0 0;
v000001b27a9b1e40_0 .net/s "flat_input_flat", 4095 0, v000001b27a9b0330_0;  alias, 1 drivers
v000001b27a9b2f20_0 .var/s "flat_output_flat", 4095 0;
v000001b27a9b20c0_0 .var "input_idx", 8 0;
v000001b27a9b2b60_0 .var/s "input_sample_reg", 15 0;
v000001b27a9b2de0 .array/s "layer2_gen_bias", 255 0, 15 0;
v000001b27a9b1800 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000001b27a9b1b20_0 .var "mac_phase", 0 0;
v000001b27a9b2d40_0 .var/s "mac_result", 31 0;
v000001b27a9b1da0_0 .var "neuron_idx", 8 0;
v000001b27a9b18a0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b19e0_0 .net "start", 0 0, v000001b27a9b5780_0;  1 drivers
v000001b27a9b14e0_0 .var "weight_addr", 15 0;
v000001b27a9b3100_0 .var/s "weight_data", 15 0;
S_000001b27a9b43f0 .scope module, "u_l3" "layer3_generator" 12 160, 15 8 0, S_000001b27a9110d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a9b4ee0 .param/l "LAST_INPUT" 1 15 29, +C4<00000000000000000000000011111111>;
P_000001b27a9b4f18 .param/l "LAST_NEURON" 1 15 28, +C4<00000000000000000000000001111111>;
P_000001b27a9b4f50 .param/l "MAC_PHASE_ACCUM" 1 15 33, C4<1>;
P_000001b27a9b4f88 .param/l "MAC_PHASE_ISSUE" 1 15 32, C4<0>;
P_000001b27a9b4fc0 .param/l "TOTAL_INPUTS" 1 15 27, +C4<00000000000000000000000100000000>;
P_000001b27a9b4ff8 .param/l "TOTAL_NEURONS" 1 15 26, +C4<00000000000000000000000010000000>;
P_000001b27a9b5030 .param/l "WEIGHT_ADDR_WIDTH" 1 15 30, +C4<00000000000000000000000000001111>;
v000001b27a9b2160_0 .var/s "accumulator", 31 0;
v000001b27a9b2ac0_0 .var "busy", 0 0;
v000001b27a9b2fc0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b1440_0 .var "done", 0 0;
v000001b27a9b2c00_0 .net/s "flat_input_flat", 4095 0, v000001b27a9b2f20_0;  alias, 1 drivers
v000001b27a9b25c0_0 .var/s "flat_output_flat", 2047 0;
v000001b27a9b3060_0 .var "input_idx", 8 0;
v000001b27a9b31a0_0 .var/s "input_sample_reg", 15 0;
v000001b27a9b2ca0 .array/s "layer3_gen_bias", 127 0, 15 0;
v000001b27a9b1d00 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000001b27a9b32e0_0 .var "mac_phase", 0 0;
v000001b27a9b2020_0 .var/s "mac_result", 31 0;
v000001b27a9b2200_0 .var "neuron_idx", 7 0;
v000001b27a9b1ee0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b1c60_0 .net "start", 0 0, v000001b27a9b55a0_0;  1 drivers
v000001b27a9b1a80_0 .var "weight_addr", 14 0;
v000001b27a9b22a0_0 .var/s "weight_data", 15 0;
S_000001b27a9b35e0 .scope module, "u_seed_fifo" "sync_fifo" 12 112, 10 9 0, S_000001b27a9110d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_000001b27a7612e0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000110>;
P_000001b27a761318 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a761350 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000001000000>;
L_000001b27a90f100 .functor AND 1, v000001b27a9bfc00_0, L_000001b27a9cd8b0, C4<1>, C4<1>;
L_000001b27a90f800 .functor AND 1, v000001b27a9b5c80_0, L_000001b27a9ce170, C4<1>, C4<1>;
v000001b27a9b2340_0 .net *"_ivl_1", 0 0, L_000001b27a9cd8b0;  1 drivers
v000001b27a9b2840_0 .net *"_ivl_5", 0 0, L_000001b27a9ce170;  1 drivers
v000001b27a9b23e0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b2480_0 .var "count", 6 0;
v000001b27a9b2a20_0 .var "count_next", 6 0;
v000001b27a9b1580_0 .var "empty", 0 0;
v000001b27a9b1620_0 .var "full", 0 0;
v000001b27a9b2520_0 .var "level", 6 0;
v000001b27a9b2660 .array "mem", 63 0, 15 0;
v000001b27a9b2700_0 .var "rd_data", 15 0;
v000001b27a9b27a0_0 .net "rd_do", 0 0, L_000001b27a90f800;  1 drivers
v000001b27a9b16c0_0 .net "rd_en", 0 0, v000001b27a9b5c80_0;  1 drivers
v000001b27a9b1760_0 .var "rd_ptr", 5 0;
v000001b27a9b28e0_0 .var "rd_valid", 0 0;
v000001b27a9b2980_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b6220_0 .net "wr_data", 15 0, v000001b27a9bf840_0;  alias, 1 drivers
v000001b27a9b6a40_0 .net "wr_do", 0 0, L_000001b27a90f100;  1 drivers
v000001b27a9b6fe0_0 .net "wr_en", 0 0, v000001b27a9bfc00_0;  alias, 1 drivers
v000001b27a9b6720_0 .var "wr_ptr", 5 0;
E_000001b27a8f3be0 .event anyedge, v000001b27a9b2480_0, v000001b27a9b6a40_0, v000001b27a9b27a0_0;
L_000001b27a9cd8b0 .reduce/nor v000001b27a9b1620_0;
L_000001b27a9ce170 .reduce/nor v000001b27a9b1580_0;
S_000001b27a9b48a0 .scope module, "u_loader" "pixel_serial_loader" 4 93, 16 26 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_000001b27a6b0c20 .param/l "COLLECT" 1 16 110, C4<00>;
P_000001b27a6b0c58 .param/l "DATA_WIDTH" 0 16 28, +C4<00000000000000000000000000010000>;
P_000001b27a6b0c90 .param/l "FIFO_ADDR_W" 0 16 31, +C4<00000000000000000000000000001010>;
P_000001b27a6b0cc8 .param/l "FIFO_DEPTH" 0 16 30, +C4<00000000000000000000010000000000>;
P_000001b27a6b0d00 .param/l "FRAME_SLOT_W" 0 16 32, +C4<00000000000000000000000000000100>;
P_000001b27a6b0d38 .param/l "LOAD_CAP" 1 16 112, C4<10>;
P_000001b27a6b0d70 .param/l "LOAD_REQ" 1 16 111, C4<01>;
P_000001b27a6b0da8 .param/l "PIXEL_COUNT" 0 16 27, +C4<00000000000000000000001100010000>;
P_000001b27a6b0de0 .param/l "PIXEL_SCALE" 0 16 29, +C4<00000000000000000000000000001000>;
P_000001b27a6b0e18 .param/l "READY" 1 16 113, C4<11>;
L_000001b27a90f020 .functor AND 1, v000001b27a9cefd0_0, L_000001b27a9cd9f0, C4<1>, C4<1>;
L_000001b27a9d14a8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000001b27a9b89b0_0 .net/2u *"_ivl_4", 15 0, L_000001b27a9d14a8;  1 drivers
L_000001b27a9d14f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b27a9b8410_0 .net/2u *"_ivl_6", 15 0, L_000001b27a9d14f0;  1 drivers
v000001b27a9b7510_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b8ff0_0 .net "fifo_din", 15 0, L_000001b27a9cd630;  1 drivers
v000001b27a9b7c90_0 .net "fifo_empty", 0 0, v000001b27a9b6180_0;  1 drivers
v000001b27a9b7830_0 .net "fifo_full", 0 0, v000001b27a9b8870_0;  1 drivers
v000001b27a9b8a50_0 .net "fifo_level", 10 0, v000001b27a9b9310_0;  1 drivers
v000001b27a9b91d0_0 .net "fifo_rd_data", 15 0, v000001b27a9b8b90_0;  1 drivers
v000001b27a9b7ab0_0 .net "fifo_rd_en", 0 0, v000001b27a9b8af0_0;  1 drivers
v000001b27a9b8af0_0 .var "fifo_rd_en_r", 0 0;
v000001b27a9b7a10_0 .net "fifo_rd_valid", 0 0, v000001b27a9b84b0_0;  1 drivers
v000001b27a9b8550_0 .net "frame_consume", 0 0, v000001b27a9bc410_0;  1 drivers
v000001b27a9b7fb0_0 .var "frame_dequeue_flag", 0 0;
v000001b27a9b7bf0_0 .var "frame_flat", 12543 0;
v000001b27a9b9130_0 .var "frame_slots", 4 0;
v000001b27a9b8cd0_0 .var "frame_valid", 0 0;
v000001b27a9b8d70_0 .var "load_idx", 15 0;
v000001b27a9b8e10_0 .net "pixel_accept", 0 0, L_000001b27a90f020;  1 drivers
v000001b27a9b9270_0 .net "pixel_bit", 0 0, v000001b27a9cecb0_0;  alias, 1 drivers
v000001b27a9b80f0_0 .net "pixel_bit_ready", 0 0, L_000001b27a9cd9f0;  alias, 1 drivers
v000001b27a9b8eb0_0 .net "pixel_bit_valid", 0 0, v000001b27a9cefd0_0;  alias, 1 drivers
v000001b27a9b75b0_0 .var "pixel_count", 15 0;
v000001b27a9b78d0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b7650_0 .var "state", 1 0;
L_000001b27a9cd9f0 .reduce/nor v000001b27a9b8870_0;
L_000001b27a9cd630 .functor MUXZ 16, L_000001b27a9d14f0, L_000001b27a9d14a8, v000001b27a9cecb0_0, C4<>;
S_000001b27a9b4d50 .scope module, "u_pixel_fifo" "sync_fifo" 16 65, 10 9 0, S_000001b27a9b48a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000001b27a761390 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001010>;
P_000001b27a7613c8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a761400 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000010000000000>;
L_000001b27a90ee60 .functor AND 1, L_000001b27a90f020, L_000001b27a9cf7f0, C4<1>, C4<1>;
L_000001b27a90fe20 .functor AND 1, v000001b27a9b8af0_0, L_000001b27a9cf1b0, C4<1>, C4<1>;
v000001b27a9b6860_0 .net *"_ivl_1", 0 0, L_000001b27a9cf7f0;  1 drivers
v000001b27a9b6900_0 .net *"_ivl_5", 0 0, L_000001b27a9cf1b0;  1 drivers
v000001b27a9b69a0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b5820_0 .var "count", 10 0;
v000001b27a9b6400_0 .var "count_next", 10 0;
v000001b27a9b6180_0 .var "empty", 0 0;
v000001b27a9b8870_0 .var "full", 0 0;
v000001b27a9b9310_0 .var "level", 10 0;
v000001b27a9b7470 .array "mem", 1023 0, 15 0;
v000001b27a9b8b90_0 .var "rd_data", 15 0;
v000001b27a9b7dd0_0 .net "rd_do", 0 0, L_000001b27a90fe20;  1 drivers
v000001b27a9b9090_0 .net "rd_en", 0 0, v000001b27a9b8af0_0;  alias, 1 drivers
v000001b27a9b8690_0 .var "rd_ptr", 9 0;
v000001b27a9b84b0_0 .var "rd_valid", 0 0;
v000001b27a9b8230_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b8f50_0 .net "wr_data", 15 0, L_000001b27a9cd630;  alias, 1 drivers
v000001b27a9b7790_0 .net "wr_do", 0 0, L_000001b27a90ee60;  1 drivers
v000001b27a9b7f10_0 .net "wr_en", 0 0, L_000001b27a90f020;  alias, 1 drivers
v000001b27a9b8c30_0 .var "wr_ptr", 9 0;
E_000001b27a8f31a0 .event anyedge, v000001b27a9b5820_0, v000001b27a9b7790_0, v000001b27a9b7dd0_0;
L_000001b27a9cf7f0 .reduce/nor v000001b27a9b8870_0;
L_000001b27a9cf1b0 .reduce/nor v000001b27a9b6180_0;
S_000001b27a9b4710 .scope module, "u_seed_bank" "seed_lfsr_bank" 4 142, 17 13 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_000001b27a7601b0 .param/l "DATA_WIDTH" 0 17 15, +C4<00000000000000000000000000010000>;
P_000001b27a7601e8 .param/l "INDEX_WIDTH" 1 17 34, +C4<00000000000000000000000000000110>;
P_000001b27a760220 .param/l "SEED_COUNT" 0 17 14, +C4<00000000000000000000000001000000>;
L_000001b27a90efb0 .functor XOR 1, L_000001b27a9cf9d0, L_000001b27a9cfb10, C4<0>, C4<0>;
L_000001b27a90f410 .functor XOR 1, L_000001b27a90efb0, L_000001b27a9cd6d0, C4<0>, C4<0>;
L_000001b27a90fd40 .functor XOR 1, L_000001b27a90f410, L_000001b27a9cd810, C4<0>, C4<0>;
v000001b27a9b87d0_0 .net *"_ivl_1", 0 0, L_000001b27a9cf9d0;  1 drivers
v000001b27a9b7b50_0 .net *"_ivl_11", 0 0, L_000001b27a9cd810;  1 drivers
v000001b27a9b7d30_0 .net *"_ivl_3", 0 0, L_000001b27a9cfb10;  1 drivers
v000001b27a9b8190_0 .net *"_ivl_4", 0 0, L_000001b27a90efb0;  1 drivers
v000001b27a9b8050_0 .net *"_ivl_7", 0 0, L_000001b27a9cd6d0;  1 drivers
v000001b27a9b82d0_0 .net *"_ivl_8", 0 0, L_000001b27a90f410;  1 drivers
v000001b27a9b8370_0 .var "busy", 0 0;
v000001b27a9b85f0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b8730_0 .var "done", 0 0;
v000001b27a9b8910_0 .net "feedback", 0 0, L_000001b27a90fd40;  1 drivers
v000001b27a9bad90_0 .var "lfsr", 15 0;
v000001b27a9bb510_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9ba4d0_0 .var "sample_idx", 6 0;
v000001b27a9bb290_0 .var "seed_flat", 1023 0;
v000001b27a9bb5b0_0 .net "start", 0 0, v000001b27a9bd9a0_0;  1 drivers
L_000001b27a9cf9d0 .part v000001b27a9bad90_0, 15, 1;
L_000001b27a9cfb10 .part v000001b27a9bad90_0, 13, 1;
L_000001b27a9cd6d0 .part v000001b27a9bad90_0, 12, 1;
L_000001b27a9cd810 .part v000001b27a9bad90_0, 10, 1;
S_000001b27a9b4bc0 .scope function.vec4.u32, "calc_width" "calc_width" 17 24, 17 24 0, S_000001b27a9b4710;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_000001b27a9b4bc0
v000001b27a9b7970_0 .var/i "i", 31 0;
v000001b27a9b76f0_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001b27a9b76f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b27a9b7970_0, 0, 32;
T_8.38 ;
    %load/vec4 v000001b27a9b7970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.39, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001b27a9b7970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b27a9b7970_0, 0, 32;
    %jmp T_8.38;
T_8.39 ;
    %end;
S_000001b27a9b3c20 .scope module, "u_vector_expander" "vector_expander" 4 234, 18 14 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b27a7c6990 .param/l "DATA_WIDTH" 0 18 17, +C4<00000000000000000000000000010000>;
P_000001b27a7c69c8 .param/l "INPUT_COUNT" 0 18 15, +C4<00000000000000000000000010000000>;
P_000001b27a7c6a00 .param/l "IN_IDX_WIDTH" 1 18 46, +C4<00000000000000000000000000000111>;
P_000001b27a7c6a38 .param/l "OUTPUT_COUNT" 0 18 16, +C4<00000000000000000000000100000000>;
P_000001b27a7c6a70 .param/l "OUT_IDX_WIDTH" 1 18 45, +C4<00000000000000000000000000001000>;
v000001b27a9bb830_0 .var "busy", 0 0;
v000001b27a9bbb50_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9baed0_0 .var "done", 0 0;
v000001b27a9bb0b0_0 .var "input_buffer", 2047 0;
v000001b27a9bac50_0 .var/i "lut_idx", 31 0;
v000001b27a9b9df0_0 .var "out_idx", 7 0;
v000001b27a9ba570_0 .var "processing", 0 0;
v000001b27a9bb650_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9bb6f0 .array "src_index_lut", 255 0, 6 0;
v000001b27a9bb790_0 .net "start", 0 0, v000001b27a9bd1d0_0;  1 drivers
v000001b27a9ba750_0 .net "vector_in", 2047 0, v000001b27a9b95d0_0;  alias, 1 drivers
v000001b27a9bb010_0 .var "vector_out", 4095 0;
S_000001b27a9b4580 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 18 35, 18 35 0, S_000001b27a9b3c20;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b27a9b4580
v000001b27a9ba890_0 .var/i "i", 31 0;
v000001b27a9babb0_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9babb0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b27a9ba890_0, 0, 32;
T_9.40 ;
    %load/vec4 v000001b27a9ba890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.41, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9ba890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b27a9ba890_0, 0, 32;
    %jmp T_9.40;
T_9.41 ;
    %end;
S_000001b27a9b3f40 .scope module, "u_vector_sigmoid" "vector_sigmoid" 4 195, 19 24 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b27a5e87f0 .param/l "DATA_WIDTH" 0 19 26, +C4<00000000000000000000000000010000>;
P_000001b27a5e8828 .param/l "ELEMENT_COUNT" 0 19 25, +C4<00000000000000000000000010000000>;
P_000001b27a5e8860 .param/l "INDEX_WIDTH" 1 19 55, +C4<00000000000000000000000000000111>;
P_000001b27a5e8898 .param/l "Q_FRAC" 0 19 27, +C4<00000000000000000000000000001000>;
v000001b27a9b9cb0_0 .var "busy", 0 0;
v000001b27a9b9a30_0 .var "capture_idx", 7 0;
v000001b27a9b9530_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9ba610_0 .net "data_in", 2047 0, v000001b27a9bd900_0;  1 drivers
v000001b27a9b95d0_0 .var "data_out", 2047 0;
v000001b27a9b9670_0 .var "done", 0 0;
v000001b27a9b9710_0 .var "feed_idx", 7 0;
v000001b27a9bae30_0 .var "feed_pending", 0 0;
v000001b27a9baf70_0 .var "processing", 0 0;
v000001b27a9b9850_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9b97b0_0 .var/s "sigmoid_in", 15 0;
v000001b27a9b98f0_0 .net/s "sigmoid_out", 15 0, v000001b27a9bbbf0_0;  1 drivers
v000001b27a9bb1f0_0 .var "stage_valid", 0 0;
v000001b27a9ba7f0_0 .net "start", 0 0, v000001b27a9bf020_0;  1 drivers
S_000001b27a9b40d0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 45, 19 45 0, S_000001b27a9b3f40;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b27a9b40d0
v000001b27a9bb8d0_0 .var/i "i", 31 0;
v000001b27a9bb970_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9bb970_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b27a9bb8d0_0, 0, 32;
T_10.42 ;
    %load/vec4 v000001b27a9bb8d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.43, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9bb8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b27a9bb8d0_0, 0, 32;
    %jmp T_10.42;
T_10.43 ;
    %end;
S_000001b27a9b3770 .scope module, "shared_sigmoid" "sigmoid_approx" 19 69, 20 13 0, S_000001b27a9b3f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000001b27a7c4d70 .param/l "DATA_WIDTH" 0 20 14, +C4<00000000000000000000000000010000>;
P_000001b27a7c4da8 .param/l "HALF_Q" 1 20 23, +C4<0000000010000000>;
P_000001b27a7c4de0 .param/l "ONE_Q" 1 20 22, +C4<0000000100000000>;
P_000001b27a7c4e18 .param/l "Q_FRAC" 0 20 15, +C4<00000000000000000000000000001000>;
P_000001b27a7c4e50 .param/l "SAT_LIMIT" 0 20 16, +C4<00000000000000000000010000000000>;
v000001b27a9bba10_0 .net/s *"_ivl_0", 17 0, L_000001b27a9cdbd0;  1 drivers
v000001b27a9baa70_0 .net *"_ivl_4", 15 0, L_000001b27a9cdc70;  1 drivers
L_000001b27a9d1538 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001b27a9b9990_0 .net/2s *"_ivl_6", 17 0, L_000001b27a9d1538;  1 drivers
v000001b27a9bbab0_0 .net/s "approx", 17 0, L_000001b27a9ce030;  1 drivers
v000001b27a9bacf0_0 .net/s "data_in", 15 0, v000001b27a9b97b0_0;  1 drivers
v000001b27a9bbbf0_0 .var/s "data_out", 15 0;
v000001b27a9b9490_0 .net/s "scaled", 17 0, L_000001b27a9cdd10;  1 drivers
E_000001b27a8f4820 .event anyedge, v000001b27a9bacf0_0, v000001b27a9bbab0_0;
L_000001b27a9cdbd0 .extend/s 18, v000001b27a9b97b0_0;
L_000001b27a9cdc70 .part L_000001b27a9cdbd0, 2, 16;
L_000001b27a9cdd10 .extend/s 18, L_000001b27a9cdc70;
L_000001b27a9ce030 .arith/sum 18, L_000001b27a9d1538, L_000001b27a9cdd10;
S_000001b27a9b4260 .scope module, "u_vector_upsampler" "vector_upsampler" 4 248, 21 16 0, S_000001b27a5e8490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001b27a7c4590 .param/l "DATA_WIDTH" 0 21 19, +C4<00000000000000000000000000010000>;
P_000001b27a7c45c8 .param/l "INPUT_COUNT" 0 21 17, +C4<00000000000000000000000010000000>;
P_000001b27a7c4600 .param/l "IN_IDX_WIDTH" 1 21 48, +C4<00000000000000000000000000000111>;
P_000001b27a7c4638 .param/l "OUTPUT_COUNT" 0 21 18, +C4<00000000000000000000001100010000>;
P_000001b27a7c4670 .param/l "OUT_IDX_WIDTH" 1 21 47, +C4<00000000000000000000000000001010>;
v000001b27a9bb150_0 .var "busy", 0 0;
v000001b27a9b9c10_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9b9f30_0 .var "done", 0 0;
v000001b27a9bb330_0 .var "input_buffer", 2047 0;
v000001b27a9b9d50_0 .var/i "lut_idx", 31 0;
v000001b27a9ba1b0_0 .var "out_idx", 9 0;
v000001b27a9bb470_0 .var "processing", 0 0;
v000001b27a9b9fd0_0 .net "rst", 0 0, v000001b27a9cd590_0;  alias, 1 drivers
v000001b27a9bb3d0 .array "src_index_lut", 783 0, 6 0;
v000001b27a9ba070_0 .net "start", 0 0, v000001b27a9bdd60_0;  1 drivers
v000001b27a9ba250_0 .net "vector_in", 2047 0, v000001b27a9b95d0_0;  alias, 1 drivers
v000001b27a9ba2f0_0 .var "vector_out", 12543 0;
S_000001b27a9b4a30 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 37, 21 37 0, S_000001b27a9b4260;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001b27a9b4a30
v000001b27a9b9ad0_0 .var/i "i", 31 0;
v000001b27a9b9b70_0 .var/i "value", 31 0;
TD_gan_serial_tb.dut.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9b9b70_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b27a9b9ad0_0, 0, 32;
T_11.44 ;
    %load/vec4 v000001b27a9b9ad0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.45, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001b27a9b9ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b27a9b9ad0_0, 0, 32;
    %jmp T_11.44;
T_11.45 ;
    %end;
S_000001b27a9b5070 .scope autotask, "load_golden" "load_golden" 3 189, 3 189 0, S_000001b27a84a4f0;
 .timescale -9 -12;
TD_gan_serial_tb.load_golden ;
    %vpi_call/w 3 191 "$readmemh", "tb/golden/gan_seed.hex", v000001b27a9cedf0 {0 0 0};
    %vpi_call/w 3 192 "$readmemh", "tb/golden/gan_gen_features.hex", v000001b27a9cf570 {0 0 0};
    %vpi_call/w 3 193 "$readmemh", "tb/golden/gan_sigmoid.hex", v000001b27a9cd4f0 {0 0 0};
    %vpi_call/w 3 194 "$readmemh", "tb/golden/gan_fake_disc_vec.hex", v000001b27a9cfbb0 {0 0 0};
    %vpi_call/w 3 195 "$readmemh", "tb/golden/gan_fake_frame.hex", v000001b27a9ce210 {0 0 0};
    %vpi_call/w 3 196 "$readmemh", "tb/golden/gan_real_sample.hex", v000001b27a9ce2b0 {0 0 0};
    %vpi_call/w 3 197 "$readmemh", "tb/golden/gan_scores.hex", v000001b27a9cea30 {0 0 0};
    %vpi_call/w 3 198 "$display", "[INFO] Loaded golden reference data for GAN serial smoke test." {0 0 0};
    %end;
S_000001b27a9b3a90 .scope autotask, "preload_frame_for_datapath" "preload_frame_for_datapath" 3 231, 3 231 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a9bdea0_0 .var/i "idx", 31 0;
E_000001b27a8f4f60 .event anyedge, v000001b27a9b8550_0;
TD_gan_serial_tb.preload_frame_for_datapath ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a9bdea0_0, 0, 32;
T_13.46 ;
    %load/vec4 v000001b27a9bdea0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_13.47, 5;
    %load/vec4 v000001b27a9bdea0_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.48, 8;
    %pushi/vec4 256, 0, 16;
    %jmp/1 T_13.49, 8;
T_13.48 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_13.49, 8;
 ; End of false expr.
    %blend;
T_13.49;
    %load/vec4 v000001b27a9bdea0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001b27a9cf610_0, 4, 16;
    %load/vec4 v000001b27a9bdea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9bdea0_0, 0, 32;
    %jmp T_13.46;
T_13.47 ;
    %load/vec4 v000001b27a9cf610_0;
    %store/vec4 v000001b27a9bc230_0, 0, 12544;
    %load/vec4 v000001b27a9cf610_0;
    %force/vec4 v000001b27a9b7bf0_0;
    %force/link v000001b27a9b7bf0_0, v000001b27a9cf610_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v000001b27a9b8cd0_0;
    %wait E_000001b27a8f3960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9cddb0_0, 0;
    %wait E_000001b27a8f3960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9cddb0_0, 0;
T_13.50 ;
    %load/vec4 v000001b27a9bc410_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.51, 6;
    %wait E_000001b27a8f4f60;
    %jmp T_13.50;
T_13.51 ;
    %wait E_000001b27a8f3960;
    %release/reg v000001b27a9b7bf0_0, 0, 12544;
    %release/reg v000001b27a9b8cd0_0, 0, 1;
    %alloc S_000001b27a82fef0;
    %fork TD_gan_serial_tb.compare_frame_buffer, S_000001b27a82fef0;
    %join;
    %free S_000001b27a82fef0;
    %end;
S_000001b27a9b5200 .scope autotask, "reset_fast_discriminator" "reset_fast_discriminator" 3 329, 3 329 0, S_000001b27a84a4f0;
 .timescale -9 -12;
TD_gan_serial_tb.reset_fast_discriminator ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cde50_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_14.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.53, 5;
    %jmp/1 T_14.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b27a8f3960;
    %jmp T_14.52;
T_14.53 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce8f0_0, 0, 1;
    %wait E_000001b27a8f3960;
    %end;
S_000001b27a9b3450 .scope autotask, "run_discriminator_case" "run_discriminator_case" 3 341, 3 341 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a9bf480_0 .var "expected_flag", 0 0;
v000001b27a9bef80_0 .var/s "expected_score", 15 0;
v000001b27a9be300_0 .var/i "idx", 31 0;
v000001b27a9bf5c0_0 .var/str "label";
v000001b27a9be760_0 .var/s "sample_word", 15 0;
v000001b27a9bf700_0 .var "use_real_vector", 0 0;
E_000001b27a8f4da0 .event anyedge, v000001b27a9c5e00_0;
E_000001b27a8f4460 .event anyedge, v000001b27a9c7340_0;
E_000001b27a8f4ea0 .event anyedge, v000001b27a9c66c0_0;
E_000001b27a8f4be0 .event anyedge, v000001b27a9c6260_0;
TD_gan_serial_tb.run_discriminator_case ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a9be300_0, 0, 32;
T_15.54 ;
    %load/vec4 v000001b27a9be300_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.55, 5;
T_15.56 ;
    %load/vec4 v000001b27a9cf390_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.57, 8;
    %wait E_000001b27a8f3960;
    %jmp T_15.56;
T_15.57 ;
    %load/vec4 v000001b27a9bf700_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.58, 8;
    %ix/getv/s 4, v000001b27a9be300_0;
    %load/vec4a v000001b27a9ce2b0, 4;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %ix/getv/s 4, v000001b27a9be300_0;
    %load/vec4a v000001b27a9cfbb0, 4;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v000001b27a9be760_0, 0, 16;
    %load/vec4 v000001b27a9be760_0;
    %store/vec4 v000001b27a9ce490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9ce3f0_0, 0, 1;
    %wait E_000001b27a8f3960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce3f0_0, 0, 1;
    %load/vec4 v000001b27a9be300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9be300_0, 0, 32;
    %jmp T_15.54;
T_15.55 ;
T_15.60 ;
    %load/vec4 v000001b27a9cf4d0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.61, 6;
    %wait E_000001b27a8f4be0;
    %jmp T_15.60;
T_15.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9cdf90_0, 0, 1;
    %wait E_000001b27a8f3960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cdf90_0, 0, 1;
T_15.62 ;
    %load/vec4 v000001b27a9cee90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.63, 6;
    %wait E_000001b27a8f4ea0;
    %jmp T_15.62;
T_15.63 ;
T_15.64 ;
    %load/vec4 v000001b27a9cf930_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.65, 6;
    %wait E_000001b27a8f4460;
    %jmp T_15.64;
T_15.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9cde50_0, 0, 1;
    %wait E_000001b27a8f3960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cde50_0, 0, 1;
T_15.66 ;
    %load/vec4 v000001b27a9cdef0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.67, 6;
    %wait E_000001b27a8f4da0;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v000001b27a9cf430_0;
    %load/vec4 v000001b27a9bef80_0;
    %cmp/ne;
    %jmp/0xz  T_15.68, 6;
    %vpi_call/w 3 373 "$error", "[FAIL] %s score mismatch exp %0d got %0d", v000001b27a9bf5c0_0, v000001b27a9bef80_0, v000001b27a9cf430_0 {0 0 0};
    %vpi_call/w 3 374 "$fatal", 32'sb00000000000000000000000000000001, "standalone discriminator score mismatch" {0 0 0};
T_15.68 ;
    %load/vec4 v000001b27a9cead0_0;
    %load/vec4 v000001b27a9bf480_0;
    %cmp/ne;
    %jmp/0xz  T_15.70, 6;
    %vpi_call/w 3 377 "$error", "[FAIL] %s flag mismatch exp %0b got %0b", v000001b27a9bf5c0_0, v000001b27a9bf480_0, v000001b27a9cead0_0 {0 0 0};
    %vpi_call/w 3 378 "$fatal", 32'sb00000000000000000000000000000001, "standalone discriminator flag mismatch" {0 0 0};
T_15.70 ;
    %vpi_call/w 3 380 "$display", "[OK] %s matches golden discriminator output.", v000001b27a9bf5c0_0 {0 0 0};
    %end;
S_000001b27a9b3900 .scope autotask, "run_discriminator_fast_check" "run_discriminator_fast_check" 3 319, 3 319 0, S_000001b27a84a4f0;
 .timescale -9 -12;
TD_gan_serial_tb.run_discriminator_fast_check ;
    %vpi_call/w 3 321 "$display", "[INFO] Running standalone discriminator pipeline check with golden vectors." {0 0 0};
    %alloc S_000001b27a9b5200;
    %fork TD_gan_serial_tb.reset_fast_discriminator, S_000001b27a9b5200;
    %join;
    %free S_000001b27a9b5200;
    %alloc S_000001b27a9b3450;
    %pushi/str "Standalone fake vector";
    %store/str v000001b27a9bf5c0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9bf700_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a9bef80_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a9bf480_0, 0, 1;
    %fork TD_gan_serial_tb.run_discriminator_case, S_000001b27a9b3450;
    %join;
    %free S_000001b27a9b3450;
    %alloc S_000001b27a9b5200;
    %fork TD_gan_serial_tb.reset_fast_discriminator, S_000001b27a9b5200;
    %join;
    %free S_000001b27a9b5200;
    %alloc S_000001b27a9b3450;
    %pushi/str "Standalone real vector";
    %store/str v000001b27a9bf5c0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9bf700_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a9bef80_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a9bf480_0, 0, 1;
    %fork TD_gan_serial_tb.run_discriminator_case, S_000001b27a9b3450;
    %join;
    %free S_000001b27a9b3450;
    %end;
S_000001b27a9b3db0 .scope autotask, "short_circuit_discriminator_scores" "short_circuit_discriminator_scores" 3 304, 3 304 0, S_000001b27a84a4f0;
 .timescale -9 -12;
TD_gan_serial_tb.short_circuit_discriminator_scores ;
    %vpi_call/w 3 306 "$display", "[INFO] Discriminator reference snapshot berhasil masuk (fast mode)." {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a9ce670_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a9cf250_0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %store/vec4 v000001b27a9cec10_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9cea30, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v000001b27a9cf890_0, 0, 1;
    %load/vec4 v000001b27a9ce670_0;
    %force/vec4 v000001b27a9bc0f0_0;
    %force/link v000001b27a9bc0f0_0, v000001b27a9ce670_0;
    %load/vec4 v000001b27a9cf250_0;
    %force/vec4 v000001b27a9bcaf0_0;
    %force/link v000001b27a9bcaf0_0, v000001b27a9cf250_0;
    %load/vec4 v000001b27a9cec10_0;
    %force/vec4 v000001b27a9bd130_0;
    %force/link v000001b27a9bd130_0, v000001b27a9cec10_0;
    %load/vec4 v000001b27a9cf890_0;
    %force/vec4 v000001b27a9bbd30_0;
    %force/link v000001b27a9bbd30_0, v000001b27a9cf890_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9ce0d0_0, 0, 1;
    %end;
S_000001b27a9c14a0 .scope autotask, "smoke_pixel_loader" "smoke_pixel_loader" 3 216, 3 216 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a9bf2a0_0 .var "expected_count", 15 0;
TD_gan_serial_tb.smoke_pixel_loader ;
    %vpi_call/w 3 219 "$display", "[INFO] Smoke-testing pixel serialization using %0d samples.", P_000001b27a7b97c8 {0 0 0};
    %alloc S_000001b27a9c1630;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b27a9bdf40_0, 0, 32;
    %fork TD_gan_serial_tb.stream_frame_pattern, S_000001b27a9c1630;
    %join;
    %free S_000001b27a9c1630;
    %wait E_000001b27a8f3960;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001b27a9bf2a0_0, 0, 16;
    %load/vec4 v000001b27a9b75b0_0;
    %load/vec4 v000001b27a9bf2a0_0;
    %cmp/ne;
    %jmp/0xz  T_18.72, 6;
    %vpi_call/w 3 224 "$error", "[FAIL] Pixel loader accepted %0d samples but counter reports %0d", P_000001b27a7b97c8, v000001b27a9b75b0_0 {0 0 0};
    %vpi_call/w 3 225 "$fatal", 32'sb00000000000000000000000000000001, "pixel loader smoke failed" {0 0 0};
T_18.72 ;
    %vpi_call/w 3 227 "$display", "[OK] Pixel loader accepted %0d serialized samples.", P_000001b27a7b97c8 {0 0 0};
    %end;
S_000001b27a9c1630 .scope autotask, "stream_frame_pattern" "stream_frame_pattern" 3 202, 3 202 0, S_000001b27a84a4f0;
 .timescale -9 -12;
v000001b27a9bf7a0_0 .var/i "idx", 31 0;
v000001b27a9bdf40_0 .var/i "sample_count", 31 0;
TD_gan_serial_tb.stream_frame_pattern ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a9bf7a0_0, 0, 32;
T_19.74 ;
    %load/vec4 v000001b27a9bf7a0_0;
    %load/vec4 v000001b27a9bdf40_0;
    %cmp/s;
    %jmp/0xz T_19.75, 5;
    %load/vec4 v000001b27a9bf7a0_0;
    %pushi/vec4 7, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.76, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.77, 8;
T_19.76 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.77, 8;
 ; End of false expr.
    %blend;
T_19.77;
    %store/vec4 v000001b27a9cecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9cefd0_0, 0, 1;
    %wait E_000001b27a8f3960;
T_19.78 ;
    %load/vec4 v000001b27a9cef30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.79, 8;
    %wait E_000001b27a8f3960;
    %jmp T_19.78;
T_19.79 ;
    %load/vec4 v000001b27a9bf7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9bf7a0_0, 0, 32;
    %jmp T_19.74;
T_19.75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cefd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cecb0_0, 0, 1;
    %end;
S_000001b27a9c25d0 .scope module, "u_disc_fast" "discriminator_pipeline" 3 65, 5 37 0, S_000001b27a84a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000001b27a934980 .param/l "FIN" 1 5 63, C4<110>;
P_000001b27a9349b8 .param/l "IDLE" 1 5 57, C4<000>;
P_000001b27a9349f0 .param/l "L1" 1 5 59, C4<010>;
P_000001b27a934a28 .param/l "L2" 1 5 60, C4<011>;
P_000001b27a934a60 .param/l "L3" 1 5 61, C4<100>;
P_000001b27a934a98 .param/l "LOAD" 1 5 58, C4<001>;
P_000001b27a934ad0 .param/l "OUTPUT" 1 5 62, C4<101>;
P_000001b27a934b08 .param/l "SAMPLE_COUNT" 1 5 55, +C4<00000000000000000000000100000000>;
L_000001b27a9102f0 .functor BUFZ 1, v000001b27a9c4c80_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90ec30 .functor BUFZ 9, v000001b27a9c5860_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001b27a90ea70 .functor BUFZ 16, v000001b27a9c4140_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001b27a90f3a0 .functor BUFZ 1, v000001b27a9c43c0_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90f4f0 .functor BUFZ 1, v000001b27a9c3d80_0, C4<0>, C4<0>, C4<0>;
L_000001b27a90f720 .functor BUFZ 3, v000001b27a9c3f60_0, C4<000>, C4<000>, C4<000>;
v000001b27a9c4fa0_0 .var "busy", 0 0;
v000001b27a9c5540_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c5220_0 .var "disc_real_flag", 0 0;
v000001b27a9c66c0_0 .var "done", 0 0;
v000001b27a9c5f40_0 .net "l1_done", 0 0, v000001b27a9be3a0_0;  1 drivers
v000001b27a9c5fe0_0 .net "l1_out", 2047 0, v000001b27a9bec60_0;  1 drivers
v000001b27a9c7200_0 .net "l2_done", 0 0, v000001b27a9c0b00_0;  1 drivers
v000001b27a9c6440_0 .net "l2_out", 511 0, v000001b27a9c0880_0;  1 drivers
v000001b27a9c6080_0 .net "l3_decision", 0 0, v000001b27a9c3e20_0;  1 drivers
v000001b27a9c64e0_0 .net "l3_done", 0 0, v000001b27a9c4500_0;  1 drivers
v000001b27a9c6120_0 .net/s "l3_score", 15 0, v000001b27a9c4be0_0;  1 drivers
v000001b27a9c6f80_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  1 drivers
v000001b27a9c6d00_0 .var "sample_buffer", 4095 0;
v000001b27a9c72a0_0 .net "sample_fifo_empty", 0 0, v000001b27a9c3b00_0;  1 drivers
v000001b27a9c63a0_0 .net "sample_fifo_full", 0 0, v000001b27a9c4c80_0;  1 drivers
v000001b27a9c61c0_0 .net "sample_fifo_level_int", 8 0, v000001b27a9c5860_0;  1 drivers
v000001b27a9c5cc0_0 .net "sample_fifo_rd_data", 15 0, v000001b27a9c4280_0;  1 drivers
v000001b27a9c6760_0 .var "sample_fifo_rd_en", 0 0;
v000001b27a9c70c0_0 .net "sample_fifo_rd_valid", 0 0, v000001b27a9c57c0_0;  1 drivers
v000001b27a9c7020_0 .net "sample_full", 0 0, L_000001b27a9102f0;  alias, 1 drivers
v000001b27a9c6260_0 .net "sample_level", 8 0, L_000001b27a90ec30;  alias, 1 drivers
v000001b27a9c6620_0 .var "sample_load_idx", 8 0;
v000001b27a9c6b20_0 .net "sample_wr_data", 15 0, v000001b27a9ce490_0;  1 drivers
v000001b27a9c6300_0 .net "sample_wr_en", 0 0, v000001b27a9ce3f0_0;  1 drivers
v000001b27a9c7340_0 .net "score_empty", 0 0, L_000001b27a90f4f0;  alias, 1 drivers
v000001b27a9c6da0_0 .net "score_fifo_empty", 0 0, v000001b27a9c3d80_0;  1 drivers
v000001b27a9c6580_0 .net "score_fifo_full", 0 0, v000001b27a9c48c0_0;  1 drivers
v000001b27a9c6800_0 .net "score_fifo_level_int", 2 0, v000001b27a9c3f60_0;  1 drivers
v000001b27a9c5d60_0 .net "score_fifo_rd_data", 15 0, v000001b27a9c4140_0;  1 drivers
v000001b27a9c69e0_0 .net "score_fifo_rd_valid", 0 0, v000001b27a9c43c0_0;  1 drivers
v000001b27a9c68a0_0 .var "score_fifo_wr_data", 15 0;
v000001b27a9c7160_0 .var "score_fifo_wr_en", 0 0;
v000001b27a9c6940_0 .net "score_level", 2 0, L_000001b27a90f720;  alias, 1 drivers
v000001b27a9c6a80_0 .net "score_rd_data", 15 0, L_000001b27a90ea70;  alias, 1 drivers
v000001b27a9c6bc0_0 .net "score_rd_en", 0 0, v000001b27a9cde50_0;  1 drivers
v000001b27a9c5e00_0 .net "score_rd_valid", 0 0, L_000001b27a90f3a0;  alias, 1 drivers
v000001b27a9c6c60_0 .net "start", 0 0, v000001b27a9cdf90_0;  1 drivers
v000001b27a9c5ea0_0 .var "start_l1", 0 0;
v000001b27a9c6e40_0 .var "start_l2", 0 0;
v000001b27a9c6ee0_0 .var "start_l3", 0 0;
v000001b27a9cd770_0 .var "state", 2 0;
S_000001b27a9c28f0 .scope module, "u_l1" "layer1_discriminator" 5 137, 6 8 0, S_000001b27a9c25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a9c2760 .param/l "LAST_INPUT" 1 6 29, +C4<00000000000000000000000011111111>;
P_000001b27a9c2798 .param/l "LAST_NEURON" 1 6 28, +C4<00000000000000000000000001111111>;
P_000001b27a9c27d0 .param/l "MAC_PHASE_ACCUM" 1 6 33, C4<1>;
P_000001b27a9c2808 .param/l "MAC_PHASE_ISSUE" 1 6 32, C4<0>;
P_000001b27a9c2840 .param/l "TOTAL_INPUTS" 1 6 27, +C4<00000000000000000000000100000000>;
P_000001b27a9c2878 .param/l "TOTAL_NEURONS" 1 6 26, +C4<00000000000000000000000010000000>;
P_000001b27a9c28b0 .param/l "WEIGHT_ADDR_WIDTH" 1 6 30, +C4<00000000000000000000000000001111>;
v000001b27a9bf340_0 .var/s "accumulator", 31 0;
v000001b27a9be260_0 .var "busy", 0 0;
v000001b27a9be080_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9be3a0_0 .var "done", 0 0;
v000001b27a9be940_0 .net/s "flat_input_flat", 4095 0, v000001b27a9c6d00_0;  1 drivers
v000001b27a9bec60_0 .var/s "flat_output_flat", 2047 0;
v000001b27a9bed00_0 .var "input_idx", 8 0;
v000001b27a9beda0_0 .var/s "input_sample_reg", 15 0;
v000001b27a9bee40 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001b27a9c0380 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001b27a9c0060_0 .var "mac_phase", 0 0;
v000001b27a9c0740_0 .var/s "mac_result", 31 0;
v000001b27a9c0240_0 .var "neuron_idx", 7 0;
v000001b27a9c0e20_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c1000_0 .net "start", 0 0, v000001b27a9c5ea0_0;  1 drivers
v000001b27a9c01a0_0 .var "weight_addr", 14 0;
v000001b27a9bfe80_0 .var/s "weight_data", 15 0;
S_000001b27a9c2c10 .scope module, "u_l2" "layer2_discriminator" 5 146, 7 8 0, S_000001b27a9c25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
P_000001b27a9c3250 .param/l "LAST_INPUT" 1 7 29, +C4<00000000000000000000000001111111>;
P_000001b27a9c3288 .param/l "LAST_NEURON" 1 7 28, +C4<00000000000000000000000000011111>;
P_000001b27a9c32c0 .param/l "MAC_PHASE_ACCUM" 1 7 33, C4<1>;
P_000001b27a9c32f8 .param/l "MAC_PHASE_ISSUE" 1 7 32, C4<0>;
P_000001b27a9c3330 .param/l "TOTAL_INPUTS" 1 7 27, +C4<00000000000000000000000010000000>;
P_000001b27a9c3368 .param/l "TOTAL_NEURONS" 1 7 26, +C4<00000000000000000000000000100000>;
P_000001b27a9c33a0 .param/l "WEIGHT_ADDR_WIDTH" 1 7 30, +C4<00000000000000000000000000001100>;
v000001b27a9c07e0_0 .var/s "accumulator", 31 0;
v000001b27a9bff20_0 .var "busy", 0 0;
v000001b27a9c0f60_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c0b00_0 .var "done", 0 0;
v000001b27a9c0ba0_0 .net/s "flat_input_flat", 2047 0, v000001b27a9bec60_0;  alias, 1 drivers
v000001b27a9c0880_0 .var/s "flat_output_flat", 511 0;
v000001b27a9c02e0_0 .var "input_idx", 7 0;
v000001b27a9c0600_0 .var/s "input_sample_reg", 15 0;
v000001b27a9bfd40 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001b27a9c04c0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001b27a9c11e0_0 .var "mac_phase", 0 0;
v000001b27a9c0420_0 .var/s "mac_result", 31 0;
v000001b27a9c0100_0 .var "neuron_idx", 5 0;
v000001b27a9c0ec0_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c0c40_0 .net "start", 0 0, v000001b27a9c6e40_0;  1 drivers
v000001b27a9c1320_0 .var "weight_addr", 11 0;
v000001b27a9bfca0_0 .var/s "weight_data", 15 0;
S_000001b27a9c17c0 .scope module, "u_l3" "layer3_discriminator" 5 155, 8 8 0, S_000001b27a9c25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000001b27a9c4460 .array/s "b", 0 0, 15 0;
v000001b27a9c5040_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c3e20_0 .var "decision_real", 0 0;
v000001b27a9c4500_0 .var "done", 0 0;
v000001b27a9c5680_0 .net/s "flat_input_flat", 511 0, v000001b27a9c0880_0;  alias, 1 drivers
v000001b27a9c55e0_0 .net "mac_done", 0 0, v000001b27a9c0a60_0;  1 drivers
v000001b27a9c4780_0 .net/s "mac_result", 15 0, v000001b27a9c4aa0_0;  1 drivers
v000001b27a9c50e0_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c4be0_0 .var/s "score_out", 15 0;
v000001b27a9c3740_0 .net "start", 0 0, v000001b27a9c6ee0_0;  1 drivers
v000001b27a9c5720 .array/s "w", 31 0, 15 0;
v000001b27a9c5400_0 .net/s "weights_flat", 511 0, L_000001b27a9cf110;  1 drivers
v000001b27a9c5720_0 .array/port v000001b27a9c5720, 0;
v000001b27a9c5720_1 .array/port v000001b27a9c5720, 1;
v000001b27a9c5720_2 .array/port v000001b27a9c5720, 2;
v000001b27a9c5720_3 .array/port v000001b27a9c5720, 3;
LS_000001b27a9cf110_0_0 .concat [ 16 16 16 16], v000001b27a9c5720_0, v000001b27a9c5720_1, v000001b27a9c5720_2, v000001b27a9c5720_3;
v000001b27a9c5720_4 .array/port v000001b27a9c5720, 4;
v000001b27a9c5720_5 .array/port v000001b27a9c5720, 5;
v000001b27a9c5720_6 .array/port v000001b27a9c5720, 6;
v000001b27a9c5720_7 .array/port v000001b27a9c5720, 7;
LS_000001b27a9cf110_0_4 .concat [ 16 16 16 16], v000001b27a9c5720_4, v000001b27a9c5720_5, v000001b27a9c5720_6, v000001b27a9c5720_7;
v000001b27a9c5720_8 .array/port v000001b27a9c5720, 8;
v000001b27a9c5720_9 .array/port v000001b27a9c5720, 9;
v000001b27a9c5720_10 .array/port v000001b27a9c5720, 10;
v000001b27a9c5720_11 .array/port v000001b27a9c5720, 11;
LS_000001b27a9cf110_0_8 .concat [ 16 16 16 16], v000001b27a9c5720_8, v000001b27a9c5720_9, v000001b27a9c5720_10, v000001b27a9c5720_11;
v000001b27a9c5720_12 .array/port v000001b27a9c5720, 12;
v000001b27a9c5720_13 .array/port v000001b27a9c5720, 13;
v000001b27a9c5720_14 .array/port v000001b27a9c5720, 14;
v000001b27a9c5720_15 .array/port v000001b27a9c5720, 15;
LS_000001b27a9cf110_0_12 .concat [ 16 16 16 16], v000001b27a9c5720_12, v000001b27a9c5720_13, v000001b27a9c5720_14, v000001b27a9c5720_15;
v000001b27a9c5720_16 .array/port v000001b27a9c5720, 16;
v000001b27a9c5720_17 .array/port v000001b27a9c5720, 17;
v000001b27a9c5720_18 .array/port v000001b27a9c5720, 18;
v000001b27a9c5720_19 .array/port v000001b27a9c5720, 19;
LS_000001b27a9cf110_0_16 .concat [ 16 16 16 16], v000001b27a9c5720_16, v000001b27a9c5720_17, v000001b27a9c5720_18, v000001b27a9c5720_19;
v000001b27a9c5720_20 .array/port v000001b27a9c5720, 20;
v000001b27a9c5720_21 .array/port v000001b27a9c5720, 21;
v000001b27a9c5720_22 .array/port v000001b27a9c5720, 22;
v000001b27a9c5720_23 .array/port v000001b27a9c5720, 23;
LS_000001b27a9cf110_0_20 .concat [ 16 16 16 16], v000001b27a9c5720_20, v000001b27a9c5720_21, v000001b27a9c5720_22, v000001b27a9c5720_23;
v000001b27a9c5720_24 .array/port v000001b27a9c5720, 24;
v000001b27a9c5720_25 .array/port v000001b27a9c5720, 25;
v000001b27a9c5720_26 .array/port v000001b27a9c5720, 26;
v000001b27a9c5720_27 .array/port v000001b27a9c5720, 27;
LS_000001b27a9cf110_0_24 .concat [ 16 16 16 16], v000001b27a9c5720_24, v000001b27a9c5720_25, v000001b27a9c5720_26, v000001b27a9c5720_27;
v000001b27a9c5720_28 .array/port v000001b27a9c5720, 28;
v000001b27a9c5720_29 .array/port v000001b27a9c5720, 29;
v000001b27a9c5720_30 .array/port v000001b27a9c5720, 30;
v000001b27a9c5720_31 .array/port v000001b27a9c5720, 31;
LS_000001b27a9cf110_0_28 .concat [ 16 16 16 16], v000001b27a9c5720_28, v000001b27a9c5720_29, v000001b27a9c5720_30, v000001b27a9c5720_31;
LS_000001b27a9cf110_1_0 .concat [ 64 64 64 64], LS_000001b27a9cf110_0_0, LS_000001b27a9cf110_0_4, LS_000001b27a9cf110_0_8, LS_000001b27a9cf110_0_12;
LS_000001b27a9cf110_1_4 .concat [ 64 64 64 64], LS_000001b27a9cf110_0_16, LS_000001b27a9cf110_0_20, LS_000001b27a9cf110_0_24, LS_000001b27a9cf110_0_28;
L_000001b27a9cf110 .concat [ 256 256 0 0], LS_000001b27a9cf110_1_0, LS_000001b27a9cf110_1_4;
S_000001b27a9c1950 .scope module, "mac_unit" "pipelined_mac" 8 56, 9 1 0, S_000001b27a9c17c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000001b27a9c10a0_0 .net/s "a_flat", 511 0, v000001b27a9c0880_0;  alias, 1 drivers
v000001b27a9c0920_0 .net/s "b_flat", 511 0, L_000001b27a9cf110;  alias, 1 drivers
v000001b27a9c4460_0 .array/port v000001b27a9c4460, 0;
v000001b27a9bfde0_0 .net/s "bias", 15 0, v000001b27a9c4460_0;  1 drivers
v000001b27a9c0d80_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c1140_0 .var "d0", 0 0;
v000001b27a9c1280_0 .var "d1", 0 0;
v000001b27a9c0ce0_0 .var "d2", 0 0;
v000001b27a9c0560_0 .var "d3", 0 0;
v000001b27a9bffc0_0 .var "d4", 0 0;
v000001b27a9c06a0_0 .var "d5", 0 0;
v000001b27a9c09c0_0 .var "d6", 0 0;
v000001b27a9c0a60_0 .var "done", 0 0;
v000001b27a9c3920 .array/s "p", 31 0, 31 0;
v000001b27a9c3ba0 .array/s "ra", 31 0, 15 0;
v000001b27a9c3600 .array/s "rb", 31 0, 15 0;
v000001b27a9c4aa0_0 .var/s "result", 15 0;
v000001b27a9c59a0_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c4b40 .array/s "s1", 15 0, 31 0;
v000001b27a9c39c0 .array/s "s2", 7 0, 31 0;
v000001b27a9c3a60 .array/s "s3", 3 0, 31 0;
v000001b27a9c5c20 .array/s "s4", 1 0, 31 0;
v000001b27a9c5a40_0 .net "start", 0 0, v000001b27a9c6ee0_0;  alias, 1 drivers
v000001b27a9c36a0_0 .var/s "total_sum", 31 0;
E_000001b27a8f4fe0 .event posedge, v000001b27a9c0e20_0, v000001b27a85e510_0;
S_000001b27a9c2da0 .scope module, "u_sample_fifo" "sync_fifo" 5 107, 10 9 0, S_000001b27a9c25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000001b27a67f4f0 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000001000>;
P_000001b27a67f528 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a67f560 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000100000000>;
L_000001b27a90f790 .functor AND 1, v000001b27a9ce3f0_0, L_000001b27a9cfa70, C4<1>, C4<1>;
L_000001b27a90f9c0 .functor AND 1, v000001b27a9c6760_0, L_000001b27a9cf750, C4<1>, C4<1>;
v000001b27a9c5900_0 .net *"_ivl_1", 0 0, L_000001b27a9cfa70;  1 drivers
v000001b27a9c5360_0 .net *"_ivl_5", 0 0, L_000001b27a9cf750;  1 drivers
v000001b27a9c5ae0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c3ec0_0 .var "count", 8 0;
v000001b27a9c3c40_0 .var "count_next", 8 0;
v000001b27a9c3b00_0 .var "empty", 0 0;
v000001b27a9c4c80_0 .var "full", 0 0;
v000001b27a9c5860_0 .var "level", 8 0;
v000001b27a9c40a0 .array "mem", 255 0, 15 0;
v000001b27a9c4280_0 .var "rd_data", 15 0;
v000001b27a9c54a0_0 .net "rd_do", 0 0, L_000001b27a90f9c0;  1 drivers
v000001b27a9c4d20_0 .net "rd_en", 0 0, v000001b27a9c6760_0;  1 drivers
v000001b27a9c3560_0 .var "rd_ptr", 7 0;
v000001b27a9c57c0_0 .var "rd_valid", 0 0;
v000001b27a9c5b80_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c4dc0_0 .net "wr_data", 15 0, v000001b27a9ce490_0;  alias, 1 drivers
v000001b27a9c34c0_0 .net "wr_do", 0 0, L_000001b27a90f790;  1 drivers
v000001b27a9c52c0_0 .net "wr_en", 0 0, v000001b27a9ce3f0_0;  alias, 1 drivers
v000001b27a9c41e0_0 .var "wr_ptr", 7 0;
E_000001b27a8f41e0 .event anyedge, v000001b27a9c3ec0_0, v000001b27a9c34c0_0, v000001b27a9c54a0_0;
L_000001b27a9cfa70 .reduce/nor v000001b27a9c4c80_0;
L_000001b27a9cf750 .reduce/nor v000001b27a9c3b00_0;
S_000001b27a9c1ae0 .scope module, "u_score_fifo" "sync_fifo" 5 124, 10 9 0, S_000001b27a9c25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000001b27a9c7570 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000000010>;
P_000001b27a9c75a8 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_000001b27a9c75e0 .param/l "DEPTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_000001b27a90edf0 .functor AND 1, v000001b27a9c7160_0, L_000001b27a9cf070, C4<1>, C4<1>;
L_000001b27a90ff00 .functor AND 1, v000001b27a9cde50_0, L_000001b27a9cf6b0, C4<1>, C4<1>;
v000001b27a9c3ce0_0 .net *"_ivl_1", 0 0, L_000001b27a9cf070;  1 drivers
v000001b27a9c4640_0 .net *"_ivl_5", 0 0, L_000001b27a9cf6b0;  1 drivers
v000001b27a9c37e0_0 .net "clk", 0 0, v000001b27a9ce710_0;  alias, 1 drivers
v000001b27a9c4820_0 .var "count", 2 0;
v000001b27a9c3880_0 .var "count_next", 2 0;
v000001b27a9c3d80_0 .var "empty", 0 0;
v000001b27a9c48c0_0 .var "full", 0 0;
v000001b27a9c3f60_0 .var "level", 2 0;
v000001b27a9c4000 .array "mem", 3 0, 15 0;
v000001b27a9c4140_0 .var "rd_data", 15 0;
v000001b27a9c4320_0 .net "rd_do", 0 0, L_000001b27a90ff00;  1 drivers
v000001b27a9c4f00_0 .net "rd_en", 0 0, v000001b27a9cde50_0;  alias, 1 drivers
v000001b27a9c45a0_0 .var "rd_ptr", 1 0;
v000001b27a9c43c0_0 .var "rd_valid", 0 0;
v000001b27a9c46e0_0 .net "rst", 0 0, v000001b27a9ce8f0_0;  alias, 1 drivers
v000001b27a9c5180_0 .net "wr_data", 15 0, v000001b27a9c68a0_0;  1 drivers
v000001b27a9c4960_0 .net "wr_do", 0 0, L_000001b27a90edf0;  1 drivers
v000001b27a9c4e60_0 .net "wr_en", 0 0, v000001b27a9c7160_0;  1 drivers
v000001b27a9c4a00_0 .var "wr_ptr", 1 0;
E_000001b27a8f4ee0 .event anyedge, v000001b27a9c4820_0, v000001b27a9c4960_0, v000001b27a9c4320_0;
L_000001b27a9cf070 .reduce/nor v000001b27a9c48c0_0;
L_000001b27a9cf6b0 .reduce/nor v000001b27a9c3d80_0;
    .scope S_000001b27a9c2da0;
T_20 ;
    %end;
    .thread T_20;
    .scope S_000001b27a9c2da0;
T_21 ;
    %wait E_000001b27a8f41e0;
    %load/vec4 v000001b27a9c3ec0_0;
    %store/vec4 v000001b27a9c3c40_0, 0, 9;
    %load/vec4 v000001b27a9c34c0_0;
    %load/vec4 v000001b27a9c54a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v000001b27a9c3ec0_0;
    %store/vec4 v000001b27a9c3c40_0, 0, 9;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v000001b27a9c3ec0_0;
    %addi 1, 0, 9;
    %store/vec4 v000001b27a9c3c40_0, 0, 9;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v000001b27a9c3ec0_0;
    %subi 1, 0, 9;
    %store/vec4 v000001b27a9c3c40_0, 0, 9;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001b27a9c2da0;
T_22 ;
    %wait E_000001b27a8f4fe0;
    %load/vec4 v000001b27a9c5b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c4280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c57c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c41e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c3560_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9c3ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c3b00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9c5860_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c57c0_0, 0;
    %load/vec4 v000001b27a9c34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001b27a9c4dc0_0;
    %load/vec4 v000001b27a9c41e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c40a0, 0, 4;
    %load/vec4 v000001b27a9c41e0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c41e0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001b27a9c41e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9c41e0_0, 0;
T_22.5 ;
T_22.2 ;
    %load/vec4 v000001b27a9c54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v000001b27a9c3560_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b27a9c40a0, 4;
    %assign/vec4 v000001b27a9c4280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c57c0_0, 0;
    %load/vec4 v000001b27a9c3560_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c3560_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v000001b27a9c3560_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9c3560_0, 0;
T_22.9 ;
T_22.6 ;
    %load/vec4 v000001b27a9c3c40_0;
    %assign/vec4 v000001b27a9c3ec0_0, 0;
    %load/vec4 v000001b27a9c3c40_0;
    %assign/vec4 v000001b27a9c5860_0, 0;
    %load/vec4 v000001b27a9c3c40_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9c4c80_0, 0;
    %load/vec4 v000001b27a9c3c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9c3b00_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001b27a9c1ae0;
T_23 ;
    %end;
    .thread T_23;
    .scope S_000001b27a9c1ae0;
T_24 ;
    %wait E_000001b27a8f4ee0;
    %load/vec4 v000001b27a9c4820_0;
    %store/vec4 v000001b27a9c3880_0, 0, 3;
    %load/vec4 v000001b27a9c4960_0;
    %load/vec4 v000001b27a9c4320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %load/vec4 v000001b27a9c4820_0;
    %store/vec4 v000001b27a9c3880_0, 0, 3;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v000001b27a9c4820_0;
    %addi 1, 0, 3;
    %store/vec4 v000001b27a9c3880_0, 0, 3;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v000001b27a9c4820_0;
    %subi 1, 0, 3;
    %store/vec4 v000001b27a9c3880_0, 0, 3;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001b27a9c1ae0;
T_25 ;
    %wait E_000001b27a8f4fe0;
    %load/vec4 v000001b27a9c46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c4140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c43c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9c4a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9c45a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9c4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c48c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c3d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9c3f60_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c43c0_0, 0;
    %load/vec4 v000001b27a9c4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001b27a9c5180_0;
    %load/vec4 v000001b27a9c4a00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4000, 0, 4;
    %load/vec4 v000001b27a9c4a00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9c4a00_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v000001b27a9c4a00_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b27a9c4a00_0, 0;
T_25.5 ;
T_25.2 ;
    %load/vec4 v000001b27a9c4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v000001b27a9c45a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001b27a9c4000, 4;
    %assign/vec4 v000001b27a9c4140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c43c0_0, 0;
    %load/vec4 v000001b27a9c45a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9c45a0_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v000001b27a9c45a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b27a9c45a0_0, 0;
T_25.9 ;
T_25.6 ;
    %load/vec4 v000001b27a9c3880_0;
    %assign/vec4 v000001b27a9c4820_0, 0;
    %load/vec4 v000001b27a9c3880_0;
    %assign/vec4 v000001b27a9c3f60_0, 0;
    %load/vec4 v000001b27a9c3880_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9c48c0_0, 0;
    %load/vec4 v000001b27a9c3880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9c3d80_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001b27a9c28f0;
T_26 ;
    %vpi_call/w 6 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000001b27a9c0380 {0 0 0};
    %vpi_call/w 6 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000001b27a9bee40 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001b27a9c28f0;
T_27 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c0e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bfe80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001b27a9c01a0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001b27a9c0380, 4;
    %assign/vec4 v000001b27a9bfe80_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001b27a9c28f0;
T_28 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c0e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c0240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9bf340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be3a0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9bec60_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a9c01a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9beda0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be3a0_0, 0;
    %load/vec4 v000001b27a9c1000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v000001b27a9be260_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c0240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bed00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9bee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9bf340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9be260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0060_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a9c01a0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001b27a9be260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %load/vec4 v000001b27a9c0060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v000001b27a9be940_0;
    %load/vec4 v000001b27a9bed00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9beda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c0060_0, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v000001b27a9bf340_0;
    %load/vec4 v000001b27a9beda0_0;
    %pad/s 32;
    %load/vec4 v000001b27a9bfe80_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a9c0740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0060_0, 0;
    %load/vec4 v000001b27a9bed00_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v000001b27a9c0740_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9c0240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9bec60_0, 4, 5;
    %load/vec4 v000001b27a9c0240_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9be3a0_0, 0;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v000001b27a9c0240_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9c0240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bed00_0, 0;
    %load/vec4 v000001b27a9c0240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a9bee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9bf340_0, 0;
T_28.13 ;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v000001b27a9bed00_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9bed00_0, 0;
    %load/vec4 v000001b27a9c0740_0;
    %assign/vec4 v000001b27a9bf340_0, 0;
T_28.11 ;
    %load/vec4 v000001b27a9bed00_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_28.16, 4;
    %load/vec4 v000001b27a9c0240_0;
    %pad/u 32;
    %pushi/vec4 127, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.14, 8;
    %load/vec4 v000001b27a9c01a0_0;
    %addi 1, 0, 15;
    %assign/vec4 v000001b27a9c01a0_0, 0;
T_28.14 ;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0060_0, 0;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001b27a9c2c10;
T_29 ;
    %vpi_call/w 7 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001b27a9c04c0 {0 0 0};
    %vpi_call/w 7 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001b27a9bfd40 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001b27a9c2c10;
T_30 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bfca0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001b27a9c1320_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b27a9c04c0, 4;
    %assign/vec4 v000001b27a9bfca0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001b27a9c2c10;
T_31 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9c0100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c02e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9c07e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0b00_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001b27a9c0880_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b27a9c1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c11e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c0600_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0b00_0, 0;
    %load/vec4 v000001b27a9c0c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000001b27a9bff20_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9c0100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c02e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9bfd40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9c07e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c11e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b27a9c1320_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000001b27a9bff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v000001b27a9c11e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v000001b27a9c0ba0_0;
    %load/vec4 v000001b27a9c02e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9c0600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c11e0_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v000001b27a9c07e0_0;
    %load/vec4 v000001b27a9c0600_0;
    %pad/s 32;
    %load/vec4 v000001b27a9bfca0_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a9c0420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c11e0_0, 0;
    %load/vec4 v000001b27a9c02e0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_31.10, 4;
    %load/vec4 v000001b27a9c0420_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9c0100_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9c0880_0, 4, 5;
    %load/vec4 v000001b27a9c0100_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_31.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c0b00_0, 0;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v000001b27a9c0100_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b27a9c0100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9c02e0_0, 0;
    %load/vec4 v000001b27a9c0100_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a9bfd40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9c07e0_0, 0;
T_31.13 ;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v000001b27a9c02e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9c02e0_0, 0;
    %load/vec4 v000001b27a9c0420_0;
    %assign/vec4 v000001b27a9c07e0_0, 0;
T_31.11 ;
    %load/vec4 v000001b27a9c02e0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_31.16, 4;
    %load/vec4 v000001b27a9c0100_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %load/vec4 v000001b27a9c1320_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b27a9c1320_0, 0;
T_31.14 ;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c11e0_0, 0;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001b27a9c1950;
T_32 ;
    %wait E_000001b27a8f4fe0;
    %load/vec4 v000001b27a9c59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c1140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c1280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c06a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c09c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0a60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c4aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9c36a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001b27a9c5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
    %load/vec4 v000001b27a9c10a0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3ba0, 0, 4;
    %load/vec4 v000001b27a9c0920_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3600, 0, 4;
T_32.2 ;
    %load/vec4 v000001b27a9c5a40_0;
    %assign/vec4 v000001b27a9c1140_0, 0;
    %load/vec4 v000001b27a9c1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3ba0, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3600, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3920, 0, 4;
T_32.4 ;
    %load/vec4 v000001b27a9c1140_0;
    %assign/vec4 v000001b27a9c1280_0, 0;
    %load/vec4 v000001b27a9c1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3920, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c4b40, 0, 4;
T_32.6 ;
    %load/vec4 v000001b27a9c1280_0;
    %assign/vec4 v000001b27a9c0ce0_0, 0;
    %load/vec4 v000001b27a9c0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c4b40, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c39c0, 0, 4;
T_32.8 ;
    %load/vec4 v000001b27a9c0ce0_0;
    %assign/vec4 v000001b27a9c0560_0, 0;
    %load/vec4 v000001b27a9c0560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3a60, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3a60, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3a60, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c39c0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c3a60, 0, 4;
T_32.10 ;
    %load/vec4 v000001b27a9c0560_0;
    %assign/vec4 v000001b27a9bffc0_0, 0;
    %load/vec4 v000001b27a9bffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3a60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3a60, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c5c20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3a60, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c3a60, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9c5c20, 0, 4;
T_32.12 ;
    %load/vec4 v000001b27a9bffc0_0;
    %assign/vec4 v000001b27a9c06a0_0, 0;
    %load/vec4 v000001b27a9c06a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c5c20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9c5c20, 4;
    %add;
    %load/vec4 v000001b27a9bfde0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001b27a9c36a0_0, 0;
T_32.14 ;
    %load/vec4 v000001b27a9c06a0_0;
    %assign/vec4 v000001b27a9c09c0_0, 0;
    %load/vec4 v000001b27a9c09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.16, 8;
    %load/vec4 v000001b27a9c36a0_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001b27a9c4aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c0a60_0, 0;
    %jmp T_32.17;
T_32.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c0a60_0, 0;
T_32.17 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001b27a9c17c0;
T_33 ;
    %vpi_call/w 8 29 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000001b27a9c5720 {0 0 0};
    %vpi_call/w 8 30 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000001b27a9c4460 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001b27a9c17c0;
T_34 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c4be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4500_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001b27a9c55e0_0;
    %assign/vec4 v000001b27a9c4500_0, 0;
    %load/vec4 v000001b27a9c55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001b27a9c4780_0;
    %assign/vec4 v000001b27a9c4be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001b27a9c4780_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v000001b27a9c3e20_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001b27a9c25d0;
T_35 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9c6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c5220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c66c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6760_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9c6620_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a9c6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c7160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9c68a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c6760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c66c0_0, 0;
    %load/vec4 v000001b27a9cd770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
    %jmp T_35.10;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c6c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001b27a9c61c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_35.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.13, 9;
    %load/vec4 v000001b27a9c6580_0;
    %nor/r;
    %and;
T_35.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9c6620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
T_35.11 ;
    %jmp T_35.10;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c72a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.17, 9;
    %load/vec4 v000001b27a9c6620_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_35.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c6760_0, 0;
T_35.15 ;
    %load/vec4 v000001b27a9c70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %load/vec4 v000001b27a9c5cc0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9c6620_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9c6d00_0, 4, 5;
    %load/vec4 v000001b27a9c6620_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_35.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c5ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
    %jmp T_35.21;
T_35.20 ;
    %load/vec4 v000001b27a9c6620_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9c6620_0, 0;
T_35.21 ;
T_35.18 ;
    %jmp T_35.10;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c5f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c6e40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
T_35.22 ;
    %jmp T_35.10;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c7200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c6ee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
T_35.24 ;
    %jmp T_35.10;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.26, 8;
    %load/vec4 v000001b27a9c6080_0;
    %assign/vec4 v000001b27a9c5220_0, 0;
    %load/vec4 v000001b27a9c6120_0;
    %assign/vec4 v000001b27a9c68a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
T_35.26 ;
    %jmp T_35.10;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %load/vec4 v000001b27a9c6580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c7160_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
T_35.28 ;
    %jmp T_35.10;
T_35.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9c4fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9c66c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9cd770_0, 0;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001b27a9b4d50;
T_36 ;
    %end;
    .thread T_36;
    .scope S_000001b27a9b4d50;
T_37 ;
    %wait E_000001b27a8f31a0;
    %load/vec4 v000001b27a9b5820_0;
    %store/vec4 v000001b27a9b6400_0, 0, 11;
    %load/vec4 v000001b27a9b7790_0;
    %load/vec4 v000001b27a9b7dd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %load/vec4 v000001b27a9b5820_0;
    %store/vec4 v000001b27a9b6400_0, 0, 11;
    %jmp T_37.3;
T_37.0 ;
    %load/vec4 v000001b27a9b5820_0;
    %addi 1, 0, 11;
    %store/vec4 v000001b27a9b6400_0, 0, 11;
    %jmp T_37.3;
T_37.1 ;
    %load/vec4 v000001b27a9b5820_0;
    %subi 1, 0, 11;
    %store/vec4 v000001b27a9b6400_0, 0, 11;
    %jmp T_37.3;
T_37.3 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001b27a9b4d50;
T_38 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b8230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b8b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b84b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9b8c30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9b8690_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b27a9b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6180_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001b27a9b9310_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b84b0_0, 0;
    %load/vec4 v000001b27a9b7790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001b27a9b8f50_0;
    %load/vec4 v000001b27a9b8c30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9b7470, 0, 4;
    %load/vec4 v000001b27a9b8c30_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9b8c30_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v000001b27a9b8c30_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b27a9b8c30_0, 0;
T_38.5 ;
T_38.2 ;
    %load/vec4 v000001b27a9b7dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v000001b27a9b8690_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b7470, 4;
    %assign/vec4 v000001b27a9b8b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b84b0_0, 0;
    %load/vec4 v000001b27a9b8690_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_38.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9b8690_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v000001b27a9b8690_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b27a9b8690_0, 0;
T_38.9 ;
T_38.6 ;
    %load/vec4 v000001b27a9b6400_0;
    %assign/vec4 v000001b27a9b5820_0, 0;
    %load/vec4 v000001b27a9b6400_0;
    %assign/vec4 v000001b27a9b9310_0, 0;
    %load/vec4 v000001b27a9b6400_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b8870_0, 0;
    %load/vec4 v000001b27a9b6400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b6180_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001b27a9b48a0;
T_39 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b75b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b27a9b9130_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001b27a9b8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001b27a9b75b0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b75b0_0, 0;
    %load/vec4 v000001b27a9b9130_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b27a9b9130_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v000001b27a9b75b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b27a9b75b0_0, 0;
T_39.5 ;
T_39.2 ;
    %load/vec4 v000001b27a9b7fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.8, 9;
    %load/vec4 v000001b27a9b9130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v000001b27a9b9130_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001b27a9b9130_0, 0;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001b27a9b48a0;
T_40 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b8d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8cd0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b27a9b7bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b7fb0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b7fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8af0_0, 0;
    %load/vec4 v000001b27a9b7650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
    %jmp T_40.7;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8cd0_0, 0;
    %load/vec4 v000001b27a9b9130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
T_40.8 ;
    %jmp T_40.7;
T_40.3 ;
    %load/vec4 v000001b27a9b7c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b8af0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
T_40.10 ;
    %jmp T_40.7;
T_40.4 ;
    %load/vec4 v000001b27a9b7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v000001b27a9b91d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b8d70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9b7bf0_0, 4, 5;
    %load/vec4 v000001b27a9b8d70_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b8cd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b8d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b7fb0_0, 0;
    %jmp T_40.15;
T_40.14 ;
    %load/vec4 v000001b27a9b8d70_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b27a9b8d70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b27a9b7650_0, 0;
T_40.15 ;
T_40.12 ;
    %jmp T_40.7;
T_40.5 ;
    %load/vec4 v000001b27a9b8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8cd0_0, 0;
    %load/vec4 v000001b27a9b9130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_40.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_40.19, 8;
T_40.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_40.19, 8;
 ; End of false expr.
    %blend;
T_40.19;
    %assign/vec4 v000001b27a9b7650_0, 0;
T_40.16 ;
    %jmp T_40.7;
T_40.7 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001b27a910900;
T_41 ;
    %end;
    .thread T_41;
    .scope S_000001b27a910900;
T_42 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9afd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9afa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9b0510_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a9af6b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0150_0, 0;
    %load/vec4 v000001b27a9b0dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v000001b27a9b1050_0;
    %nor/r;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b0d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9afd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9afa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9b0510_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v000001b27a9b1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %load/vec4 v000001b27a9b0f10_0;
    %load/vec4 v000001b27a9afa70_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9afd90_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9af6b0_0, 4, 5;
    %load/vec4 v000001b27a9afd90_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_42.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b0150_0, 0;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v000001b27a9afd90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b27a9afd90_0, 0;
    %load/vec4 v000001b27a9b0510_0;
    %addi 16, 0, 32;
    %store/vec4 v000001b27a9b0650_0, 0, 32;
    %load/vec4 v000001b27a9afa70_0;
    %addi 3, 0, 32;
    %store/vec4 v000001b27a9aff70_0, 0, 32;
    %load/vec4 v000001b27a9b0650_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_42.9, 5;
    %load/vec4 v000001b27a9b0650_0;
    %subi 256, 0, 32;
    %store/vec4 v000001b27a9b0650_0, 0, 32;
    %load/vec4 v000001b27a9aff70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9aff70_0, 0, 32;
T_42.9 ;
    %load/vec4 v000001b27a9aff70_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_42.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v000001b27a9aff70_0, 0, 32;
T_42.11 ;
    %load/vec4 v000001b27a9b0650_0;
    %assign/vec4 v000001b27a9b0510_0, 0;
    %load/vec4 v000001b27a9aff70_0;
    %assign/vec4 v000001b27a9afa70_0, 0;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0d30_0, 0;
T_42.6 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001b27a9b4710;
T_43 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bb510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001b27a9bad90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9ba4d0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001b27a9bb290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8730_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8730_0, 0;
    %load/vec4 v000001b27a9bb5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v000001b27a9b8370_0;
    %nor/r;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b8370_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9ba4d0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001b27a9bad90_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v000001b27a9b8370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v000001b27a9bad90_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9ba4d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9bb290_0, 4, 5;
    %load/vec4 v000001b27a9bad90_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001b27a9b8910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b27a9bad90_0, 0;
    %load/vec4 v000001b27a9ba4d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_43.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b8370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b8730_0, 0;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v000001b27a9ba4d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9ba4d0_0, 0;
T_43.8 ;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001b27a9b35e0;
T_44 ;
    %end;
    .thread T_44;
    .scope S_000001b27a9b35e0;
T_45 ;
    %wait E_000001b27a8f3be0;
    %load/vec4 v000001b27a9b2480_0;
    %store/vec4 v000001b27a9b2a20_0, 0, 7;
    %load/vec4 v000001b27a9b6a40_0;
    %load/vec4 v000001b27a9b27a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v000001b27a9b2480_0;
    %store/vec4 v000001b27a9b2a20_0, 0, 7;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v000001b27a9b2480_0;
    %addi 1, 0, 7;
    %store/vec4 v000001b27a9b2a20_0, 0, 7;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v000001b27a9b2480_0;
    %subi 1, 0, 7;
    %store/vec4 v000001b27a9b2a20_0, 0, 7;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001b27a9b35e0;
T_46 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b2980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b2700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b28e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9b6720_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9b1760_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b1580_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b2520_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b28e0_0, 0;
    %load/vec4 v000001b27a9b6a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001b27a9b6220_0;
    %load/vec4 v000001b27a9b6720_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9b2660, 0, 4;
    %load/vec4 v000001b27a9b6720_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9b6720_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v000001b27a9b6720_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b27a9b6720_0, 0;
T_46.5 ;
T_46.2 ;
    %load/vec4 v000001b27a9b27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v000001b27a9b1760_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b2660, 4;
    %assign/vec4 v000001b27a9b2700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b28e0_0, 0;
    %load/vec4 v000001b27a9b1760_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_46.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a9b1760_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v000001b27a9b1760_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b27a9b1760_0, 0;
T_46.9 ;
T_46.6 ;
    %load/vec4 v000001b27a9b2a20_0;
    %assign/vec4 v000001b27a9b2480_0, 0;
    %load/vec4 v000001b27a9b2a20_0;
    %assign/vec4 v000001b27a9b2520_0, 0;
    %load/vec4 v000001b27a9b2a20_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b1620_0, 0;
    %load/vec4 v000001b27a9b2a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b1580_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001b27a911580;
T_47 ;
    %end;
    .thread T_47;
    .scope S_000001b27a911580;
T_48 ;
    %wait E_000001b27a8f3a20;
    %load/vec4 v000001b27a9b1190_0;
    %store/vec4 v000001b27a9af750_0, 0, 8;
    %load/vec4 v000001b27a9b0290_0;
    %load/vec4 v000001b27a9afb10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %load/vec4 v000001b27a9b1190_0;
    %store/vec4 v000001b27a9af750_0, 0, 8;
    %jmp T_48.3;
T_48.0 ;
    %load/vec4 v000001b27a9b1190_0;
    %addi 1, 0, 8;
    %store/vec4 v000001b27a9af750_0, 0, 8;
    %jmp T_48.3;
T_48.1 ;
    %load/vec4 v000001b27a9b1190_0;
    %subi 1, 0, 8;
    %store/vec4 v000001b27a9af750_0, 0, 8;
    %jmp T_48.3;
T_48.3 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001b27a911580;
T_49 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b0970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b0fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b05b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b0010_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b0a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b1190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b0830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b12d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b05b0_0, 0;
    %load/vec4 v000001b27a9b0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001b27a9afbb0_0;
    %load/vec4 v000001b27a9b0010_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9b0bf0, 0, 4;
    %load/vec4 v000001b27a9b0010_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b0010_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v000001b27a9b0010_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9b0010_0, 0;
T_49.5 ;
T_49.2 ;
    %load/vec4 v000001b27a9afb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v000001b27a9b0a10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b0bf0, 4;
    %assign/vec4 v000001b27a9b0fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b05b0_0, 0;
    %load/vec4 v000001b27a9b0a10_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b0a10_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v000001b27a9b0a10_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9b0a10_0, 0;
T_49.9 ;
T_49.6 ;
    %load/vec4 v000001b27a9af750_0;
    %assign/vec4 v000001b27a9b1190_0, 0;
    %load/vec4 v000001b27a9af750_0;
    %assign/vec4 v000001b27a9b12d0_0, 0;
    %load/vec4 v000001b27a9af750_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b1230_0, 0;
    %load/vec4 v000001b27a9af750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9b0830_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001b27a910a90;
T_50 ;
    %vpi_call/w 13 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/layer1_gen_weights.hex", v000001b27a9af4d0 {0 0 0};
    %vpi_call/w 13 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/layer1_gen_bias.hex", v000001b27a9b03d0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001b27a910a90;
T_51 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b1bc0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001b27a9b06f0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v000001b27a9af4d0, 4;
    %assign/vec4 v000001b27a9b1bc0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001b27a910a90;
T_52 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9afed0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9af430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9b0ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9afe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9af7f0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a9b0330_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001b27a9b06f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9afcf0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9af7f0_0, 0;
    %load/vec4 v000001b27a9b0790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.4, 9;
    %load/vec4 v000001b27a9afe30_0;
    %nor/r;
    %and;
T_52.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9afed0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9af430_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9b03d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b0ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9afe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0b50_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001b27a9b06f0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v000001b27a9afe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.5, 8;
    %load/vec4 v000001b27a9b0b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v000001b27a9afc50_0;
    %load/vec4 v000001b27a9af430_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9afcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b0b50_0, 0;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v000001b27a9b0ab0_0;
    %load/vec4 v000001b27a9afcf0_0;
    %pad/s 32;
    %load/vec4 v000001b27a9b1bc0_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a9af570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0b50_0, 0;
    %load/vec4 v000001b27a9af430_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_52.10, 4;
    %load/vec4 v000001b27a9af570_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9afed0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9b0330_0, 4, 5;
    %load/vec4 v000001b27a9afed0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_52.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9afe30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9af7f0_0, 0;
    %jmp T_52.13;
T_52.12 ;
    %load/vec4 v000001b27a9afed0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9afed0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9af430_0, 0;
    %load/vec4 v000001b27a9afed0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b03d0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b0ab0_0, 0;
T_52.13 ;
    %jmp T_52.11;
T_52.10 ;
    %load/vec4 v000001b27a9af430_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9af430_0, 0;
    %load/vec4 v000001b27a9af570_0;
    %assign/vec4 v000001b27a9b0ab0_0, 0;
T_52.11 ;
    %load/vec4 v000001b27a9af430_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_52.16, 4;
    %load/vec4 v000001b27a9afed0_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v000001b27a9b06f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001b27a9b06f0_0, 0;
T_52.14 ;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %jmp T_52.6;
T_52.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b0b50_0, 0;
T_52.6 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001b27a911260;
T_53 ;
    %vpi_call/w 14 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer2_Weights_All.hex", v000001b27a9b1800 {0 0 0};
    %vpi_call/w 14 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer2_Biases_All.hex", v000001b27a9b2de0 {0 0 0};
    %end;
    .thread T_53;
    .scope S_000001b27a911260;
T_54 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b18a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b3100_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001b27a9b14e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b1800, 4;
    %assign/vec4 v000001b27a9b3100_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001b27a911260;
T_55 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b18a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b1da0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b20c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9b2e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b3240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1940_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a9b2f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b14e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b2b60_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1940_0, 0;
    %load/vec4 v000001b27a9b19e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.4, 9;
    %load/vec4 v000001b27a9b3240_0;
    %nor/r;
    %and;
T_55.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b1da0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b20c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9b2de0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b2e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b3240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b14e0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v000001b27a9b3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.5, 8;
    %load/vec4 v000001b27a9b1b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v000001b27a9b1e40_0;
    %load/vec4 v000001b27a9b20c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9b2b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b1b20_0, 0;
    %jmp T_55.9;
T_55.8 ;
    %load/vec4 v000001b27a9b2e80_0;
    %load/vec4 v000001b27a9b2b60_0;
    %pad/s 32;
    %load/vec4 v000001b27a9b3100_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a9b2d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1b20_0, 0;
    %load/vec4 v000001b27a9b20c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_55.10, 4;
    %load/vec4 v000001b27a9b2d40_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b1da0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9b2f20_0, 4, 5;
    %load/vec4 v000001b27a9b1da0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_55.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b3240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b1940_0, 0;
    %jmp T_55.13;
T_55.12 ;
    %load/vec4 v000001b27a9b1da0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9b1da0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b20c0_0, 0;
    %load/vec4 v000001b27a9b1da0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b2de0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b2e80_0, 0;
T_55.13 ;
    %jmp T_55.11;
T_55.10 ;
    %load/vec4 v000001b27a9b20c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9b20c0_0, 0;
    %load/vec4 v000001b27a9b2d40_0;
    %assign/vec4 v000001b27a9b2e80_0, 0;
T_55.11 ;
    %load/vec4 v000001b27a9b20c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_55.16, 4;
    %load/vec4 v000001b27a9b1da0_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_55.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v000001b27a9b14e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001b27a9b14e0_0, 0;
T_55.14 ;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55.6;
T_55.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1b20_0, 0;
T_55.6 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001b27a9b43f0;
T_56 ;
    %vpi_call/w 15 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer3_Weights_All.hex", v000001b27a9b1d00 {0 0 0};
    %vpi_call/w 15 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer3_Biases_All.hex", v000001b27a9b2ca0 {0 0 0};
    %end;
    .thread T_56;
    .scope S_000001b27a9b43f0;
T_57 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b22a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001b27a9b1a80_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b1d00, 4;
    %assign/vec4 v000001b27a9b22a0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001b27a9b43f0;
T_58 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b2200_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b3060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a9b2160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b2ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1440_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9b25c0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a9b1a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b32e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b31a0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b1440_0, 0;
    %load/vec4 v000001b27a9b1c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.4, 9;
    %load/vec4 v000001b27a9b2ac0_0;
    %nor/r;
    %and;
T_58.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b2200_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b3060_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9b2ca0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b2160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b2ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b32e0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a9b1a80_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v000001b27a9b2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.5, 8;
    %load/vec4 v000001b27a9b32e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %jmp T_58.9;
T_58.7 ;
    %load/vec4 v000001b27a9b2c00_0;
    %load/vec4 v000001b27a9b3060_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9b31a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b32e0_0, 0;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v000001b27a9b2160_0;
    %load/vec4 v000001b27a9b31a0_0;
    %pad/s 32;
    %load/vec4 v000001b27a9b22a0_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a9b2020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b32e0_0, 0;
    %load/vec4 v000001b27a9b3060_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_58.10, 4;
    %load/vec4 v000001b27a9b2020_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b2200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9b25c0_0, 4, 5;
    %load/vec4 v000001b27a9b2200_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_58.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b2ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b1440_0, 0;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v000001b27a9b2200_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9b2200_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9b3060_0, 0;
    %load/vec4 v000001b27a9b2200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a9b2ca0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a9b2160_0, 0;
T_58.13 ;
    %jmp T_58.11;
T_58.10 ;
    %load/vec4 v000001b27a9b3060_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9b3060_0, 0;
    %load/vec4 v000001b27a9b2020_0;
    %assign/vec4 v000001b27a9b2160_0, 0;
T_58.11 ;
    %load/vec4 v000001b27a9b3060_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_58.16, 4;
    %load/vec4 v000001b27a9b2200_0;
    %pad/u 32;
    %pushi/vec4 127, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_58.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v000001b27a9b1a80_0;
    %addi 1, 0, 15;
    %assign/vec4 v000001b27a9b1a80_0, 0;
T_58.14 ;
    %jmp T_58.9;
T_58.9 ;
    %pop/vec4 1;
    %jmp T_58.6;
T_58.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b32e0_0, 0;
T_58.6 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001b27a9110d0;
T_59 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b67c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b5780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b55a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b65e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b5c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b56e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b6c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b6ae0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001b27a9b6e00_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b67c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b5780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b55a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b5c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b65e0_0, 0;
    %load/vec4 v000001b27a9b5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
    %jmp T_59.10;
T_59.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b5fa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_59.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000001b27a9b6b80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_59.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.13, 9;
    %load/vec4 v000001b27a9b7120_0;
    %and;
T_59.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9b6c20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
T_59.11 ;
    %jmp T_59.10;
T_59.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b5960_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.17, 9;
    %load/vec4 v000001b27a9b6c20_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_59.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b5c80_0, 0;
T_59.15 ;
    %load/vec4 v000001b27a9b62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.18, 8;
    %load/vec4 v000001b27a9b5aa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b6c20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9b6e00_0, 4, 5;
    %load/vec4 v000001b27a9b6c20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_59.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b67c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
    %jmp T_59.21;
T_59.20 ;
    %load/vec4 v000001b27a9b6c20_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9b6c20_0, 0;
T_59.21 ;
T_59.18 ;
    %jmp T_59.10;
T_59.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b5780_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
T_59.22 ;
    %jmp T_59.10;
T_59.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b64a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b55a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
T_59.24 ;
    %jmp T_59.10;
T_59.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b7080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b6ae0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
T_59.26 ;
    %jmp T_59.10;
T_59.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %load/vec4 v000001b27a9b6680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b56e0_0, 0;
    %load/vec4 v000001b27a9b6cc0_0;
    %load/vec4 v000001b27a9b6ae0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9b6040_0, 0;
    %load/vec4 v000001b27a9b6ae0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_59.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
    %jmp T_59.31;
T_59.30 ;
    %load/vec4 v000001b27a9b6ae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9b6ae0_0, 0;
T_59.31 ;
T_59.28 ;
    %jmp T_59.10;
T_59.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b6360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b65e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b5640_0, 0;
    %jmp T_59.10;
T_59.10 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001b27a9b3770;
T_60 ;
    %wait E_000001b27a8f4820;
    %load/vec4 v000001b27a9bacf0_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001b27a9bbbf0_0, 0, 16;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v000001b27a9bacf0_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_60.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b27a9bbbf0_0, 0, 16;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v000001b27a9bbab0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_60.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b27a9bbbf0_0, 0, 16;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v000001b27a9bbab0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_60.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001b27a9bbbf0_0, 0, 16;
    %jmp T_60.7;
T_60.6 ;
    %load/vec4 v000001b27a9bbab0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001b27a9bbbf0_0, 0, 16;
T_60.7 ;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001b27a9b3f40;
T_61 ;
    %end;
    .thread T_61;
    .scope S_000001b27a9b3f40;
T_62 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9b9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9baf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bae30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b9710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b9a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9b97b0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9b95d0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9670_0, 0;
    %load/vec4 v000001b27a9ba7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.4, 9;
    %load/vec4 v000001b27a9baf70_0;
    %nor/r;
    %and;
T_62.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9baf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb1f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b9a30_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001b27a9b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bae30_0, 0;
    %load/vec4 v000001b27a9ba610_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001b27a9b97b0_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v000001b27a9baf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.5, 8;
    %load/vec4 v000001b27a9bb1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.7, 8;
    %load/vec4 v000001b27a9b98f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b9a30_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001b27a9b95d0_0, 4, 5;
    %load/vec4 v000001b27a9b9a30_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_62.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9baf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b9670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb1f0_0, 0;
    %jmp T_62.10;
T_62.9 ;
    %load/vec4 v000001b27a9b9a30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9b9a30_0, 0;
T_62.10 ;
    %jmp T_62.8;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bb1f0_0, 0;
T_62.8 ;
    %load/vec4 v000001b27a9bae30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.13, 9;
    %load/vec4 v000001b27a9bb1f0_0;
    %and;
T_62.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v000001b27a9ba610_0;
    %load/vec4 v000001b27a9b9710_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000001b27a9b97b0_0, 0;
    %load/vec4 v000001b27a9b9710_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_62.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bae30_0, 0;
    %jmp T_62.15;
T_62.14 ;
    %load/vec4 v000001b27a9b9710_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9b9710_0, 0;
T_62.15 ;
T_62.11 ;
    %jmp T_62.6;
T_62.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9cb0_0, 0;
T_62.6 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001b27a9b3c20;
T_63 ;
    %end;
    .thread T_63;
    .scope S_000001b27a9b3c20;
T_64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a9bac50_0, 0, 32;
T_64.0 ;
    %load/vec4 v000001b27a9bac50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.1, 5;
    %load/vec4 v000001b27a9bac50_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001b27a9bac50_0;
    %store/vec4a v000001b27a9bb6f0, 4, 0;
    %load/vec4 v000001b27a9bac50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9bac50_0, 0, 32;
    %jmp T_64.0;
T_64.1 ;
    %end;
    .thread T_64;
    .scope S_000001b27a9b3c20;
T_65 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a9bb010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9baed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b9df0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9bb0b0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9baed0_0, 0;
    %load/vec4 v000001b27a9bb790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.4, 9;
    %load/vec4 v000001b27a9ba570_0;
    %nor/r;
    %and;
T_65.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bb830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9b9df0_0, 0;
    %load/vec4 v000001b27a9ba750_0;
    %assign/vec4 v000001b27a9bb0b0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v000001b27a9ba570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.5, 8;
    %load/vec4 v000001b27a9bb0b0_0;
    %load/vec4 v000001b27a9b9df0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b27a9bb6f0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9b9df0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9bb010_0, 4, 5;
    %load/vec4 v000001b27a9b9df0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_65.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9baed0_0, 0;
    %jmp T_65.8;
T_65.7 ;
    %load/vec4 v000001b27a9b9df0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9b9df0_0, 0;
T_65.8 ;
    %jmp T_65.6;
T_65.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb830_0, 0;
T_65.6 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001b27a9b4260;
T_66 ;
    %end;
    .thread T_66;
    .scope S_000001b27a9b4260;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b27a9b9d50_0, 0, 32;
T_67.0 ;
    %load/vec4 v000001b27a9b9d50_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.1, 5;
    %load/vec4 v000001b27a9b9d50_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001b27a9b9d50_0;
    %store/vec4a v000001b27a9bb3d0, 4, 0;
    %load/vec4 v000001b27a9b9d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b27a9b9d50_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_000001b27a9b4260;
T_68 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9b9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b27a9ba2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb470_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9ba1b0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9bb330_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b9f30_0, 0;
    %load/vec4 v000001b27a9ba070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.4, 9;
    %load/vec4 v000001b27a9bb470_0;
    %nor/r;
    %and;
T_68.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bb470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bb150_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001b27a9ba1b0_0, 0;
    %load/vec4 v000001b27a9ba250_0;
    %assign/vec4 v000001b27a9bb330_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v000001b27a9bb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.5, 8;
    %load/vec4 v000001b27a9bb330_0;
    %load/vec4 v000001b27a9ba1b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001b27a9bb3d0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9ba1b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9ba2f0_0, 4, 5;
    %load/vec4 v000001b27a9ba1b0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_68.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b9f30_0, 0;
    %jmp T_68.8;
T_68.7 ;
    %load/vec4 v000001b27a9ba1b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001b27a9ba1b0_0, 0;
T_68.8 ;
    %jmp T_68.6;
T_68.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bb150_0, 0;
T_68.6 ;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001b27a910c20;
T_69 ;
    %end;
    .thread T_69;
    .scope S_000001b27a910c20;
T_70 ;
    %wait E_000001b27a8f3e60;
    %load/vec4 v000001b27a931070_0;
    %store/vec4 v000001b27a931d90_0, 0, 9;
    %load/vec4 v000001b27a930990_0;
    %load/vec4 v000001b27a932510_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %load/vec4 v000001b27a931070_0;
    %store/vec4 v000001b27a931d90_0, 0, 9;
    %jmp T_70.3;
T_70.0 ;
    %load/vec4 v000001b27a931070_0;
    %addi 1, 0, 9;
    %store/vec4 v000001b27a931d90_0, 0, 9;
    %jmp T_70.3;
T_70.1 ;
    %load/vec4 v000001b27a931070_0;
    %subi 1, 0, 9;
    %store/vec4 v000001b27a931d90_0, 0, 9;
    %jmp T_70.3;
T_70.3 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001b27a910c20;
T_71 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a930850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a932010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a931a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a930ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9325b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a931070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a932470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9323d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a931e30_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a931a70_0, 0;
    %load/vec4 v000001b27a930990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v000001b27a9317f0_0;
    %load/vec4 v000001b27a930ad0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931f70, 0, 4;
    %load/vec4 v000001b27a930ad0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_71.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a930ad0_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v000001b27a930ad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a930ad0_0, 0;
T_71.5 ;
T_71.2 ;
    %load/vec4 v000001b27a932510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v000001b27a9325b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b27a931f70, 4;
    %assign/vec4 v000001b27a932010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a931a70_0, 0;
    %load/vec4 v000001b27a9325b0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_71.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9325b0_0, 0;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v000001b27a9325b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9325b0_0, 0;
T_71.9 ;
T_71.6 ;
    %load/vec4 v000001b27a931d90_0;
    %assign/vec4 v000001b27a931070_0, 0;
    %load/vec4 v000001b27a931d90_0;
    %assign/vec4 v000001b27a931e30_0, 0;
    %load/vec4 v000001b27a931d90_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a932470_0, 0;
    %load/vec4 v000001b27a931d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a9323d0_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001b27a9113f0;
T_72 ;
    %end;
    .thread T_72;
    .scope S_000001b27a9113f0;
T_73 ;
    %wait E_000001b27a8f37a0;
    %load/vec4 v000001b27a930df0_0;
    %store/vec4 v000001b27a930e90_0, 0, 3;
    %load/vec4 v000001b27a933440_0;
    %load/vec4 v000001b27a934520_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %load/vec4 v000001b27a930df0_0;
    %store/vec4 v000001b27a930e90_0, 0, 3;
    %jmp T_73.3;
T_73.0 ;
    %load/vec4 v000001b27a930df0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001b27a930e90_0, 0, 3;
    %jmp T_73.3;
T_73.1 ;
    %load/vec4 v000001b27a930df0_0;
    %subi 1, 0, 3;
    %store/vec4 v000001b27a930e90_0, 0, 3;
    %jmp T_73.3;
T_73.3 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001b27a9113f0;
T_74 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9345c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a933a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9343e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a933bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a932cc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a930df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a931750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a931110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a931890_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9343e0_0, 0;
    %load/vec4 v000001b27a933440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000001b27a9342a0_0;
    %load/vec4 v000001b27a933bc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9334e0, 0, 4;
    %load/vec4 v000001b27a933bc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_74.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a933bc0_0, 0;
    %jmp T_74.5;
T_74.4 ;
    %load/vec4 v000001b27a933bc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b27a933bc0_0, 0;
T_74.5 ;
T_74.2 ;
    %load/vec4 v000001b27a934520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.6, 8;
    %load/vec4 v000001b27a932cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001b27a9334e0, 4;
    %assign/vec4 v000001b27a933a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9343e0_0, 0;
    %load/vec4 v000001b27a932cc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_74.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b27a932cc0_0, 0;
    %jmp T_74.9;
T_74.8 ;
    %load/vec4 v000001b27a932cc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b27a932cc0_0, 0;
T_74.9 ;
T_74.6 ;
    %load/vec4 v000001b27a930e90_0;
    %assign/vec4 v000001b27a930df0_0, 0;
    %load/vec4 v000001b27a930e90_0;
    %assign/vec4 v000001b27a931890_0, 0;
    %load/vec4 v000001b27a930e90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a931750_0, 0;
    %load/vec4 v000001b27a930e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b27a931110_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001b27a6455c0;
T_75 ;
    %vpi_call/w 6 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000001b27a83c840 {0 0 0};
    %vpi_call/w 6 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000001b27a83ce80 {0 0 0};
    %end;
    .thread T_75;
    .scope S_000001b27a6455c0;
T_76 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a83c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a83d420_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v000001b27a83dce0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001b27a83c840, 4;
    %assign/vec4 v000001b27a83d420_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_000001b27a6455c0;
T_77 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a83c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a83c700_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a85e8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a85e470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a85e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a85e650_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a85e790_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a83dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83cf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a85ebf0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a85e650_0, 0;
    %load/vec4 v000001b27a83d880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v000001b27a85e290_0;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a83c700_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a85e8d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a83ce80, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a85e470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a85e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83cf20_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v000001b27a83dce0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v000001b27a85e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.5, 8;
    %load/vec4 v000001b27a83cf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v000001b27a85ec90_0;
    %load/vec4 v000001b27a85e8d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a85ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a83cf20_0, 0;
    %jmp T_77.9;
T_77.8 ;
    %load/vec4 v000001b27a85e470_0;
    %load/vec4 v000001b27a85ebf0_0;
    %pad/s 32;
    %load/vec4 v000001b27a83d420_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a83d2e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83cf20_0, 0;
    %load/vec4 v000001b27a85e8d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_77.10, 4;
    %load/vec4 v000001b27a83d2e0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a83c700_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a85e790_0, 4, 5;
    %load/vec4 v000001b27a83c700_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_77.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a85e290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a85e650_0, 0;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v000001b27a83c700_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a83c700_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a85e8d0_0, 0;
    %load/vec4 v000001b27a83c700_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a83ce80, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a85e470_0, 0;
T_77.13 ;
    %jmp T_77.11;
T_77.10 ;
    %load/vec4 v000001b27a85e8d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a85e8d0_0, 0;
    %load/vec4 v000001b27a83d2e0_0;
    %assign/vec4 v000001b27a85e470_0, 0;
T_77.11 ;
    %load/vec4 v000001b27a85e8d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_77.16, 4;
    %load/vec4 v000001b27a83c700_0;
    %pad/u 32;
    %pushi/vec4 127, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v000001b27a83dce0_0;
    %addi 1, 0, 15;
    %assign/vec4 v000001b27a83dce0_0, 0;
T_77.14 ;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77.6;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83cf20_0, 0;
T_77.6 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001b27a5f76f0;
T_78 ;
    %vpi_call/w 7 43 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001b27a83d1a0 {0 0 0};
    %vpi_call/w 7 44 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001b27a83d100 {0 0 0};
    %end;
    .thread T_78;
    .scope S_000001b27a5f76f0;
T_79 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a83c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a83d920_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000001b27a83d740_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b27a83d1a0, 4;
    %assign/vec4 v000001b27a83d920_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001b27a5f76f0;
T_80 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a83c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a83d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a83d060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a83cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83c7a0_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001b27a83de20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b27a83d740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83e1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a83c980_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83c7a0_0, 0;
    %load/vec4 v000001b27a83d6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.4, 9;
    %load/vec4 v000001b27a83dd80_0;
    %nor/r;
    %and;
T_80.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001b27a83d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a83d060_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a83d100, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a83cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a83dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83e1e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b27a83d740_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v000001b27a83dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %load/vec4 v000001b27a83e1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_80.8, 6;
    %jmp T_80.9;
T_80.7 ;
    %load/vec4 v000001b27a83cfc0_0;
    %load/vec4 v000001b27a83d060_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a83c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a83e1e0_0, 0;
    %jmp T_80.9;
T_80.8 ;
    %load/vec4 v000001b27a83cac0_0;
    %load/vec4 v000001b27a83c980_0;
    %pad/s 32;
    %load/vec4 v000001b27a83d920_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v000001b27a83e000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83e1e0_0, 0;
    %load/vec4 v000001b27a83d060_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_80.10, 4;
    %load/vec4 v000001b27a83e000_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a83d240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a83de20_0, 4, 5;
    %load/vec4 v000001b27a83d240_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_80.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83dd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a83c7a0_0, 0;
    %jmp T_80.13;
T_80.12 ;
    %load/vec4 v000001b27a83d240_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001b27a83d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a83d060_0, 0;
    %load/vec4 v000001b27a83d240_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b27a83d100, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b27a83cac0_0, 0;
T_80.13 ;
    %jmp T_80.11;
T_80.10 ;
    %load/vec4 v000001b27a83d060_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a83d060_0, 0;
    %load/vec4 v000001b27a83e000_0;
    %assign/vec4 v000001b27a83cac0_0, 0;
T_80.11 ;
    %load/vec4 v000001b27a83d060_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_80.16, 4;
    %load/vec4 v000001b27a83d240_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.14, 8;
    %load/vec4 v000001b27a83d740_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b27a83d740_0, 0;
T_80.14 ;
    %jmp T_80.9;
T_80.9 ;
    %pop/vec4 1;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a83e1e0_0, 0;
T_80.6 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001b27a910f40;
T_81 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9321f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cb810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cb9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cb130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7caeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cbb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cbbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cae10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a931390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b27a932650_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000001b27a931b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
    %load/vec4 v000001b27a83d9c0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a932150, 0, 4;
    %load/vec4 v000001b27a83da60_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9307b0, 0, 4;
T_81.2 ;
    %load/vec4 v000001b27a931b10_0;
    %assign/vec4 v000001b27a7cb810_0, 0;
    %load/vec4 v000001b27a7cb810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a932150, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9307b0, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a9312f0, 0, 4;
T_81.4 ;
    %load/vec4 v000001b27a7cb810_0;
    %assign/vec4 v000001b27a7cb9f0_0, 0;
    %load/vec4 v000001b27a7cb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a9312f0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930d50, 0, 4;
T_81.6 ;
    %load/vec4 v000001b27a7cb9f0_0;
    %assign/vec4 v000001b27a7cb130_0, 0;
    %load/vec4 v000001b27a7cb130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930d50, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931bb0, 0, 4;
T_81.8 ;
    %load/vec4 v000001b27a7cb130_0;
    %assign/vec4 v000001b27a7cb1d0_0, 0;
    %load/vec4 v000001b27a7cb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931610, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931610, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931610, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931bb0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a931610, 0, 4;
T_81.10 ;
    %load/vec4 v000001b27a7cb1d0_0;
    %assign/vec4 v000001b27a7caeb0_0, 0;
    %load/vec4 v000001b27a7caeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931610, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931610, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930a30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931610, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a931610, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b27a930a30, 0, 4;
T_81.12 ;
    %load/vec4 v000001b27a7caeb0_0;
    %assign/vec4 v000001b27a7cbb30_0, 0;
    %load/vec4 v000001b27a7cbb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001b27a930a30, 4;
    %add;
    %load/vec4 v000001b27a7cb4f0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001b27a932650_0, 0;
T_81.14 ;
    %load/vec4 v000001b27a7cbb30_0;
    %assign/vec4 v000001b27a7cbbd0_0, 0;
    %load/vec4 v000001b27a7cbbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.16, 8;
    %load/vec4 v000001b27a932650_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001b27a931390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a7cae10_0, 0;
    %jmp T_81.17;
T_81.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a7cae10_0, 0;
T_81.17 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_000001b27a6690c0;
T_82 ;
    %vpi_call/w 8 29 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000001b27a931570 {0 0 0};
    %vpi_call/w 8 30 "$readmemh", "D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000001b27a931ed0 {0 0 0};
    %end;
    .thread T_82;
    .scope S_000001b27a6690c0;
T_83 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a9311b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9319d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a932290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9308f0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000001b27a930f30_0;
    %assign/vec4 v000001b27a9308f0_0, 0;
    %load/vec4 v000001b27a930f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v000001b27a932330_0;
    %assign/vec4 v000001b27a9319d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001b27a932330_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v000001b27a932290_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001b27a61acc0;
T_84 ;
    %wait E_000001b27a8f3960;
    %load/vec4 v000001b27a934160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9338a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9339e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b00b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a932e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933f80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9340c0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001b27a932f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a934200_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9338a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9339e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9b00b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a933580_0, 0;
    %load/vec4 v000001b27a9b08d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
    %jmp T_84.10;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a933760_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001b27a932b80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_84.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v000001b27a932ea0_0;
    %nor/r;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9340c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
T_84.11 ;
    %jmp T_84.10;
T_84.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a933800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.17, 9;
    %load/vec4 v000001b27a9340c0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_84.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a933f80_0, 0;
T_84.15 ;
    %load/vec4 v000001b27a933120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.18, 8;
    %load/vec4 v000001b27a932fe0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9340c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a932f40_0, 4, 5;
    %load/vec4 v000001b27a9340c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_84.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9338a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
    %jmp T_84.21;
T_84.20 ;
    %load/vec4 v000001b27a9340c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9340c0_0, 0;
T_84.21 ;
T_84.18 ;
    %jmp T_84.10;
T_84.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a934480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9339e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
T_84.22 ;
    %jmp T_84.10;
T_84.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a934660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9b00b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
T_84.24 ;
    %jmp T_84.10;
T_84.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a932860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.26, 8;
    %load/vec4 v000001b27a9327c0_0;
    %assign/vec4 v000001b27a932e00_0, 0;
    %load/vec4 v000001b27a932900_0;
    %assign/vec4 v000001b27a934200_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
T_84.26 ;
    %jmp T_84.10;
T_84.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %load/vec4 v000001b27a932ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a933b20_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
T_84.28 ;
    %jmp T_84.10;
T_84.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a934340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a933580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9b08d0_0, 0;
    %jmp T_84.10;
T_84.10 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001b27a5e8490;
T_85 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd540_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v000001b27a9bc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd540_0, 0;
T_85.2 ;
    %load/vec4 v000001b27a9bc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd540_0, 0;
T_85.4 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_000001b27a5e8490;
T_86 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bf020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9beb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be580_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bf020_0, 0;
    %load/vec4 v000001b27a9bfac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_86.4, 9;
    %load/vec4 v000001b27a9be580_0;
    %nor/r;
    %and;
T_86.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v000001b27a9beee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bf020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9be580_0, 0;
T_86.5 ;
T_86.2 ;
    %load/vec4 v000001b27a9be440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9beb20_0, 0;
T_86.7 ;
    %load/vec4 v000001b27a9ba430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9beb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be580_0, 0;
T_86.9 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001b27a5e8490;
T_87 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bfc00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bdae0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9be6c0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bfc00_0, 0;
    %load/vec4 v000001b27a9bdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bdae0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b27a9be6c0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v000001b27a9bd7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v000001b27a9bd720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bfc00_0, 0;
    %load/vec4 v000001b27a9be620_0;
    %load/vec4 v000001b27a9be6c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001b27a9bf840_0, 0;
    %load/vec4 v000001b27a9be6c0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_87.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bdae0_0, 0;
    %jmp T_87.9;
T_87.8 ;
    %load/vec4 v000001b27a9be6c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b27a9be6c0_0, 0;
T_87.9 ;
T_87.6 ;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v000001b27a9bde00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bdae0_0, 0;
T_87.10 ;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001b27a5e8490;
T_88 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9bf980_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001b27a9bd900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bfac0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be800_0, 0;
    %load/vec4 v000001b27a9bc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b27a9bf980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bfac0_0, 0;
T_88.2 ;
    %load/vec4 v000001b27a9bd680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_88.6, 9;
    %load/vec4 v000001b27a9bdb80_0;
    %nor/r;
    %and;
T_88.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9be800_0, 0;
T_88.4 ;
    %load/vec4 v000001b27a9bea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.7, 8;
    %load/vec4 v000001b27a9bfa20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001b27a9bf980_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001b27a9bd900_0, 4, 5;
    %load/vec4 v000001b27a9bf980_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_88.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bfac0_0, 0;
    %jmp T_88.10;
T_88.9 ;
    %load/vec4 v000001b27a9bf980_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b27a9bf980_0, 0;
T_88.10 ;
T_88.7 ;
    %load/vec4 v000001b27a9ba430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bfac0_0, 0;
T_88.11 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000001b27a5e8490;
T_89 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bbfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bbf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc050_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bc370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bca50_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bbfb0_0, 0;
    %load/vec4 v000001b27a9bcc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bcb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc050_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bc370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bca50_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v000001b27a9bd270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bcb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bc050_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001b27a9bc370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bca50_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v000001b27a9bcb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %load/vec4 v000001b27a9bbe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bbfb0_0, 0;
    %load/vec4 v000001b27a9bc050_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.10, 8;
    %load/vec4 v000001b27a9bf3e0_0;
    %load/vec4 v000001b27a9bc370_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_89.11, 8;
T_89.10 ; End of true expr.
    %load/vec4 v000001b27a9bd310_0;
    %load/vec4 v000001b27a9bc370_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_89.11, 8;
 ; End of false expr.
    %blend;
T_89.11;
    %assign/vec4 v000001b27a9bbf10_0, 0;
    %load/vec4 v000001b27a9bc370_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_89.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bca50_0, 0;
    %jmp T_89.13;
T_89.12 ;
    %load/vec4 v000001b27a9bc370_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001b27a9bc370_0, 0;
T_89.13 ;
T_89.8 ;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v000001b27a9bca50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.16, 9;
    %load/vec4 v000001b27a9bbc90_0;
    %and;
T_89.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bca50_0, 0;
T_89.14 ;
T_89.7 ;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001b27a5e8490;
T_90 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd4a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bc0f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b27a9bd130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bbd30_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcf50_0, 0;
    %load/vec4 v000001b27a9ba9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v000001b27a9bcff0_0;
    %assign/vec4 v000001b27a9bd4a0_0, 0;
    %load/vec4 v000001b27a9bceb0_0;
    %assign/vec4 v000001b27a9bce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bc5f0_0, 0;
T_90.2 ;
    %load/vec4 v000001b27a9bc5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.6, 9;
    %load/vec4 v000001b27a9bc910_0;
    %nor/r;
    %and;
T_90.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bcf50_0, 0;
T_90.4 ;
    %load/vec4 v000001b27a9bc9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.7, 8;
    %load/vec4 v000001b27a9bce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %load/vec4 v000001b27a9bc4b0_0;
    %assign/vec4 v000001b27a9bd130_0, 0;
    %load/vec4 v000001b27a9bd4a0_0;
    %assign/vec4 v000001b27a9bbd30_0, 0;
    %jmp T_90.10;
T_90.9 ;
    %load/vec4 v000001b27a9bc4b0_0;
    %assign/vec4 v000001b27a9bc0f0_0, 0;
    %load/vec4 v000001b27a9bd4a0_0;
    %assign/vec4 v000001b27a9bcaf0_0, 0;
T_90.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc5f0_0, 0;
T_90.7 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000001b27a5e8490;
T_91 ;
    %wait E_000001b27a8f38e0;
    %load/vec4 v000001b27a9bdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b27a9bc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bde00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bbc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bceb0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001b27a9bf8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bf660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bdd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bde00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bbc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bcc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bdd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd1d0_0, 0;
    %load/vec4 v000001b27a9be4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000001b27a9be8a0_0;
    %assign/vec4 v000001b27a9bf8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bf660_0, 0;
T_91.2 ;
    %load/vec4 v000001b27a9ba430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bc190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9be1c0_0, 0;
T_91.4 ;
    %load/vec4 v000001b27a9bda40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_91.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_91.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_91.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_91.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_91.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_91.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_91.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
    %jmp T_91.15;
T_91.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9be120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.18, 9;
    %load/vec4 v000001b27a9bf520_0;
    %and;
T_91.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9bf200_0;
    %assign/vec4 v000001b27a9bc230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bc410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bf660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bc730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd860_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.16 ;
    %jmp T_91.15;
T_91.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9bdae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_91.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v000001b27a9bfb60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_91.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.21, 9;
    %load/vec4 v000001b27a9bdb80_0;
    %and;
T_91.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bde00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.19 ;
    %jmp T_91.15;
T_91.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9beb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.23, 8;
    %load/vec4 v000001b27a9bc190_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.27, 9;
    %load/vec4 v000001b27a9bcd70_0;
    %nor/r;
    %and;
T_91.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bc190_0, 0;
T_91.25 ;
    %load/vec4 v000001b27a9be1c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.30, 9;
    %load/vec4 v000001b27a9bf160_0;
    %nor/r;
    %and;
T_91.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bdd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9be1c0_0, 0;
T_91.28 ;
    %load/vec4 v000001b27a9bd090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.33, 9;
    %load/vec4 v000001b27a9be4e0_0;
    %and;
T_91.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bcc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba430_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.31 ;
T_91.23 ;
    %jmp T_91.15;
T_91.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9bca50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001b27a9bbdd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_91.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bbc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bceb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.34 ;
    %jmp T_91.15;
T_91.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9ba9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9bd860_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.37 ;
    %jmp T_91.15;
T_91.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9bd860_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.41, 9;
    %load/vec4 v000001b27a9bd540_0;
    %and;
T_91.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bd860_0, 0;
T_91.39 ;
    %load/vec4 v000001b27a9bd860_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_91.45, 10;
    %load/vec4 v000001b27a9bca50_0;
    %and;
T_91.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001b27a9bbdd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_91.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bbc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bceb0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.42 ;
    %jmp T_91.15;
T_91.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %load/vec4 v000001b27a9ba9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.46 ;
    %jmp T_91.15;
T_91.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9ba390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b27a9bccd0_0, 0;
    %load/vec4 v000001b27a9be120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b27a9bda40_0, 0;
T_91.48 ;
    %jmp T_91.15;
T_91.15 ;
    %pop/vec4 1;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000001b27a84a4f0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce710_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_000001b27a84a4f0;
T_93 ;
    %delay 5000, 0;
    %load/vec4 v000001b27a9ce710_0;
    %inv;
    %store/vec4 v000001b27a9ce710_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_000001b27a84a4f0;
T_94 ;
    %vpi_call/w 3 88 "$dumpfile", "vcd/gan_serial_tb.vcd" {0 0 0};
    %vpi_call/w 3 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b27a84a4f0 {0 0 0};
    %end;
    .thread T_94;
    .scope S_000001b27a84a4f0;
T_95 ;
    %alloc S_000001b27a9b5070;
    %fork TD_gan_serial_tb.load_golden, S_000001b27a9b5070;
    %join;
    %free S_000001b27a9b5070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce0d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b27a9ce670_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b27a9cec10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cf250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cf890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cdf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce3f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b27a9ce490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cde50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9cd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cefd0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_95.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_95.1, 5;
    %jmp/1 T_95.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b27a8f3960;
    %jmp T_95.0;
T_95.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce8f0_0, 0, 1;
    %alloc S_000001b27a9c14a0;
    %fork TD_gan_serial_tb.smoke_pixel_loader, S_000001b27a9c14a0;
    %join;
    %free S_000001b27a9c14a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b27a9cd590_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_95.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_95.3, 5;
    %jmp/1 T_95.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b27a8f3960;
    %jmp T_95.2;
T_95.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9cd590_0, 0, 1;
    %alloc S_000001b27a9b3a90;
    %fork TD_gan_serial_tb.preload_frame_for_datapath, S_000001b27a9b3a90;
    %join;
    %free S_000001b27a9b3a90;
T_95.4 ;
    %load/vec4 v000001b27a9bdae0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.5, 6;
    %wait E_000001b27a8f3de0;
    %jmp T_95.4;
T_95.5 ;
    %alloc S_000001b27a60e140;
    %pushi/str "Seed LFSR bank";
    %store/str v000001b27a85df70_0;
    %load/vec4 v000001b27a9be620_0;
    %store/vec4 v000001b27a85da70_0, 0, 1024;
    %fork TD_gan_serial_tb.compare_seed_flat, S_000001b27a60e140;
    %join;
    %free S_000001b27a60e140;
T_95.6 ;
    %load/vec4 v000001b27a9bfac0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.7, 6;
    %wait E_000001b27a8f36e0;
    %jmp T_95.6;
T_95.7 ;
    %delay 1000, 0;
    %alloc S_000001b27a830080;
    %pushi/str "Generator layer3 features";
    %store/str v000001b27a85e1f0_0;
    %load/vec4 v000001b27a9bd900_0;
    %store/vec4 v000001b27a85cf30_0, 0, 2048;
    %fork TD_gan_serial_tb.compare_gen_features_flat, S_000001b27a830080;
    %join;
    %free S_000001b27a830080;
T_95.8 ;
    %load/vec4 v000001b27a9beb20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.9, 6;
    %wait E_000001b27a8f3560;
    %jmp T_95.8;
T_95.9 ;
    %delay 1000, 0;
    %alloc S_000001b27a60e2d0;
    %pushi/str "Vector sigmoid output";
    %store/str v000001b27a85db10_0;
    %load/vec4 v000001b27a9bdcc0_0;
    %store/vec4 v000001b27a85d1b0_0, 0, 2048;
    %fork TD_gan_serial_tb.compare_sigmoid_flat, S_000001b27a60e2d0;
    %join;
    %free S_000001b27a60e2d0;
T_95.10 ;
    %load/vec4 v000001b27a9bd090_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.11, 6;
    %wait E_000001b27a8f2a60;
    %jmp T_95.10;
T_95.11 ;
    %delay 1000, 0;
    %alloc S_000001b27a7e00f0;
    %pushi/str "Vector expander output";
    %store/str v000001b27a85e150_0;
    %load/vec4 v000001b27a9bd310_0;
    %store/vec4 v000001b27a85d610_0, 0, 4096;
    %fork TD_gan_serial_tb.compare_fake_disc_flat, S_000001b27a7e00f0;
    %join;
    %free S_000001b27a7e00f0;
T_95.12 ;
    %load/vec4 v000001b27a9be4e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.13, 6;
    %wait E_000001b27a8f1d60;
    %jmp T_95.12;
T_95.13 ;
    %delay 1000, 0;
    %alloc S_000001b27a82f8d0;
    %pushi/str "Vector upsampler output";
    %store/str v000001b27a85d750_0;
    %load/vec4 v000001b27a9be8a0_0;
    %store/vec4 v000001b27a85e330_0, 0, 12544;
    %fork TD_gan_serial_tb.compare_fake_frame_flat, S_000001b27a82f8d0;
    %join;
    %free S_000001b27a82f8d0;
T_95.14 ;
    %load/vec4 v000001b27a9bd540_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.15, 6;
    %wait E_000001b27a8eeee0;
    %jmp T_95.14;
T_95.15 ;
    %delay 1000, 0;
    %alloc S_000001b27a6236c0;
    %pushi/str "Frame sampler output";
    %store/str v000001b27a85e6f0_0;
    %load/vec4 v000001b27a9bf3e0_0;
    %store/vec4 v000001b27a85ded0_0, 0, 4096;
    %fork TD_gan_serial_tb.compare_real_sample_flat, S_000001b27a6236c0;
    %join;
    %free S_000001b27a6236c0;
T_95.16 ;
    %load/vec4 v000001b27a9ced50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_95.17, 6;
    %wait E_000001b27a8edd20;
    %jmp T_95.16;
T_95.17 ;
    %delay 1000, 0;
    %alloc S_000001b27a82f8d0;
    %pushi/str "Generated frame register";
    %store/str v000001b27a85d750_0;
    %load/vec4 v000001b27a9ce850_0;
    %store/vec4 v000001b27a85e330_0, 0, 12544;
    %fork TD_gan_serial_tb.compare_fake_frame_flat, S_000001b27a82f8d0;
    %join;
    %free S_000001b27a82f8d0;
    %alloc S_000001b27a9b3db0;
    %fork TD_gan_serial_tb.short_circuit_discriminator_scores, S_000001b27a9b3db0;
    %join;
    %free S_000001b27a9b3db0;
    %alloc S_000001b27a623850;
    %fork TD_gan_serial_tb.compare_scores, S_000001b27a623850;
    %join;
    %free S_000001b27a623850;
    %load/vec4 v000001b27a9ce0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.18, 8;
    %release/reg v000001b27a9bc0f0_0, 0, 16;
    %release/reg v000001b27a9bcaf0_0, 0, 1;
    %release/reg v000001b27a9bd130_0, 0, 16;
    %release/reg v000001b27a9bbd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b27a9ce0d0_0, 0, 1;
T_95.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b27a9cddb0_0, 0;
    %vpi_call/w 3 181 "$display", "[PASS] gan_serial_top datapath matches golden reference snapshots." {0 0 0};
    %delay 40000, 0;
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_95;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "tb/gan_serial_tb.v";
    "src/top/gan_serial_top.v";
    "src/top/../discriminator/discriminator_pipeline.v";
    "src/top/../layers/layer1_discriminator.v";
    "src/top/../layers/layer2_discriminator.v";
    "src/top/../layers/layer3_discriminator.v";
    "src/layers/pipelined_mac.v";
    "src/top/../fifo/sync_fifo.v";
    "src/top/../interfaces/frame_sampler.v";
    "src/top/../generator/generator_pipeline.v";
    "src/top/../layers/layer1_generator.v";
    "src/top/../layers/layer2_generator.v";
    "src/top/../layers/layer3_generator.v";
    "src/top/../interfaces/pixel_serial_loader.v";
    "src/top/../generator/seed_lfsr_bank.v";
    "src/top/../interfaces/vector_expander.v";
    "src/top/../interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
    "src/top/../interfaces/vector_upsampler.v";
