`timescale 1ns/10ps

module testbench;
    // Declare test signals
    logic a, b;
    logic y_s, y_d, y_b;  // outputs from structural, dataflow, behavioral
    
    // Instantiate all three module versions
    module_s structural_version(.a(a), .b(b), .y1(y1_s), .y2(y2_s), .y3(y3_s));
    module_d dataflow_version(.a(a), .b(b), .y1(y1_d), .y2(y2_d), .y3(y3_d));
    module_b behavioral_version(.a(a), .b(b), .y1(y1_b), .y2(y2_b), .y3(y3_b));
    
    // Generate all input combinations
    initial begin
        $display("Time   a   b   y1_s   y2_s   y3_s   y1_d   y2_d   y3_d   y1_b   y2_b   y3_b");
        $monitor("%d   %b   %b   %b   %b   %b   %b   %b   %b   %b   %b   %b", 
		$time, a, b, y1_s, y2_s, y3_s, y1_d, y2_d, y3_d, y1_b, y2_b, y3_b);

        a = 0; 
	b = 0; 
	#10;
        a = 0; 
	b = 1; 
	#10;
        a = 1; 
	b = 0; 
	#10;
        a = 1; 
	b = 1;
	#10;

    end
endmodule