
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 2926.25

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vxrm[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.17    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.06    0.02 1000.02 v input1/A (BUFx6f_ASAP7_75t_R)
     1    8.72   11.00   12.98 1013.00 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 11.00    0.07 1013.07 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   37.97   19.69   12.36 1025.43 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 19.70    0.27 1025.70 ^ vxrm[0]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1025.70   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vxrm[0]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         15.06   15.06   library removal time
                                 15.06   data required time
-----------------------------------------------------------------------------
                                 15.06   data required time
                               -1025.70   data arrival time
-----------------------------------------------------------------------------
                               1010.64   slack (MET)


Startpoint: vl[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vl[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ vl[2]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.81   13.73   35.87   35.87 ^ vl[2]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _034_ (net)
                 13.73    0.00   35.88 ^ _092_/A (NOR2x1_ASAP7_75t_R)
     1    0.55    7.02    9.78   45.66 v _092_/Y (NOR2x1_ASAP7_75t_R)
                                         _042_ (net)
                  7.02    0.00   45.66 v _093_/B (AO21x1_ASAP7_75t_R)
     2    1.16    8.72   14.20   59.87 v _093_/Y (AO21x1_ASAP7_75t_R)
                                         net50 (net)
                  8.72    0.01   59.88 v vl[2]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 59.88   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ vl[2]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          8.99    8.99   library hold time
                                  8.99   data required time
-----------------------------------------------------------------------------
                                  8.99   data required time
                                -59.88   data arrival time
-----------------------------------------------------------------------------
                                 50.89   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vtype[3]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.45    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.07    0.02 1000.02 v input1/A (BUFx6f_ASAP7_75t_R)
     1   13.27   14.97   15.03 1015.05 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 14.97    0.11 1015.16 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   46.90   24.14   15.00 1030.16 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 24.96    2.37 1032.53 ^ vtype[3]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1032.53   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ vtype[3]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          1.54 5001.54   library recovery time
                               5001.54   data required time
-----------------------------------------------------------------------------
                               5001.54   data required time
                               -1032.53   data arrival time
-----------------------------------------------------------------------------
                               3969.01   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.40    0.00    0.00 1000.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.04    0.01 1000.01 ^ input9/A (BUFx6f_ASAP7_75t_R)
    14   13.21   17.05   14.88 1014.89 ^ input9/Y (BUFx6f_ASAP7_75t_R)
                                         net9 (net)
                 17.05    0.05 1014.94 ^ _098_/B (NOR2x1_ASAP7_75t_R)
     1    0.72   10.54    9.43 1024.37 v _098_/Y (NOR2x1_ASAP7_75t_R)
                                         _045_ (net)
                 10.54    0.01 1024.39 v _099_/B (AO21x1_ASAP7_75t_R)
     3    2.63   16.65   21.50 1045.89 v _099_/Y (AO21x1_ASAP7_75t_R)
                                         net53 (net)
                 16.65    0.10 1045.99 v _173_/A (BUFx2_ASAP7_75t_R)
     1    0.64    5.25   15.87 1061.86 v _173_/Y (BUFx2_ASAP7_75t_R)
                                         net57 (net)
                  5.25    0.01 1061.87 v output57/A (BUFx2_ASAP7_75t_R)
     1    0.39    4.46   11.87 1073.73 v output57/Y (BUFx2_ASAP7_75t_R)
                                         vlenb_data_out[2] (net)
                  4.46    0.01 1073.75 v vlenb_data_out[2] (out)
                               1073.75   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1073.75   data arrival time
-----------------------------------------------------------------------------
                               2926.25   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vtype[3]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.45    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.07    0.02 1000.02 v input1/A (BUFx6f_ASAP7_75t_R)
     1   13.27   14.97   15.03 1015.05 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 14.97    0.11 1015.16 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   46.90   24.14   15.00 1030.16 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 24.96    2.37 1032.53 ^ vtype[3]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1032.53   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ vtype[3]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          1.54 5001.54   library recovery time
                               5001.54   data required time
-----------------------------------------------------------------------------
                               5001.54   data required time
                               -1032.53   data arrival time
-----------------------------------------------------------------------------
                               3969.01   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.40    0.00    0.00 1000.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.04    0.01 1000.01 ^ input9/A (BUFx6f_ASAP7_75t_R)
    14   13.21   17.05   14.88 1014.89 ^ input9/Y (BUFx6f_ASAP7_75t_R)
                                         net9 (net)
                 17.05    0.05 1014.94 ^ _098_/B (NOR2x1_ASAP7_75t_R)
     1    0.72   10.54    9.43 1024.37 v _098_/Y (NOR2x1_ASAP7_75t_R)
                                         _045_ (net)
                 10.54    0.01 1024.39 v _099_/B (AO21x1_ASAP7_75t_R)
     3    2.63   16.65   21.50 1045.89 v _099_/Y (AO21x1_ASAP7_75t_R)
                                         net53 (net)
                 16.65    0.10 1045.99 v _173_/A (BUFx2_ASAP7_75t_R)
     1    0.64    5.25   15.87 1061.86 v _173_/Y (BUFx2_ASAP7_75t_R)
                                         net57 (net)
                  5.25    0.01 1061.87 v output57/A (BUFx2_ASAP7_75t_R)
     1    0.39    4.46   11.87 1073.73 v output57/Y (BUFx2_ASAP7_75t_R)
                                         vlenb_data_out[2] (net)
                  4.46    0.01 1073.75 v vlenb_data_out[2] (out)
                               1073.75   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1073.75   data arrival time
-----------------------------------------------------------------------------
                               2926.25   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
295.036865234375

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9220

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
43.4421501159668

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9428

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vl[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vl[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ vl[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.37   37.37 v vl[5]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
  10.84   48.21 ^ _098_/Y (NOR2x1_ASAP7_75t_R)
  17.41   65.62 ^ _099_/Y (AO21x1_ASAP7_75t_R)
   0.06   65.68 ^ vl[5]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
          65.68   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock network delay (ideal)
   0.00 5000.00   clock reconvergence pessimism
        5000.00 ^ vl[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -15.73 4984.27   library setup time
        4984.27   data required time
---------------------------------------------------------
        4984.27   data required time
         -65.68   data arrival time
---------------------------------------------------------
        4918.59   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: vl[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vl[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ vl[2]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  35.87   35.87 ^ vl[2]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   9.79   45.66 v _092_/Y (NOR2x1_ASAP7_75t_R)
  14.21   59.87 v _093_/Y (AO21x1_ASAP7_75t_R)
   0.01   59.88 v vl[2]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
          59.88   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ vl[2]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   8.99    8.99   library hold time
           8.99   data required time
---------------------------------------------------------
           8.99   data required time
         -59.88   data arrival time
---------------------------------------------------------
          50.89   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1073.7483

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2926.2517

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
272.526783

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-06   4.41e-07   3.58e-09   9.67e-06  66.9%
Combinational          2.86e-06   1.92e-06   9.53e-09   4.79e-06  33.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-05   2.36e-06   1.31e-08   1.45e-05 100.0%
                          83.6%      16.3%       0.1%
