# do {.\instr_mem.do}
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:51:09 on Dec 17,2025
# vlog -sv -work work ../common/riscky_pkg.sv 
# -- Compiling package riscky_pkg
# 
# Top level modules:
# 	--none--
# End time: 00:51:09 on Dec 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:51:09 on Dec 17,2025
# vlog -sv -work work ../src/instr_mem.sv 
# -- Compiling package instr_mem_sv_unit
# -- Importing package riscky_pkg
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 00:51:09 on Dec 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 00:51:09 on Dec 17,2025
# vlog -sv -work work ../tests/instr_mem_tb.sv 
# -- Compiling package instr_mem_tb_sv_unit
# -- Importing package riscky_pkg
# -- Compiling module instr_mem_tb
# 
# Top level modules:
# 	instr_mem_tb
# End time: 00:51:09 on Dec 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.instr_mem_tb 
# Start time: 00:51:09 on Dec 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: ../tests/instr_mem_tb.sv(27): (vopt-2241) Connection width does not match width of port 'addr'. The port definition is at: ../src/instr_mem.sv(5).
# ** Warning: ../tests/instr_mem_tb.sv(27): (vopt-2241) Connection width does not match width of port 'rd_instr'. The port definition is at: ../src/instr_mem.sv(6).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.riscky_pkg(fast)
# Loading work.instr_mem_sv_unit(fast)
# Loading work.instr_mem_tb_sv_unit(fast)
# Loading work.instr_mem_tb(fast)
# rst_n = 1, addr = 76, rd_instr = 3507940590
# rst_n = 1, addr = 13, rd_instr = 3697491699
# rst_n = 1, addr = 94, rd_instr = 2513687930
# rst_n = 1, addr = 94, rd_instr = 2513687930
# rst_n = 1, addr = 26, rd_instr = 787526027
# rst_n = 1, addr = 5, rd_instr = 3202452632
# rst_n = 1, addr = 97, rd_instr = 3713226818
# rst_n = 1, addr = 21, rd_instr = 2287935629
# rst_n = 1, addr = 37, rd_instr = X
# rst_n = 1, addr = 76, rd_instr = 3507940590
# rst_n = 0, addr = 48, rd_instr = 0
# rst_n = 0, addr = 92, rd_instr = 0
# rst_n = 1, addr = 51, rd_instr = X
# rst_n = 1, addr = 38, rd_instr = 1287092779
# rst_n = 1, addr = 45, rd_instr = 305259888
# rst_n = 1, addr = 77, rd_instr = 2851608736
# rst_n = 1, addr = 81, rd_instr = 704340418
# rst_n = 1, addr = 89, rd_instr = X
# rst_n = 1, addr = 16, rd_instr = 2774946120
# rst_n = 1, addr = 63, rd_instr = 2061271971
# rst_n = 1, addr = 39, rd_instr = X
# rst_n = 1, addr = 2, rd_instr = X
# rst_n = 0, addr = 9, rd_instr = 0
# rst_n = 1, addr = 0, rd_instr = 1787970855
# rst_n = 0, addr = 5, rd_instr = 0
# rst_n = 0, addr = 87, rd_instr = 0
# rst_n = 1, addr = 91, rd_instr = 2887192559
# rst_n = 1, addr = 7, rd_instr = 1666664288
# rst_n = 0, addr = 14, rd_instr = 0
# rst_n = 1, addr = 85, rd_instr = X
# rst_n = 0, addr = 69, rd_instr = 0
# rst_n = 1, addr = 74, rd_instr = X
# rst_n = 1, addr = 23, rd_instr = X
# rst_n = 1, addr = 49, rd_instr = 936470187
# rst_n = 0, addr = 49, rd_instr = 0
# rst_n = 1, addr = 12, rd_instr = 4237879488
# rst_n = 1, addr = 38, rd_instr = 1287092779
# rst_n = 1, addr = 67, rd_instr = 1018542427
# rst_n = 1, addr = 45, rd_instr = 305259888
# rst_n = 0, addr = 99, rd_instr = 0
# ** Note: $finish    : ../tests/instr_mem_tb.sv(59)
#    Time: 400 ns  Iteration: 0  Instance: /instr_mem_tb
# End time: 00:51:11 on Dec 17,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
