ISim log file
Running: /home/ise/VM_share/Nexys2_programmer/testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/VM_share/Nexys2_programmer/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/ise/VM_share/Nexys2_programmer/Toplevel.v" Line 356.  For instance uut/memory_controller_inst/, width 23 of formal port p2_address is not equal to width 32 of actual signal p2_address.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testbench.uut.main_mem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# run 100.00us
# restart
# run 1000.00us
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module testbench.uut.main_mem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# exit 0
