[13:45:43.596] <TB2>     INFO: *** Welcome to pxar ***
[13:45:43.596] <TB2>     INFO: *** Today: 2016/09/08
[13:45:43.603] <TB2>     INFO: *** Version: 47bc-dirty
[13:45:43.603] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:43.603] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:43.603] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:43.604] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:43.685] <TB2>     INFO:         clk: 4
[13:45:43.685] <TB2>     INFO:         ctr: 4
[13:45:43.685] <TB2>     INFO:         sda: 19
[13:45:43.685] <TB2>     INFO:         tin: 9
[13:45:43.685] <TB2>     INFO:         level: 15
[13:45:43.685] <TB2>     INFO:         triggerdelay: 0
[13:45:43.685] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:43.685] <TB2>     INFO: Log level: DEBUG
[13:45:43.696] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:45:43.703] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:45:43.706] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:45:43.709] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:45.270] <TB2>     INFO: DUT info: 
[13:45:45.270] <TB2>     INFO: The DUT currently contains the following objects:
[13:45:45.270] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:45.270] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:45.270] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:45.270] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:45.270] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.270] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:45.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:45.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:45.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31064064
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24fb6f0
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x246f770
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff285d94010
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff28bfff510
[13:45:45.277] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31129600 fPxarMemory = 0x7ff285d94010
[13:45:45.278] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[13:45:45.279] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:45:45.279] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:45:45.279] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:45.680] <TB2>     INFO: enter 'restricted' command line mode
[13:45:45.680] <TB2>     INFO: enter test to run
[13:45:45.680] <TB2>     INFO:   test: FPIXTest no parameter change
[13:45:45.680] <TB2>     INFO:   running: fpixtest
[13:45:45.680] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:45.683] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:45.683] <TB2>     INFO: ######################################################################
[13:45:45.683] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:45:45.683] <TB2>     INFO: ######################################################################
[13:45:45.686] <TB2>     INFO: ######################################################################
[13:45:45.686] <TB2>     INFO: PixTestPretest::doTest()
[13:45:45.686] <TB2>     INFO: ######################################################################
[13:45:45.689] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:45.689] <TB2>     INFO:    PixTestPretest::programROC() 
[13:45:45.689] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:03.705] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:46:03.705] <TB2>     INFO: IA differences per ROC:  18.5 18.5 19.3 18.5 20.1 18.5 18.5 16.1 19.3 18.5 19.3 18.5 18.5 19.3 19.3 18.5
[13:46:03.772] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:03.772] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:46:03.772] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:05.025] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[13:46:05.527] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:46:06.029] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:46:06.530] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:46:07.032] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:46:07.533] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:46:08.035] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:46:08.537] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:46:09.039] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:46:09.540] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:46:10.042] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:46:10.544] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:46:11.045] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:46:11.547] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:46:12.048] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:46:12.550] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:46:12.803] <TB2>     INFO: Idig [mA/ROC]: 0.8 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:46:12.803] <TB2>     INFO: Test took 9034 ms.
[13:46:12.803] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:46:12.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:12.833] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:46:12.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:12.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:46:13.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:46:13.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:46:13.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:46:13.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:46:13.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[13:46:13.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[13:46:13.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:46:13.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:46:13.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:46:13.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[13:46:14.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[13:46:14.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8687 mA
[13:46:14.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:46:14.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:46:14.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 25.4688 mA
[13:46:14.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  76 Ia 23.0687 mA
[13:46:14.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 24.6688 mA
[13:46:14.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 23.8687 mA
[13:46:14.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 20.6688 mA
[13:46:14.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  98 Ia 24.6688 mA
[13:46:15.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  95 Ia 23.8687 mA
[13:46:15.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[13:46:15.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4688 mA
[13:46:15.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.0687 mA
[13:46:15.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 24.6688 mA
[13:46:15.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8687 mA
[13:46:15.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[13:46:15.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[13:46:15.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[13:46:15.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[13:46:16.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[13:46:16.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:46:16.271] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[13:46:16.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[13:46:16.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[13:46:16.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:46:16.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[13:46:16.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 24.6688 mA
[13:46:16.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.0687 mA
[13:46:16.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  84 Ia 25.4688 mA
[13:46:17.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  76 Ia 23.0687 mA
[13:46:17.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 24.6688 mA
[13:46:17.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  79 Ia 23.8687 mA
[13:46:17.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:46:17.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:46:17.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:46:17.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:46:17.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  95
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:46:17.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[13:46:19.438] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:46:19.438] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  19.3
[13:46:19.472] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:19.473] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:46:19.473] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:19.608] <TB2>     INFO: Expecting 231680 events.
[13:46:27.662] <TB2>     INFO: 231680 events read in total (7337ms).
[13:46:27.817] <TB2>     INFO: Test took 8342ms.
[13:46:28.017] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:46:28.021] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 115 and Delta(CalDel) = 59
[13:46:28.025] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 121 and Delta(CalDel) = 60
[13:46:28.028] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:46:28.031] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 59
[13:46:28.035] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:46:28.039] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:46:28.042] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:46:28.045] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:46:28.049] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:46:28.053] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:46:28.056] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 65
[13:46:28.060] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 64
[13:46:28.063] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 111 and Delta(CalDel) = 60
[13:46:28.067] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:46:28.071] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:46:28.112] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:28.145] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:28.145] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:28.145] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:28.280] <TB2>     INFO: Expecting 231680 events.
[13:46:36.352] <TB2>     INFO: 231680 events read in total (7357ms).
[13:46:36.357] <TB2>     INFO: Test took 8208ms.
[13:46:36.381] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:46:36.693] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[13:46:36.696] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[13:46:36.700] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30.5
[13:46:36.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[13:46:36.707] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:46:36.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:46:36.713] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:46:36.717] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[13:46:36.720] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[13:46:36.724] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[13:46:36.728] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 31.5
[13:46:36.731] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[13:46:36.735] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29.5
[13:46:36.738] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:46:36.742] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:46:36.777] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:46:36.777] <TB2>     INFO: CalDel:      125   115   116   112   124   127   137   114   121   149   116   164   149   119   141   133
[13:46:36.777] <TB2>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    54    51    51
[13:46:36.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C1.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C2.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C3.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C4.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C5.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C6.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C7.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C8.dat
[13:46:36.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C9.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C10.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C11.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C12.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C13.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C14.dat
[13:46:36.782] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:36.782] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:36.782] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:36.782] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:46:36.782] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:46:36.866] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:46:36.866] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:46:36.866] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:46:36.866] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:46:36.869] <TB2>     INFO: ######################################################################
[13:46:36.869] <TB2>     INFO: PixTestTiming::doTest()
[13:46:36.869] <TB2>     INFO: ######################################################################
[13:46:36.869] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:36.869] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:46:36.869] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:36.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:38.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:41.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:43.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:45.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:47.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:50.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:52.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:54.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:56.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:59.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:47:01.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:03.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:06.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:08.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:10.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:12.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:14.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:15.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:17.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:18.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:20.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:21.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:23.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:25.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:28.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:29.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:31.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:32.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:34.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:35.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:37.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:38.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:40.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:41.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:43.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:44.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:46.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:47.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:49.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:50.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:53.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:55.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:56.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:58.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:59.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:01.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:03.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:05.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:07.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:09.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:12.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:14.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:16.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:18.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:21.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:23.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:25.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:28.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:30.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:32.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:34.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:37.115] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:39.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:41.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:48:43.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:48:46.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:48:48.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:48:50.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:48:53.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:48:55.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:48:56.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:48:59.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:49:01.369] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:49:03.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:49:05.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:49:08.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:49:10.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:49:12.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:49:15.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:49:17.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:49:18.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:49:21.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:49:22.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:49:24.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:49:25.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:49:27.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:49:28.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:49:30.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:49:42.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:49:46.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:49:51.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:49:55.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:50:00.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:50:04.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:50:09.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:50:13.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:50:15.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:50:16.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:50:18.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:50:19.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:50:21.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:50:22.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:50:24.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:50:25.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:50:28.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:50:29.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:50:31.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:50:32.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:50:34.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:50:35.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:37.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:50:38.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:50:40.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:50:43.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:50:45.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:50:47.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:50:50.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:50:52.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:50:54.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:50:56.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:50:59.152] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:51:01.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:51:03.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:51:05.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:51:08.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:51:10.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:51:12.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:51:15.449] <TB2>     INFO: TBM Phase Settings: 232
[13:51:15.449] <TB2>     INFO: 400MHz Phase: 2
[13:51:15.450] <TB2>     INFO: 160MHz Phase: 7
[13:51:15.450] <TB2>     INFO: Functional Phase Area: 4
[13:51:15.452] <TB2>     INFO: Test took 278583 ms.
[13:51:15.452] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:51:15.452] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:15.452] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:51:15.452] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:15.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:51:18.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:51:22.626] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:51:26.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:51:30.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:51:33.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:51:37.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:51:41.505] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:51:43.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:51:44.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:51:46.442] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:51:48.715] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:51:50.989] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:51:53.262] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:51:55.535] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:51:57.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:51:59.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:52:00.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:52:02.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:52:04.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:52:06.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:52:09.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:52:11.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:52:13.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:52:15.258] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:52:16.779] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:52:18.299] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:52:20.573] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:52:22.846] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:52:25.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:52:27.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:52:29.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:52:31.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:52:32.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:52:34.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:52:36.502] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:52:38.776] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:52:41.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:52:43.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:52:45.596] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:52:47.116] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:52:48.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:52:50.156] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:52:52.430] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:52:54.703] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:52:56.978] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:52:59.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:53:01.523] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:53:03.043] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:53:04.564] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:53:06.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:53:08.358] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:53:10.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:53:12.904] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:53:15.177] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:53:17.451] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:53:18.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:53:20.492] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:53:22.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:53:23.535] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:53:25.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:53:26.574] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:53:28.094] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:53:29.614] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:53:31.518] <TB2>     INFO: ROC Delay Settings: 220
[13:53:31.518] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:53:31.518] <TB2>     INFO: ROC Port 0 Delay: 4
[13:53:31.518] <TB2>     INFO: ROC Port 1 Delay: 3
[13:53:31.518] <TB2>     INFO: Functional ROC Area: 5
[13:53:31.521] <TB2>     INFO: Test took 136069 ms.
[13:53:31.521] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:53:31.521] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:31.521] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:53:31.521] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:32.661] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4819 481b 4818 4819 481b 481b 481b 4818 e062 c000 a101 80b1 4818 4818 4818 4819 4818 4818 4818 4818 e062 c000 
[13:53:32.661] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 481b 4818 481a 481b 4818 4818 4818 4818 e022 c000 a102 80c0 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[13:53:32.661] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4818 4818 4818 4818 4819 4819 4819 4818 e022 c000 a103 8000 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[13:53:32.661] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:53:46.936] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:46.936] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:54:00.981] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:00.981] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:54:14.959] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:14.959] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:54:28.942] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:28.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:54:42.953] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:42.953] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:54:56.958] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:56.958] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:55:10.957] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:10.957] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:55:24.905] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:24.905] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:55:38.882] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:38.883] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:55:52.871] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:53.258] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:53.271] <TB2>     INFO: Decoding statistics:
[13:55:53.271] <TB2>     INFO:   General information:
[13:55:53.271] <TB2>     INFO: 	 16bit words read:         240000000
[13:55:53.271] <TB2>     INFO: 	 valid events total:       20000000
[13:55:53.271] <TB2>     INFO: 	 empty events:             20000000
[13:55:53.271] <TB2>     INFO: 	 valid events with pixels: 0
[13:55:53.271] <TB2>     INFO: 	 valid pixel hits:         0
[13:55:53.271] <TB2>     INFO:   Event errors: 	           0
[13:55:53.271] <TB2>     INFO: 	 start marker:             0
[13:55:53.271] <TB2>     INFO: 	 stop marker:              0
[13:55:53.271] <TB2>     INFO: 	 overflow:                 0
[13:55:53.271] <TB2>     INFO: 	 invalid 5bit words:       0
[13:55:53.271] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:55:53.271] <TB2>     INFO:   TBM errors: 		           0
[13:55:53.271] <TB2>     INFO: 	 flawed TBM headers:       0
[13:55:53.271] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:55:53.271] <TB2>     INFO: 	 event ID mismatches:      0
[13:55:53.271] <TB2>     INFO:   ROC errors: 		           0
[13:55:53.271] <TB2>     INFO: 	 missing ROC header(s):    0
[13:55:53.271] <TB2>     INFO: 	 misplaced readback start: 0
[13:55:53.271] <TB2>     INFO:   Pixel decoding errors:	   0
[13:55:53.271] <TB2>     INFO: 	 pixel data incomplete:    0
[13:55:53.271] <TB2>     INFO: 	 pixel address:            0
[13:55:53.271] <TB2>     INFO: 	 pulse height fill bit:    0
[13:55:53.271] <TB2>     INFO: 	 buffer corruption:        0
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO:    Read back bit status: 1
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO:    Timings are good!
[13:55:53.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.271] <TB2>     INFO: Test took 141750 ms.
[13:55:53.271] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:55:53.271] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:55:53.272] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:55:53.272] <TB2>     INFO: PixTestTiming::doTest took 556406 ms.
[13:55:53.272] <TB2>     INFO: PixTestTiming::doTest() done
[13:55:53.272] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:55:53.272] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:55:53.272] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:55:53.272] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:55:53.272] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:55:53.273] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:55:53.273] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:55:53.620] <TB2>     INFO: ######################################################################
[13:55:53.620] <TB2>     INFO: PixTestAlive::doTest()
[13:55:53.620] <TB2>     INFO: ######################################################################
[13:55:53.623] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.623] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:53.623] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:53.624] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:53.975] <TB2>     INFO: Expecting 41600 events.
[13:55:58.041] <TB2>     INFO: 41600 events read in total (3351ms).
[13:55:58.042] <TB2>     INFO: Test took 4418ms.
[13:55:58.050] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:58.050] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:55:58.050] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:58.423] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:55:58.423] <TB2>     INFO: number of dead pixels (per ROC):     2    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:55:58.423] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[13:55:58.426] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:58.426] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:58.426] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:58.427] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:58.771] <TB2>     INFO: Expecting 41600 events.
[13:56:01.717] <TB2>     INFO: 41600 events read in total (2231ms).
[13:56:01.717] <TB2>     INFO: Test took 3290ms.
[13:56:01.717] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:01.717] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:56:01.717] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:56:01.718] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:56:02.123] <TB2>     INFO: PixTestAlive::maskTest() done
[13:56:02.123] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:02.126] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:02.126] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:02.126] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:02.127] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:02.470] <TB2>     INFO: Expecting 41600 events.
[13:56:06.558] <TB2>     INFO: 41600 events read in total (3373ms).
[13:56:06.559] <TB2>     INFO: Test took 4433ms.
[13:56:06.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:06.568] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:56:06.568] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:56:06.955] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:56:06.955] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:06.955] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:56:06.955] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:56:06.962] <TB2>     INFO: ######################################################################
[13:56:06.962] <TB2>     INFO: PixTestTrim::doTest()
[13:56:06.962] <TB2>     INFO: ######################################################################
[13:56:06.966] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:06.966] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:56:06.966] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:07.045] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:56:07.045] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:07.058] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:07.058] <TB2>     INFO:     run 1 of 1
[13:56:07.058] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:07.406] <TB2>     INFO: Expecting 5025280 events.
[13:56:52.841] <TB2>     INFO: 1431336 events read in total (44720ms).
[13:57:37.188] <TB2>     INFO: 2848216 events read in total (89067ms).
[13:58:21.767] <TB2>     INFO: 4275416 events read in total (133647ms).
[13:58:45.191] <TB2>     INFO: 5025280 events read in total (157070ms).
[13:58:45.229] <TB2>     INFO: Test took 158171ms.
[13:58:45.283] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:45.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:46.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:48.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:49.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:50.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:52.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:53.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:54.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:56.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:57.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:58.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:00.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:01.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:02.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:04.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:05.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:07.008] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234041344
[13:59:07.012] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1866 minThrLimit = 95.1738 minThrNLimit = 115.458 -> result = 95.1866 -> 95
[13:59:07.012] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.622 minThrLimit = 106.531 minThrNLimit = 131.489 -> result = 106.622 -> 106
[13:59:07.013] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.36 minThrLimit = 105.176 minThrNLimit = 127.383 -> result = 105.36 -> 105
[13:59:07.013] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.69 minThrLimit = 102.671 minThrNLimit = 127.729 -> result = 102.69 -> 102
[13:59:07.014] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.438 minThrLimit = 101.404 minThrNLimit = 124.592 -> result = 101.438 -> 101
[13:59:07.015] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.409 minThrLimit = 99.3857 minThrNLimit = 116.099 -> result = 99.409 -> 99
[13:59:07.015] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.183 minThrLimit = 100.18 minThrNLimit = 119.072 -> result = 100.183 -> 100
[13:59:07.016] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8651 minThrLimit = 89.8626 minThrNLimit = 106.87 -> result = 89.8651 -> 89
[13:59:07.016] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0284 minThrLimit = 98.0213 minThrNLimit = 120.785 -> result = 98.0284 -> 98
[13:59:07.016] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3935 minThrLimit = 91.3778 minThrNLimit = 110.884 -> result = 91.3935 -> 91
[13:59:07.017] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.048 minThrLimit = 107.975 minThrNLimit = 131.222 -> result = 108.048 -> 108
[13:59:07.017] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4708 minThrLimit = 82.4665 minThrNLimit = 101.577 -> result = 82.4708 -> 82
[13:59:07.018] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8709 minThrLimit = 83.8654 minThrNLimit = 101.4 -> result = 83.8709 -> 83
[13:59:07.018] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.552 minThrLimit = 106.54 minThrNLimit = 131.625 -> result = 106.552 -> 106
[13:59:07.018] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.24 minThrLimit = 96.2186 minThrNLimit = 117.215 -> result = 96.24 -> 96
[13:59:07.019] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1869 minThrLimit = 99.1622 minThrNLimit = 119.414 -> result = 99.1869 -> 99
[13:59:07.019] <TB2>     INFO: ROC 0 VthrComp = 95
[13:59:07.019] <TB2>     INFO: ROC 1 VthrComp = 106
[13:59:07.019] <TB2>     INFO: ROC 2 VthrComp = 105
[13:59:07.019] <TB2>     INFO: ROC 3 VthrComp = 102
[13:59:07.020] <TB2>     INFO: ROC 4 VthrComp = 101
[13:59:07.020] <TB2>     INFO: ROC 5 VthrComp = 99
[13:59:07.020] <TB2>     INFO: ROC 6 VthrComp = 100
[13:59:07.021] <TB2>     INFO: ROC 7 VthrComp = 89
[13:59:07.021] <TB2>     INFO: ROC 8 VthrComp = 98
[13:59:07.021] <TB2>     INFO: ROC 9 VthrComp = 91
[13:59:07.022] <TB2>     INFO: ROC 10 VthrComp = 108
[13:59:07.023] <TB2>     INFO: ROC 11 VthrComp = 82
[13:59:07.023] <TB2>     INFO: ROC 12 VthrComp = 83
[13:59:07.024] <TB2>     INFO: ROC 13 VthrComp = 106
[13:59:07.024] <TB2>     INFO: ROC 14 VthrComp = 96
[13:59:07.025] <TB2>     INFO: ROC 15 VthrComp = 99
[13:59:07.025] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:59:07.025] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:07.038] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:07.039] <TB2>     INFO:     run 1 of 1
[13:59:07.039] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:07.402] <TB2>     INFO: Expecting 5025280 events.
[13:59:42.462] <TB2>     INFO: 888656 events read in total (34345ms).
[14:00:17.464] <TB2>     INFO: 1775600 events read in total (69347ms).
[14:00:52.693] <TB2>     INFO: 2663120 events read in total (104576ms).
[14:01:27.602] <TB2>     INFO: 3540976 events read in total (139485ms).
[14:02:02.639] <TB2>     INFO: 4414000 events read in total (174522ms).
[14:02:27.258] <TB2>     INFO: 5025280 events read in total (199141ms).
[14:02:27.327] <TB2>     INFO: Test took 200288ms.
[14:02:27.502] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:27.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:29.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:31.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:32.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:34.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:35.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:37.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:38.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:40.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:42.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:43.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:45.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:46.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:48.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:50.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:51.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:53.249] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311267328
[14:02:53.251] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.2703 for pixel 0/29 mean/min/max = 46.0755/31.8249/60.326
[14:02:53.252] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.8181 for pixel 20/78 mean/min/max = 46.7138/34.5628/58.8648
[14:02:53.252] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 62.0173 for pixel 0/53 mean/min/max = 48.0891/34.0806/62.0975
[14:02:53.253] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.345 for pixel 30/15 mean/min/max = 45.034/32.6036/57.4643
[14:02:53.253] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3201 for pixel 17/4 mean/min/max = 44.6232/31.7924/57.454
[14:02:53.253] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.8843 for pixel 23/53 mean/min/max = 44.3859/31.7572/57.0147
[14:02:53.254] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.3719 for pixel 45/5 mean/min/max = 44.1954/31.7797/56.611
[14:02:53.254] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.1235 for pixel 18/49 mean/min/max = 47.5829/34.025/61.1409
[14:02:53.255] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.6941 for pixel 8/2 mean/min/max = 44.4175/30.9298/57.9052
[14:02:53.255] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.0203 for pixel 16/11 mean/min/max = 46.2979/33.5144/59.0815
[14:02:53.255] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.635 for pixel 18/74 mean/min/max = 47.0138/34.3885/59.6391
[14:02:53.256] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.7223 for pixel 18/0 mean/min/max = 45.7824/32.6313/58.9336
[14:02:53.256] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.7371 for pixel 16/12 mean/min/max = 46.3509/32.9347/59.7671
[14:02:53.257] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.4941 for pixel 2/0 mean/min/max = 48.7415/33.9814/63.5016
[14:02:53.257] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1647 for pixel 37/2 mean/min/max = 44.2844/32.1272/56.4416
[14:02:53.257] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.8846 for pixel 8/6 mean/min/max = 44.267/31.6239/56.9102
[14:02:53.258] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:53.389] <TB2>     INFO: Expecting 411648 events.
[14:03:00.960] <TB2>     INFO: 411648 events read in total (6852ms).
[14:03:00.973] <TB2>     INFO: Expecting 411648 events.
[14:03:08.416] <TB2>     INFO: 411648 events read in total (6807ms).
[14:03:08.425] <TB2>     INFO: Expecting 411648 events.
[14:03:15.836] <TB2>     INFO: 411648 events read in total (6746ms).
[14:03:15.848] <TB2>     INFO: Expecting 411648 events.
[14:03:23.450] <TB2>     INFO: 411648 events read in total (6939ms).
[14:03:23.463] <TB2>     INFO: Expecting 411648 events.
[14:03:31.035] <TB2>     INFO: 411648 events read in total (6910ms).
[14:03:31.051] <TB2>     INFO: Expecting 411648 events.
[14:03:38.578] <TB2>     INFO: 411648 events read in total (6873ms).
[14:03:38.596] <TB2>     INFO: Expecting 411648 events.
[14:03:46.129] <TB2>     INFO: 411648 events read in total (6876ms).
[14:03:46.150] <TB2>     INFO: Expecting 411648 events.
[14:03:53.747] <TB2>     INFO: 411648 events read in total (6948ms).
[14:03:53.769] <TB2>     INFO: Expecting 411648 events.
[14:04:01.363] <TB2>     INFO: 411648 events read in total (6943ms).
[14:04:01.387] <TB2>     INFO: Expecting 411648 events.
[14:04:08.918] <TB2>     INFO: 411648 events read in total (6890ms).
[14:04:08.944] <TB2>     INFO: Expecting 411648 events.
[14:04:16.492] <TB2>     INFO: 411648 events read in total (6899ms).
[14:04:16.522] <TB2>     INFO: Expecting 411648 events.
[14:04:24.080] <TB2>     INFO: 411648 events read in total (6920ms).
[14:04:24.112] <TB2>     INFO: Expecting 411648 events.
[14:04:31.674] <TB2>     INFO: 411648 events read in total (6927ms).
[14:04:31.711] <TB2>     INFO: Expecting 411648 events.
[14:04:39.252] <TB2>     INFO: 411648 events read in total (6909ms).
[14:04:39.289] <TB2>     INFO: Expecting 411648 events.
[14:04:46.815] <TB2>     INFO: 411648 events read in total (6888ms).
[14:04:46.855] <TB2>     INFO: Expecting 411648 events.
[14:04:54.371] <TB2>     INFO: 411648 events read in total (6882ms).
[14:04:54.412] <TB2>     INFO: Test took 121154ms.
[14:04:54.900] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6408 < 35 for itrim+1 = 105; old thr = 34.3692 ... break
[14:04:54.937] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9883 < 35 for itrim+1 = 106; old thr = 34.6979 ... break
[14:04:54.965] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0159 < 35 for itrim = 111; old thr = 34.2902 ... break
[14:04:54.999] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.443 < 35 for itrim = 99; old thr = 34.226 ... break
[14:04:55.035] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0585 < 35 for itrim = 99; old thr = 34.5334 ... break
[14:04:55.066] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3008 < 35 for itrim = 100; old thr = 34.1859 ... break
[14:04:55.097] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1414 < 35 for itrim = 93; old thr = 33.1207 ... break
[14:04:55.126] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4976 < 35 for itrim = 113; old thr = 34.3988 ... break
[14:04:55.157] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7146 < 35 for itrim = 97; old thr = 32.792 ... break
[14:04:55.188] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4823 < 35 for itrim+1 = 99; old thr = 34.805 ... break
[14:04:55.223] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3624 < 35 for itrim = 107; old thr = 34.3208 ... break
[14:04:55.261] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.59 < 35 for itrim+1 = 108; old thr = 34.6116 ... break
[14:04:55.295] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6025 < 35 for itrim+1 = 103; old thr = 34.5196 ... break
[14:04:55.325] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0957 < 35 for itrim = 111; old thr = 34.3467 ... break
[14:04:55.361] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4055 < 35 for itrim+1 = 99; old thr = 34.7885 ... break
[14:04:55.391] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2343 < 35 for itrim = 91; old thr = 34.3094 ... break
[14:04:55.467] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:04:55.477] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:55.477] <TB2>     INFO:     run 1 of 1
[14:04:55.477] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:55.825] <TB2>     INFO: Expecting 5025280 events.
[14:05:31.136] <TB2>     INFO: 870528 events read in total (34596ms).
[14:06:05.737] <TB2>     INFO: 1739768 events read in total (69197ms).
[14:06:39.780] <TB2>     INFO: 2608920 events read in total (103241ms).
[14:07:14.344] <TB2>     INFO: 3467408 events read in total (137804ms).
[14:07:48.923] <TB2>     INFO: 4321488 events read in total (172384ms).
[14:08:17.414] <TB2>     INFO: 5025280 events read in total (200874ms).
[14:08:17.492] <TB2>     INFO: Test took 202015ms.
[14:08:17.670] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:18.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:19.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:21.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:22.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:24.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:25.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:27.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:28.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:30.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:31.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:33.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:35.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:36.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:38.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:39.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:41.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:42.880] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294621184
[14:08:42.881] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 50.444482
[14:08:42.959] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:08:42.971] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:42.971] <TB2>     INFO:     run 1 of 1
[14:08:42.971] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:43.328] <TB2>     INFO: Expecting 1996800 events.
[14:09:23.548] <TB2>     INFO: 1154560 events read in total (39505ms).
[14:09:52.998] <TB2>     INFO: 1996800 events read in total (68955ms).
[14:09:53.025] <TB2>     INFO: Test took 70054ms.
[14:09:53.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:53.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:54.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:55.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:56.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:57.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:58.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:59.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:00.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:01.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:02.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:03.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:04.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:05.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:06.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:07.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:08.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:09.111] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304218112
[14:10:09.191] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.459765 .. 44.978565
[14:10:09.267] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:10:09.277] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:09.277] <TB2>     INFO:     run 1 of 1
[14:10:09.277] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:09.620] <TB2>     INFO: Expecting 1664000 events.
[14:10:51.130] <TB2>     INFO: 1180360 events read in total (40795ms).
[14:11:08.385] <TB2>     INFO: 1664000 events read in total (58050ms).
[14:11:08.398] <TB2>     INFO: Test took 59121ms.
[14:11:08.429] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:08.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:09.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:10.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:11.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:12.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:13.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:14.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:15.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:16.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:17.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:17.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:18.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:19.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:20.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:21.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:22.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:23.671] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308998144
[14:11:23.751] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.938289 .. 41.846468
[14:11:23.825] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:11:23.835] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:23.835] <TB2>     INFO:     run 1 of 1
[14:11:23.835] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:24.178] <TB2>     INFO: Expecting 1397760 events.
[14:12:05.582] <TB2>     INFO: 1177160 events read in total (40689ms).
[14:12:13.666] <TB2>     INFO: 1397760 events read in total (48773ms).
[14:12:13.677] <TB2>     INFO: Test took 49842ms.
[14:12:13.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:13.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:14.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:15.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:16.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:17.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:18.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:19.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:20.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:21.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:22.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:23.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:23.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:24.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:25.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:26.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:27.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:28.583] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312750080
[14:12:28.668] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.471149 .. 41.846468
[14:12:28.745] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:12:28.754] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:28.754] <TB2>     INFO:     run 1 of 1
[14:12:28.754] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:29.097] <TB2>     INFO: Expecting 1331200 events.
[14:13:10.394] <TB2>     INFO: 1162016 events read in total (40582ms).
[14:13:16.725] <TB2>     INFO: 1331200 events read in total (46913ms).
[14:13:16.740] <TB2>     INFO: Test took 47987ms.
[14:13:16.771] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:16.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:17.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:18.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:19.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:20.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:21.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:22.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:23.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:24.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:25.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:26.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:27.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:27.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:28.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:29.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:30.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:31.671] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250036224
[14:13:31.754] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:13:31.754] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:13:31.764] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:31.765] <TB2>     INFO:     run 1 of 1
[14:13:31.765] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:32.108] <TB2>     INFO: Expecting 1364480 events.
[14:14:12.159] <TB2>     INFO: 1074816 events read in total (39336ms).
[14:14:23.153] <TB2>     INFO: 1364480 events read in total (50331ms).
[14:14:23.167] <TB2>     INFO: Test took 51402ms.
[14:14:23.200] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:23.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:24.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:25.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:26.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:27.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:28.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:29.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:30.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:30.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:31.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:32.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:33.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:34.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:35.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:36.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:37.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:38.684] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323547136
[14:14:38.716] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[14:14:38.716] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[14:14:38.716] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[14:14:38.717] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[14:14:38.718] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[14:14:38.718] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[14:14:38.718] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[14:14:38.718] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C0.dat
[14:14:38.725] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C1.dat
[14:14:38.732] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C2.dat
[14:14:38.740] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C3.dat
[14:14:38.746] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C4.dat
[14:14:38.753] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C5.dat
[14:14:38.759] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C6.dat
[14:14:38.766] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C7.dat
[14:14:38.773] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C8.dat
[14:14:38.780] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C9.dat
[14:14:38.786] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C10.dat
[14:14:38.793] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C11.dat
[14:14:38.799] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C12.dat
[14:14:38.806] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C13.dat
[14:14:38.813] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C14.dat
[14:14:38.819] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C15.dat
[14:14:38.826] <TB2>     INFO: PixTestTrim::trimTest() done
[14:14:38.826] <TB2>     INFO: vtrim:     105 106 111  99  99 100  93 113  97  99 107 108 103 111  99  91 
[14:14:38.826] <TB2>     INFO: vthrcomp:   95 106 105 102 101  99 100  89  98  91 108  82  83 106  96  99 
[14:14:38.826] <TB2>     INFO: vcal mean:  34.88  34.98  34.95  34.96  34.92  34.93  34.92  34.89  34.91  34.95  34.98  34.93  34.89  34.96  34.89  34.93 
[14:14:38.826] <TB2>     INFO: vcal RMS:    1.15   0.83   0.89   0.80   0.88   0.89   0.83   0.91   1.04   0.86   0.87   0.86   0.87   0.87   0.87   0.84 
[14:14:38.826] <TB2>     INFO: bits mean:   9.28   8.99   8.23   9.31  10.01  10.27   9.77   9.16  10.05   9.21   8.89   9.74   9.43   8.60  10.17   9.79 
[14:14:38.826] <TB2>     INFO: bits RMS:    2.81   2.48   2.75   2.71   2.58   2.51   2.71   2.45   2.69   2.58   2.56   2.59   2.60   2.55   2.43   2.73 
[14:14:38.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:38.835] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:14:38.835] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:38.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:14:38.838] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:14:38.849] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:38.849] <TB2>     INFO:     run 1 of 1
[14:14:38.849] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:39.193] <TB2>     INFO: Expecting 4160000 events.
[14:15:25.930] <TB2>     INFO: 1182825 events read in total (46022ms).
[14:16:12.426] <TB2>     INFO: 2352900 events read in total (92518ms).
[14:16:58.511] <TB2>     INFO: 3507950 events read in total (138604ms).
[14:17:24.700] <TB2>     INFO: 4160000 events read in total (164792ms).
[14:17:24.763] <TB2>     INFO: Test took 165915ms.
[14:17:24.876] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:25.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:27.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:28.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:30.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:32.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:34.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:36.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:38.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:40.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:42.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:44.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:46.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:48.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:50.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:52.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:54.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:56.568] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299945984
[14:17:56.569] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:17:56.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:17:56.646] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:17:56.663] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:56.663] <TB2>     INFO:     run 1 of 1
[14:17:56.663] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:57.042] <TB2>     INFO: Expecting 3723200 events.
[14:18:44.848] <TB2>     INFO: 1200580 events read in total (47091ms).
[14:19:30.363] <TB2>     INFO: 2384715 events read in total (92606ms).
[14:20:17.040] <TB2>     INFO: 3557330 events read in total (139283ms).
[14:20:23.872] <TB2>     INFO: 3723200 events read in total (146115ms).
[14:20:23.918] <TB2>     INFO: Test took 147255ms.
[14:20:24.015] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:24.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:26.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:27.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:29.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:31.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:33.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:35.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:37.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:38.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:40.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:42.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:44.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:46.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:48.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:50.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:51.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:53.638] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250048512
[14:20:53.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:20:53.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:20:53.712] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:20:53.722] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:53.722] <TB2>     INFO:     run 1 of 1
[14:20:53.722] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:54.064] <TB2>     INFO: Expecting 3452800 events.
[14:21:43.263] <TB2>     INFO: 1256555 events read in total (48485ms).
[14:22:31.413] <TB2>     INFO: 2490585 events read in total (96634ms).
[14:23:08.915] <TB2>     INFO: 3452800 events read in total (134137ms).
[14:23:08.957] <TB2>     INFO: Test took 135236ms.
[14:23:09.039] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:09.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:10.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:12.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:14.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:15.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:17.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:19.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:20.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:22.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:24.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:25.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:27.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:29.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:31.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:33.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:35.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:37.114] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250048512
[14:23:37.115] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:23:37.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:23:37.196] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:23:37.208] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:37.208] <TB2>     INFO:     run 1 of 1
[14:23:37.208] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:37.559] <TB2>     INFO: Expecting 3452800 events.
[14:24:26.676] <TB2>     INFO: 1256345 events read in total (48402ms).
[14:25:14.820] <TB2>     INFO: 2489925 events read in total (96546ms).
[14:25:51.856] <TB2>     INFO: 3452800 events read in total (133583ms).
[14:25:51.915] <TB2>     INFO: Test took 134707ms.
[14:25:52.007] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:52.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:53.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:55.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:57.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:58.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:00.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:02.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:03.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:05.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:07.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:08.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:10.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:12.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:13.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:15.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:17.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:18.685] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265408512
[14:26:18.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:26:18.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:26:18.761] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:26:18.770] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:18.770] <TB2>     INFO:     run 1 of 1
[14:26:18.770] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:19.116] <TB2>     INFO: Expecting 3452800 events.
[14:27:07.954] <TB2>     INFO: 1256235 events read in total (48123ms).
[14:27:56.060] <TB2>     INFO: 2489305 events read in total (96229ms).
[14:28:32.772] <TB2>     INFO: 3452800 events read in total (132941ms).
[14:28:32.815] <TB2>     INFO: Test took 134045ms.
[14:28:32.896] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:33.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:34.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:36.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:38.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:39.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:41.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:42.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:44.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:46.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:47.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:49.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:51.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:53.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:54.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:56.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:58.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:59.706] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312926208
[14:28:59.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.59127, thr difference RMS: 1.72711
[14:28:59.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.1798, thr difference RMS: 1.16721
[14:28:59.707] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.70422, thr difference RMS: 1.44903
[14:28:59.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.99071, thr difference RMS: 1.23029
[14:28:59.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.449, thr difference RMS: 1.53596
[14:28:59.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.6135, thr difference RMS: 1.22378
[14:28:59.708] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.3427, thr difference RMS: 1.4089
[14:28:59.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.28387, thr difference RMS: 1.71379
[14:28:59.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.85499, thr difference RMS: 1.78417
[14:28:59.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.40892, thr difference RMS: 1.59148
[14:28:59.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.6848, thr difference RMS: 1.38827
[14:28:59.709] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.21584, thr difference RMS: 1.39621
[14:28:59.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.0034, thr difference RMS: 1.5525
[14:28:59.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.5526, thr difference RMS: 1.35447
[14:28:59.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.96399, thr difference RMS: 1.61314
[14:28:59.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.82143, thr difference RMS: 1.58046
[14:28:59.710] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.56323, thr difference RMS: 1.73224
[14:28:59.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.2248, thr difference RMS: 1.18392
[14:28:59.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.66758, thr difference RMS: 1.45231
[14:28:59.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.88371, thr difference RMS: 1.24049
[14:28:59.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.499, thr difference RMS: 1.53676
[14:28:59.711] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.6708, thr difference RMS: 1.22004
[14:28:59.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.3236, thr difference RMS: 1.39776
[14:28:59.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.2367, thr difference RMS: 1.72358
[14:28:59.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.88428, thr difference RMS: 1.78284
[14:28:59.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.3579, thr difference RMS: 1.61568
[14:28:59.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.726, thr difference RMS: 1.36243
[14:28:59.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.21205, thr difference RMS: 1.39717
[14:28:59.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.04499, thr difference RMS: 1.53032
[14:28:59.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.6128, thr difference RMS: 1.31712
[14:28:59.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.94758, thr difference RMS: 1.59345
[14:28:59.713] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.8213, thr difference RMS: 1.57322
[14:28:59.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.59458, thr difference RMS: 1.72603
[14:28:59.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.344, thr difference RMS: 1.19179
[14:28:59.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.6254, thr difference RMS: 1.41585
[14:28:59.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.84344, thr difference RMS: 1.24254
[14:28:59.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5613, thr difference RMS: 1.54157
[14:28:59.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.7553, thr difference RMS: 1.22722
[14:28:59.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.3777, thr difference RMS: 1.38874
[14:28:59.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.364, thr difference RMS: 1.71999
[14:28:59.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.99952, thr difference RMS: 1.7714
[14:28:59.715] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.37726, thr difference RMS: 1.5914
[14:28:59.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.8403, thr difference RMS: 1.35337
[14:28:59.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.24575, thr difference RMS: 1.39408
[14:28:59.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.09053, thr difference RMS: 1.54432
[14:28:59.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.7064, thr difference RMS: 1.33515
[14:28:59.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.97677, thr difference RMS: 1.58855
[14:28:59.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.83079, thr difference RMS: 1.57838
[14:28:59.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.64604, thr difference RMS: 1.70393
[14:28:59.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.5487, thr difference RMS: 1.16515
[14:28:59.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.73271, thr difference RMS: 1.42483
[14:28:59.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.88164, thr difference RMS: 1.24107
[14:28:59.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6808, thr difference RMS: 1.53215
[14:28:59.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.8367, thr difference RMS: 1.18551
[14:28:59.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.4055, thr difference RMS: 1.38586
[14:28:59.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.43299, thr difference RMS: 1.70212
[14:28:59.718] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.1837, thr difference RMS: 1.78244
[14:28:59.719] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.34351, thr difference RMS: 1.57453
[14:28:59.719] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.8665, thr difference RMS: 1.35487
[14:28:59.719] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.25755, thr difference RMS: 1.34095
[14:28:59.719] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.11885, thr difference RMS: 1.54185
[14:28:59.719] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.8305, thr difference RMS: 1.32554
[14:28:59.720] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.05057, thr difference RMS: 1.5913
[14:28:59.720] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.90095, thr difference RMS: 1.55583
[14:28:59.826] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:28:59.829] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1972 seconds
[14:28:59.829] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:29:00.550] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:29:00.550] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:29:00.553] <TB2>     INFO: ######################################################################
[14:29:00.553] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:29:00.553] <TB2>     INFO: ######################################################################
[14:29:00.553] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:00.553] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:29:00.553] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:00.553] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:29:00.563] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:29:00.563] <TB2>     INFO:     run 1 of 1
[14:29:00.564] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:00.906] <TB2>     INFO: Expecting 59072000 events.
[14:29:29.256] <TB2>     INFO: 1073000 events read in total (27635ms).
[14:29:56.256] <TB2>     INFO: 2141600 events read in total (54635ms).
[14:30:24.569] <TB2>     INFO: 3210800 events read in total (82948ms).
[14:30:52.783] <TB2>     INFO: 4282400 events read in total (111162ms).
[14:31:20.888] <TB2>     INFO: 5350200 events read in total (139267ms).
[14:31:49.210] <TB2>     INFO: 6418600 events read in total (167589ms).
[14:32:16.812] <TB2>     INFO: 7491000 events read in total (195191ms).
[14:32:43.691] <TB2>     INFO: 8560000 events read in total (222070ms).
[14:33:12.066] <TB2>     INFO: 9628600 events read in total (250445ms).
[14:33:40.169] <TB2>     INFO: 10700400 events read in total (278548ms).
[14:34:08.427] <TB2>     INFO: 11768800 events read in total (306806ms).
[14:34:36.628] <TB2>     INFO: 12838400 events read in total (335008ms).
[14:35:04.473] <TB2>     INFO: 13910000 events read in total (362852ms).
[14:35:31.246] <TB2>     INFO: 14978400 events read in total (389625ms).
[14:35:59.295] <TB2>     INFO: 16047400 events read in total (417674ms).
[14:36:27.368] <TB2>     INFO: 17119400 events read in total (445747ms).
[14:36:55.454] <TB2>     INFO: 18188200 events read in total (473834ms).
[14:37:23.443] <TB2>     INFO: 19259400 events read in total (501822ms).
[14:37:51.588] <TB2>     INFO: 20329200 events read in total (529967ms).
[14:38:19.555] <TB2>     INFO: 21397200 events read in total (557934ms).
[14:38:47.615] <TB2>     INFO: 22467000 events read in total (585994ms).
[14:39:15.654] <TB2>     INFO: 23538000 events read in total (614033ms).
[14:39:43.700] <TB2>     INFO: 24606400 events read in total (642079ms).
[14:40:11.758] <TB2>     INFO: 25676200 events read in total (670137ms).
[14:40:39.821] <TB2>     INFO: 26747200 events read in total (698200ms).
[14:41:07.891] <TB2>     INFO: 27815800 events read in total (726270ms).
[14:41:35.974] <TB2>     INFO: 28887000 events read in total (754353ms).
[14:42:04.142] <TB2>     INFO: 29957400 events read in total (782521ms).
[14:42:32.145] <TB2>     INFO: 31026200 events read in total (810524ms).
[14:43:00.263] <TB2>     INFO: 32097200 events read in total (838642ms).
[14:43:28.237] <TB2>     INFO: 33166400 events read in total (866616ms).
[14:43:56.366] <TB2>     INFO: 34234800 events read in total (894745ms).
[14:44:24.559] <TB2>     INFO: 35306200 events read in total (922938ms).
[14:44:52.710] <TB2>     INFO: 36375800 events read in total (951089ms).
[14:45:20.858] <TB2>     INFO: 37444000 events read in total (979237ms).
[14:45:49.023] <TB2>     INFO: 38514200 events read in total (1007402ms).
[14:46:17.093] <TB2>     INFO: 39584400 events read in total (1035472ms).
[14:46:44.794] <TB2>     INFO: 40653000 events read in total (1063173ms).
[14:47:12.781] <TB2>     INFO: 41724000 events read in total (1091160ms).
[14:47:40.776] <TB2>     INFO: 42793600 events read in total (1119155ms).
[14:48:08.732] <TB2>     INFO: 43862000 events read in total (1147111ms).
[14:48:36.760] <TB2>     INFO: 44931800 events read in total (1175139ms).
[14:49:04.750] <TB2>     INFO: 46002800 events read in total (1203129ms).
[14:49:32.649] <TB2>     INFO: 47071200 events read in total (1231028ms).
[14:50:00.736] <TB2>     INFO: 48140200 events read in total (1259115ms).
[14:50:28.648] <TB2>     INFO: 49211000 events read in total (1287027ms).
[14:50:56.756] <TB2>     INFO: 50278200 events read in total (1315135ms).
[14:51:24.676] <TB2>     INFO: 51346400 events read in total (1343055ms).
[14:51:52.735] <TB2>     INFO: 52417400 events read in total (1371114ms).
[14:52:20.775] <TB2>     INFO: 53486200 events read in total (1399154ms).
[14:52:48.773] <TB2>     INFO: 54553400 events read in total (1427152ms).
[14:53:16.792] <TB2>     INFO: 55621800 events read in total (1455171ms).
[14:53:44.826] <TB2>     INFO: 56693600 events read in total (1483205ms).
[14:54:12.905] <TB2>     INFO: 57761600 events read in total (1511284ms).
[14:54:40.536] <TB2>     INFO: 58830000 events read in total (1538915ms).
[14:54:46.852] <TB2>     INFO: 59072000 events read in total (1545231ms).
[14:54:46.873] <TB2>     INFO: Test took 1546309ms.
[14:54:46.933] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:47.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:47.068] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:48.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:48.240] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:49.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:49.408] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:50.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:50.565] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:51.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:51.710] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:52.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:52.895] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:54.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:54.102] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:55.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:55.319] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:56.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:56.523] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:57.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:57.708] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:58.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:58.864] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:00.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:00.017] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:01.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:01.161] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:02.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:02.338] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:03.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:03.526] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:04.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:04.725] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:05.937] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499646464
[14:55:05.973] <TB2>     INFO: PixTestScurves::scurves() done 
[14:55:05.973] <TB2>     INFO: Vcal mean:  34.99  35.10  35.14  35.09  35.05  35.07  35.07  35.09  35.07  35.08  35.13  35.10  35.08  35.10  35.04  35.07 
[14:55:05.973] <TB2>     INFO: Vcal RMS:    1.06   0.72   0.74   0.65   0.76   0.79   0.69   0.80   0.94   0.73   0.72   0.73   0.75   0.71   0.74   0.71 
[14:55:05.973] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:55:06.050] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:55:06.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:55:06.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:55:06.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:55:06.050] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:55:06.050] <TB2>     INFO: ######################################################################
[14:55:06.050] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:55:06.050] <TB2>     INFO: ######################################################################
[14:55:06.053] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:55:06.395] <TB2>     INFO: Expecting 41600 events.
[14:55:10.531] <TB2>     INFO: 41600 events read in total (3413ms).
[14:55:10.531] <TB2>     INFO: Test took 4478ms.
[14:55:10.539] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:10.539] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:55:10.539] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:55:10.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 38] has eff 0/10
[14:55:10.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 38]
[14:55:10.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 57] has eff 0/10
[14:55:10.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 57]
[14:55:10.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 71] has eff 0/10
[14:55:10.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 71]
[14:55:10.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:55:10.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:55:10.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:55:10.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:55:10.884] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:11.227] <TB2>     INFO: Expecting 41600 events.
[14:55:15.368] <TB2>     INFO: 41600 events read in total (3426ms).
[14:55:15.369] <TB2>     INFO: Test took 4484ms.
[14:55:15.377] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:15.377] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:55:15.377] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.933
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 177
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.335
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 169
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.06
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.369
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.356
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.974
[14:55:15.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.663
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 179
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.692
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 173
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.119
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 191
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.281
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.213
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.497
[14:55:15.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.316
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.272
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.704
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.871
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:55:15.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:55:15.467] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:15.813] <TB2>     INFO: Expecting 41600 events.
[14:55:19.935] <TB2>     INFO: 41600 events read in total (3407ms).
[14:55:19.936] <TB2>     INFO: Test took 4469ms.
[14:55:19.944] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:19.944] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:55:19.944] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:55:19.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:55:19.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 1
[14:55:19.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8514
[14:55:19.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[14:55:19.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.779
[14:55:19.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 60
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5786
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 70
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4872
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 83
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3496
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 71
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8358
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 62
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1937
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0454
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.2446
[14:55:19.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 91
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1765
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7515
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1098
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,19] phvalue 82
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0421
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 63
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.176
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 73
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2676
[14:55:19.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[14:55:19.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1004
[14:55:19.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:55:19.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:55:20.358] <TB2>     INFO: Expecting 2560 events.
[14:55:21.319] <TB2>     INFO: 2560 events read in total (246ms).
[14:55:21.319] <TB2>     INFO: Test took 1367ms.
[14:55:21.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:21.319] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 1 1
[14:55:21.827] <TB2>     INFO: Expecting 2560 events.
[14:55:22.784] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:22.784] <TB2>     INFO: Test took 1465ms.
[14:55:22.784] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:22.784] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[14:55:23.292] <TB2>     INFO: Expecting 2560 events.
[14:55:24.251] <TB2>     INFO: 2560 events read in total (244ms).
[14:55:24.251] <TB2>     INFO: Test took 1467ms.
[14:55:24.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:24.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 3 3
[14:55:24.759] <TB2>     INFO: Expecting 2560 events.
[14:55:25.717] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:25.717] <TB2>     INFO: Test took 1465ms.
[14:55:25.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:25.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[14:55:26.225] <TB2>     INFO: Expecting 2560 events.
[14:55:27.182] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:27.182] <TB2>     INFO: Test took 1464ms.
[14:55:27.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:27.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 5 5
[14:55:27.690] <TB2>     INFO: Expecting 2560 events.
[14:55:28.648] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:28.648] <TB2>     INFO: Test took 1466ms.
[14:55:28.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:28.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:55:29.156] <TB2>     INFO: Expecting 2560 events.
[14:55:30.114] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:30.114] <TB2>     INFO: Test took 1466ms.
[14:55:30.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:30.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[14:55:30.622] <TB2>     INFO: Expecting 2560 events.
[14:55:31.579] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:31.579] <TB2>     INFO: Test took 1464ms.
[14:55:31.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:31.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[14:55:32.086] <TB2>     INFO: Expecting 2560 events.
[14:55:33.046] <TB2>     INFO: 2560 events read in total (245ms).
[14:55:33.047] <TB2>     INFO: Test took 1468ms.
[14:55:33.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:33.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[14:55:33.554] <TB2>     INFO: Expecting 2560 events.
[14:55:34.512] <TB2>     INFO: 2560 events read in total (244ms).
[14:55:34.513] <TB2>     INFO: Test took 1466ms.
[14:55:34.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:34.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[14:55:35.020] <TB2>     INFO: Expecting 2560 events.
[14:55:35.980] <TB2>     INFO: 2560 events read in total (245ms).
[14:55:35.980] <TB2>     INFO: Test took 1467ms.
[14:55:35.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:35.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 19, 11 11
[14:55:36.488] <TB2>     INFO: Expecting 2560 events.
[14:55:37.447] <TB2>     INFO: 2560 events read in total (244ms).
[14:55:37.447] <TB2>     INFO: Test took 1467ms.
[14:55:37.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:37.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 12 12
[14:55:37.955] <TB2>     INFO: Expecting 2560 events.
[14:55:38.912] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:38.913] <TB2>     INFO: Test took 1465ms.
[14:55:38.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:38.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 13 13
[14:55:39.420] <TB2>     INFO: Expecting 2560 events.
[14:55:40.378] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:40.379] <TB2>     INFO: Test took 1465ms.
[14:55:40.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:40.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:55:40.887] <TB2>     INFO: Expecting 2560 events.
[14:55:41.844] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:41.845] <TB2>     INFO: Test took 1466ms.
[14:55:41.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:41.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:55:42.352] <TB2>     INFO: Expecting 2560 events.
[14:55:43.309] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:43.309] <TB2>     INFO: Test took 1464ms.
[14:55:43.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC1
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:55:43.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:55:43.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:43.818] <TB2>     INFO: Expecting 655360 events.
[14:55:55.501] <TB2>     INFO: 655360 events read in total (10968ms).
[14:55:55.512] <TB2>     INFO: Expecting 655360 events.
[14:56:07.189] <TB2>     INFO: 655360 events read in total (11114ms).
[14:56:07.204] <TB2>     INFO: Expecting 655360 events.
[14:56:18.755] <TB2>     INFO: 655360 events read in total (10992ms).
[14:56:18.774] <TB2>     INFO: Expecting 655360 events.
[14:56:30.373] <TB2>     INFO: 655360 events read in total (11048ms).
[14:56:30.396] <TB2>     INFO: Expecting 655360 events.
[14:56:41.942] <TB2>     INFO: 655360 events read in total (10998ms).
[14:56:41.969] <TB2>     INFO: Expecting 655360 events.
[14:56:53.518] <TB2>     INFO: 655360 events read in total (11000ms).
[14:56:53.550] <TB2>     INFO: Expecting 655360 events.
[14:57:05.222] <TB2>     INFO: 655360 events read in total (11131ms).
[14:57:05.261] <TB2>     INFO: Expecting 655360 events.
[14:57:16.811] <TB2>     INFO: 655360 events read in total (11017ms).
[14:57:16.853] <TB2>     INFO: Expecting 655360 events.
[14:57:28.488] <TB2>     INFO: 655360 events read in total (11106ms).
[14:57:28.532] <TB2>     INFO: Expecting 655360 events.
[14:57:40.108] <TB2>     INFO: 655360 events read in total (11048ms).
[14:57:40.160] <TB2>     INFO: Expecting 655360 events.
[14:57:51.776] <TB2>     INFO: 655360 events read in total (11089ms).
[14:57:51.832] <TB2>     INFO: Expecting 655360 events.
[14:58:03.398] <TB2>     INFO: 655360 events read in total (11040ms).
[14:58:03.455] <TB2>     INFO: Expecting 655360 events.
[14:58:15.040] <TB2>     INFO: 655360 events read in total (11058ms).
[14:58:15.105] <TB2>     INFO: Expecting 655360 events.
[14:58:26.721] <TB2>     INFO: 655360 events read in total (11089ms).
[14:58:26.791] <TB2>     INFO: Expecting 655360 events.
[14:58:38.304] <TB2>     INFO: 655360 events read in total (10987ms).
[14:58:38.376] <TB2>     INFO: Expecting 655360 events.
[14:58:49.937] <TB2>     INFO: 655360 events read in total (11034ms).
[14:58:50.014] <TB2>     INFO: Test took 186701ms.
[14:58:50.109] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:50.416] <TB2>     INFO: Expecting 655360 events.
[14:59:02.125] <TB2>     INFO: 655360 events read in total (10994ms).
[14:59:02.137] <TB2>     INFO: Expecting 655360 events.
[14:59:13.694] <TB2>     INFO: 655360 events read in total (11001ms).
[14:59:13.708] <TB2>     INFO: Expecting 655360 events.
[14:59:25.280] <TB2>     INFO: 655360 events read in total (11013ms).
[14:59:25.300] <TB2>     INFO: Expecting 655360 events.
[14:59:36.829] <TB2>     INFO: 655360 events read in total (10975ms).
[14:59:36.853] <TB2>     INFO: Expecting 655360 events.
[14:59:48.575] <TB2>     INFO: 655360 events read in total (11174ms).
[14:59:48.603] <TB2>     INFO: Expecting 655360 events.
[15:00:00.121] <TB2>     INFO: 655360 events read in total (10973ms).
[15:00:00.152] <TB2>     INFO: Expecting 655360 events.
[15:00:11.742] <TB2>     INFO: 655360 events read in total (11048ms).
[15:00:11.782] <TB2>     INFO: Expecting 655360 events.
[15:00:23.316] <TB2>     INFO: 655360 events read in total (11003ms).
[15:00:23.359] <TB2>     INFO: Expecting 655360 events.
[15:00:34.918] <TB2>     INFO: 655360 events read in total (11032ms).
[15:00:34.962] <TB2>     INFO: Expecting 655360 events.
[15:00:46.642] <TB2>     INFO: 655360 events read in total (11148ms).
[15:00:46.695] <TB2>     INFO: Expecting 655360 events.
[15:00:58.281] <TB2>     INFO: 655360 events read in total (11060ms).
[15:00:58.337] <TB2>     INFO: Expecting 655360 events.
[15:01:09.928] <TB2>     INFO: 655360 events read in total (11064ms).
[15:01:09.984] <TB2>     INFO: Expecting 655360 events.
[15:01:21.326] <TB2>     INFO: 655360 events read in total (10815ms).
[15:01:21.392] <TB2>     INFO: Expecting 655360 events.
[15:01:32.715] <TB2>     INFO: 655360 events read in total (10796ms).
[15:01:32.786] <TB2>     INFO: Expecting 655360 events.
[15:01:44.420] <TB2>     INFO: 655360 events read in total (11107ms).
[15:01:44.490] <TB2>     INFO: Expecting 655360 events.
[15:01:56.187] <TB2>     INFO: 655360 events read in total (11171ms).
[15:01:56.264] <TB2>     INFO: Test took 186155ms.
[15:01:56.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:01:56.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.442] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:01:56.442] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.442] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:01:56.442] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:01:56.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:01:56.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:01:56.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:01:56.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:01:56.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:01:56.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:01:56.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:01:56.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:56.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:01:56.448] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.455] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.461] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.468] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.475] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.481] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.488] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.495] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.502] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.508] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.515] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.522] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.529] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.536] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.542] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.549] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:56.556] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:01:56.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[15:01:56.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[15:01:56.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[15:01:56.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[15:01:56.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[15:01:56.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[15:01:56.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[15:01:56.591] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[15:01:56.591] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[15:01:56.592] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[15:01:56.592] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[15:01:56.938] <TB2>     INFO: Expecting 41600 events.
[15:02:00.782] <TB2>     INFO: 41600 events read in total (3129ms).
[15:02:00.783] <TB2>     INFO: Test took 4188ms.
[15:02:01.439] <TB2>     INFO: Expecting 41600 events.
[15:02:05.286] <TB2>     INFO: 41600 events read in total (3132ms).
[15:02:05.287] <TB2>     INFO: Test took 4197ms.
[15:02:05.933] <TB2>     INFO: Expecting 41600 events.
[15:02:09.787] <TB2>     INFO: 41600 events read in total (3139ms).
[15:02:09.788] <TB2>     INFO: Test took 4197ms.
[15:02:10.089] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:10.221] <TB2>     INFO: Expecting 2560 events.
[15:02:11.177] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:11.178] <TB2>     INFO: Test took 1089ms.
[15:02:11.180] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:11.686] <TB2>     INFO: Expecting 2560 events.
[15:02:12.646] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:12.646] <TB2>     INFO: Test took 1466ms.
[15:02:12.648] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:13.155] <TB2>     INFO: Expecting 2560 events.
[15:02:14.111] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:14.112] <TB2>     INFO: Test took 1464ms.
[15:02:14.114] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:14.620] <TB2>     INFO: Expecting 2560 events.
[15:02:15.577] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:15.578] <TB2>     INFO: Test took 1464ms.
[15:02:15.580] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:16.086] <TB2>     INFO: Expecting 2560 events.
[15:02:17.046] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:17.047] <TB2>     INFO: Test took 1467ms.
[15:02:17.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:17.554] <TB2>     INFO: Expecting 2560 events.
[15:02:18.514] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:18.515] <TB2>     INFO: Test took 1466ms.
[15:02:18.517] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:19.024] <TB2>     INFO: Expecting 2560 events.
[15:02:19.980] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:19.980] <TB2>     INFO: Test took 1463ms.
[15:02:19.982] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:20.489] <TB2>     INFO: Expecting 2560 events.
[15:02:21.445] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:21.446] <TB2>     INFO: Test took 1464ms.
[15:02:21.447] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:21.954] <TB2>     INFO: Expecting 2560 events.
[15:02:22.915] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:22.915] <TB2>     INFO: Test took 1468ms.
[15:02:22.917] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:23.422] <TB2>     INFO: Expecting 2560 events.
[15:02:24.378] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:24.379] <TB2>     INFO: Test took 1462ms.
[15:02:24.381] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:24.887] <TB2>     INFO: Expecting 2560 events.
[15:02:25.843] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:25.844] <TB2>     INFO: Test took 1463ms.
[15:02:25.845] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:26.353] <TB2>     INFO: Expecting 2560 events.
[15:02:27.310] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:27.310] <TB2>     INFO: Test took 1465ms.
[15:02:27.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:27.819] <TB2>     INFO: Expecting 2560 events.
[15:02:28.778] <TB2>     INFO: 2560 events read in total (244ms).
[15:02:28.778] <TB2>     INFO: Test took 1465ms.
[15:02:28.781] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:29.287] <TB2>     INFO: Expecting 2560 events.
[15:02:30.246] <TB2>     INFO: 2560 events read in total (244ms).
[15:02:30.246] <TB2>     INFO: Test took 1465ms.
[15:02:30.248] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:30.755] <TB2>     INFO: Expecting 2560 events.
[15:02:31.710] <TB2>     INFO: 2560 events read in total (240ms).
[15:02:31.711] <TB2>     INFO: Test took 1463ms.
[15:02:31.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:32.219] <TB2>     INFO: Expecting 2560 events.
[15:02:33.178] <TB2>     INFO: 2560 events read in total (244ms).
[15:02:33.179] <TB2>     INFO: Test took 1467ms.
[15:02:33.182] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:33.687] <TB2>     INFO: Expecting 2560 events.
[15:02:34.644] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:34.644] <TB2>     INFO: Test took 1463ms.
[15:02:34.647] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:35.153] <TB2>     INFO: Expecting 2560 events.
[15:02:36.111] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:36.111] <TB2>     INFO: Test took 1464ms.
[15:02:36.113] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:36.620] <TB2>     INFO: Expecting 2560 events.
[15:02:37.578] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:37.578] <TB2>     INFO: Test took 1465ms.
[15:02:37.580] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:38.087] <TB2>     INFO: Expecting 2560 events.
[15:02:39.047] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:39.047] <TB2>     INFO: Test took 1467ms.
[15:02:39.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:39.555] <TB2>     INFO: Expecting 2560 events.
[15:02:40.515] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:40.515] <TB2>     INFO: Test took 1466ms.
[15:02:40.519] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:41.024] <TB2>     INFO: Expecting 2560 events.
[15:02:41.984] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:41.984] <TB2>     INFO: Test took 1465ms.
[15:02:41.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:42.493] <TB2>     INFO: Expecting 2560 events.
[15:02:43.451] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:43.451] <TB2>     INFO: Test took 1464ms.
[15:02:43.453] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:43.961] <TB2>     INFO: Expecting 2560 events.
[15:02:44.920] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:44.920] <TB2>     INFO: Test took 1467ms.
[15:02:44.922] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:45.428] <TB2>     INFO: Expecting 2560 events.
[15:02:46.388] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:46.388] <TB2>     INFO: Test took 1466ms.
[15:02:46.390] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:46.897] <TB2>     INFO: Expecting 2560 events.
[15:02:47.855] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:47.856] <TB2>     INFO: Test took 1466ms.
[15:02:47.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:48.365] <TB2>     INFO: Expecting 2560 events.
[15:02:49.331] <TB2>     INFO: 2560 events read in total (252ms).
[15:02:49.331] <TB2>     INFO: Test took 1473ms.
[15:02:49.333] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:49.839] <TB2>     INFO: Expecting 2560 events.
[15:02:50.799] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:50.800] <TB2>     INFO: Test took 1467ms.
[15:02:50.802] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:51.308] <TB2>     INFO: Expecting 2560 events.
[15:02:52.268] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:52.268] <TB2>     INFO: Test took 1467ms.
[15:02:52.270] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:52.777] <TB2>     INFO: Expecting 2560 events.
[15:02:53.737] <TB2>     INFO: 2560 events read in total (245ms).
[15:02:53.737] <TB2>     INFO: Test took 1467ms.
[15:02:53.739] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:54.246] <TB2>     INFO: Expecting 2560 events.
[15:02:55.204] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:55.204] <TB2>     INFO: Test took 1466ms.
[15:02:55.206] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:55.712] <TB2>     INFO: Expecting 2560 events.
[15:02:56.671] <TB2>     INFO: 2560 events read in total (244ms).
[15:02:56.671] <TB2>     INFO: Test took 1465ms.
[15:02:57.682] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:02:57.682] <TB2>     INFO: PH scale (per ROC):    70  69  69  72  69  71  73  66  73  75  67  70  76  70  75  76
[15:02:57.682] <TB2>     INFO: PH offset (per ROC):  179 190 181 171 182 189 177 186 165 173 182 173 186 178 170 174
[15:02:57.853] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:02:57.855] <TB2>     INFO: ######################################################################
[15:02:57.855] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:02:57.855] <TB2>     INFO: ######################################################################
[15:02:57.855] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:02:57.868] <TB2>     INFO: scanning low vcal = 10
[15:02:58.211] <TB2>     INFO: Expecting 41600 events.
[15:03:01.942] <TB2>     INFO: 41600 events read in total (3016ms).
[15:03:01.943] <TB2>     INFO: Test took 4075ms.
[15:03:01.944] <TB2>     INFO: scanning low vcal = 20
[15:03:02.451] <TB2>     INFO: Expecting 41600 events.
[15:03:06.175] <TB2>     INFO: 41600 events read in total (3009ms).
[15:03:06.175] <TB2>     INFO: Test took 4231ms.
[15:03:06.177] <TB2>     INFO: scanning low vcal = 30
[15:03:06.683] <TB2>     INFO: Expecting 41600 events.
[15:03:10.409] <TB2>     INFO: 41600 events read in total (3011ms).
[15:03:10.410] <TB2>     INFO: Test took 4233ms.
[15:03:10.411] <TB2>     INFO: scanning low vcal = 40
[15:03:10.914] <TB2>     INFO: Expecting 41600 events.
[15:03:15.147] <TB2>     INFO: 41600 events read in total (3518ms).
[15:03:15.147] <TB2>     INFO: Test took 4736ms.
[15:03:15.150] <TB2>     INFO: scanning low vcal = 50
[15:03:15.566] <TB2>     INFO: Expecting 41600 events.
[15:03:19.804] <TB2>     INFO: 41600 events read in total (3523ms).
[15:03:19.804] <TB2>     INFO: Test took 4654ms.
[15:03:19.807] <TB2>     INFO: scanning low vcal = 60
[15:03:20.225] <TB2>     INFO: Expecting 41600 events.
[15:03:24.474] <TB2>     INFO: 41600 events read in total (3535ms).
[15:03:24.475] <TB2>     INFO: Test took 4668ms.
[15:03:24.478] <TB2>     INFO: scanning low vcal = 70
[15:03:24.894] <TB2>     INFO: Expecting 41600 events.
[15:03:29.146] <TB2>     INFO: 41600 events read in total (3537ms).
[15:03:29.147] <TB2>     INFO: Test took 4669ms.
[15:03:29.150] <TB2>     INFO: scanning low vcal = 80
[15:03:29.569] <TB2>     INFO: Expecting 41600 events.
[15:03:33.827] <TB2>     INFO: 41600 events read in total (3544ms).
[15:03:33.828] <TB2>     INFO: Test took 4678ms.
[15:03:33.832] <TB2>     INFO: scanning low vcal = 90
[15:03:34.247] <TB2>     INFO: Expecting 41600 events.
[15:03:38.495] <TB2>     INFO: 41600 events read in total (3533ms).
[15:03:38.495] <TB2>     INFO: Test took 4663ms.
[15:03:38.499] <TB2>     INFO: scanning low vcal = 100
[15:03:38.916] <TB2>     INFO: Expecting 41600 events.
[15:03:43.301] <TB2>     INFO: 41600 events read in total (3670ms).
[15:03:43.301] <TB2>     INFO: Test took 4802ms.
[15:03:43.304] <TB2>     INFO: scanning low vcal = 110
[15:03:43.720] <TB2>     INFO: Expecting 41600 events.
[15:03:47.972] <TB2>     INFO: 41600 events read in total (3537ms).
[15:03:47.973] <TB2>     INFO: Test took 4669ms.
[15:03:47.976] <TB2>     INFO: scanning low vcal = 120
[15:03:48.394] <TB2>     INFO: Expecting 41600 events.
[15:03:52.653] <TB2>     INFO: 41600 events read in total (3544ms).
[15:03:52.654] <TB2>     INFO: Test took 4678ms.
[15:03:52.657] <TB2>     INFO: scanning low vcal = 130
[15:03:53.074] <TB2>     INFO: Expecting 41600 events.
[15:03:57.330] <TB2>     INFO: 41600 events read in total (3541ms).
[15:03:57.331] <TB2>     INFO: Test took 4674ms.
[15:03:57.333] <TB2>     INFO: scanning low vcal = 140
[15:03:57.752] <TB2>     INFO: Expecting 41600 events.
[15:04:02.025] <TB2>     INFO: 41600 events read in total (3558ms).
[15:04:02.026] <TB2>     INFO: Test took 4692ms.
[15:04:02.029] <TB2>     INFO: scanning low vcal = 150
[15:04:02.445] <TB2>     INFO: Expecting 41600 events.
[15:04:06.700] <TB2>     INFO: 41600 events read in total (3540ms).
[15:04:06.701] <TB2>     INFO: Test took 4672ms.
[15:04:06.703] <TB2>     INFO: scanning low vcal = 160
[15:04:07.118] <TB2>     INFO: Expecting 41600 events.
[15:04:11.361] <TB2>     INFO: 41600 events read in total (3528ms).
[15:04:11.362] <TB2>     INFO: Test took 4658ms.
[15:04:11.365] <TB2>     INFO: scanning low vcal = 170
[15:04:11.783] <TB2>     INFO: Expecting 41600 events.
[15:04:16.035] <TB2>     INFO: 41600 events read in total (3537ms).
[15:04:16.035] <TB2>     INFO: Test took 4670ms.
[15:04:16.039] <TB2>     INFO: scanning low vcal = 180
[15:04:16.454] <TB2>     INFO: Expecting 41600 events.
[15:04:20.690] <TB2>     INFO: 41600 events read in total (3521ms).
[15:04:20.691] <TB2>     INFO: Test took 4652ms.
[15:04:20.694] <TB2>     INFO: scanning low vcal = 190
[15:04:21.110] <TB2>     INFO: Expecting 41600 events.
[15:04:25.354] <TB2>     INFO: 41600 events read in total (3529ms).
[15:04:25.355] <TB2>     INFO: Test took 4661ms.
[15:04:25.357] <TB2>     INFO: scanning low vcal = 200
[15:04:25.777] <TB2>     INFO: Expecting 41600 events.
[15:04:30.018] <TB2>     INFO: 41600 events read in total (3526ms).
[15:04:30.019] <TB2>     INFO: Test took 4662ms.
[15:04:30.021] <TB2>     INFO: scanning low vcal = 210
[15:04:30.438] <TB2>     INFO: Expecting 41600 events.
[15:04:34.687] <TB2>     INFO: 41600 events read in total (3534ms).
[15:04:34.688] <TB2>     INFO: Test took 4667ms.
[15:04:34.691] <TB2>     INFO: scanning low vcal = 220
[15:04:35.108] <TB2>     INFO: Expecting 41600 events.
[15:04:39.363] <TB2>     INFO: 41600 events read in total (3540ms).
[15:04:39.364] <TB2>     INFO: Test took 4673ms.
[15:04:39.366] <TB2>     INFO: scanning low vcal = 230
[15:04:39.788] <TB2>     INFO: Expecting 41600 events.
[15:04:44.045] <TB2>     INFO: 41600 events read in total (3544ms).
[15:04:44.046] <TB2>     INFO: Test took 4680ms.
[15:04:44.049] <TB2>     INFO: scanning low vcal = 240
[15:04:44.464] <TB2>     INFO: Expecting 41600 events.
[15:04:48.707] <TB2>     INFO: 41600 events read in total (3528ms).
[15:04:48.707] <TB2>     INFO: Test took 4658ms.
[15:04:48.710] <TB2>     INFO: scanning low vcal = 250
[15:04:49.126] <TB2>     INFO: Expecting 41600 events.
[15:04:53.372] <TB2>     INFO: 41600 events read in total (3531ms).
[15:04:53.373] <TB2>     INFO: Test took 4663ms.
[15:04:53.378] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:04:53.794] <TB2>     INFO: Expecting 41600 events.
[15:04:58.029] <TB2>     INFO: 41600 events read in total (3520ms).
[15:04:58.030] <TB2>     INFO: Test took 4652ms.
[15:04:58.033] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:04:58.452] <TB2>     INFO: Expecting 41600 events.
[15:05:02.714] <TB2>     INFO: 41600 events read in total (3547ms).
[15:05:02.714] <TB2>     INFO: Test took 4681ms.
[15:05:02.717] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:05:03.137] <TB2>     INFO: Expecting 41600 events.
[15:05:07.364] <TB2>     INFO: 41600 events read in total (3512ms).
[15:05:07.365] <TB2>     INFO: Test took 4648ms.
[15:05:07.368] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:05:07.789] <TB2>     INFO: Expecting 41600 events.
[15:05:12.002] <TB2>     INFO: 41600 events read in total (3498ms).
[15:05:12.003] <TB2>     INFO: Test took 4635ms.
[15:05:12.005] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:05:12.425] <TB2>     INFO: Expecting 41600 events.
[15:05:16.655] <TB2>     INFO: 41600 events read in total (3515ms).
[15:05:16.655] <TB2>     INFO: Test took 4650ms.
[15:05:17.190] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:05:17.193] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:05:17.194] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:05:17.194] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:05:17.194] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:05:17.194] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:05:17.194] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:05:17.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:05:17.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:05:17.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:05:17.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:05:17.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:05:55.269] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:05:55.269] <TB2>     INFO: non-linearity mean:  0.956 0.950 0.960 0.953 0.959 0.959 0.959 0.957 0.959 0.961 0.962 0.957 0.959 0.960 0.956 0.960
[15:05:55.269] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.007 0.006 0.006 0.007 0.006 0.005 0.006 0.006 0.006 0.006 0.007 0.006 0.006
[15:05:55.269] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:05:55.291] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:05:55.313] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:05:55.336] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:05:55.358] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:05:55.380] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:05:55.402] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:05:55.424] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:05:55.446] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:05:55.468] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:05:55.491] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:05:55.513] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:05:55.535] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:05:55.557] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:05:55.579] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:05:55.601] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:05:55.624] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:05:55.624] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:05:55.631] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:05:55.631] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:05:55.634] <TB2>     INFO: ######################################################################
[15:05:55.634] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:05:55.634] <TB2>     INFO: ######################################################################
[15:05:55.636] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:05:55.646] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:55.647] <TB2>     INFO:     run 1 of 1
[15:05:55.647] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:55.989] <TB2>     INFO: Expecting 3120000 events.
[15:06:46.738] <TB2>     INFO: 1292285 events read in total (50034ms).
[15:07:36.805] <TB2>     INFO: 2585035 events read in total (100101ms).
[15:07:56.819] <TB2>     INFO: 3120000 events read in total (120116ms).
[15:07:56.860] <TB2>     INFO: Test took 121214ms.
[15:07:56.935] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:57.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:58.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:59.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:01.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:02.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:04.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:05.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:07.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:08.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:10.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:11.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:12.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:14.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:15.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:17.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:18.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:20.010] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383188992
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5492, RMS = 1.14606
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9791, RMS = 1.44883
[15:08:20.043] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9136, RMS = 2.07368
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.4442, RMS = 2.04739
[15:08:20.045] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9227, RMS = 1.70072
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5103, RMS = 1.41428
[15:08:20.046] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5314, RMS = 1.96846
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2044, RMS = 2.15027
[15:08:20.048] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4828, RMS = 1.71624
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0142, RMS = 1.71619
[15:08:20.050] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3646, RMS = 1.39306
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6441, RMS = 1.66259
[15:08:20.052] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.533, RMS = 1.63869
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8311, RMS = 1.86844
[15:08:20.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.65, RMS = 1.56296
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2299, RMS = 1.59779
[15:08:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.091, RMS = 1.87686
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.787, RMS = 1.78252
[15:08:20.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4131, RMS = 1.4326
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4739, RMS = 1.77951
[15:08:20.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4839, RMS = 2.08178
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8204, RMS = 2.21669
[15:08:20.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6, RMS = 1.71851
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2459, RMS = 1.61656
[15:08:20.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.7823, RMS = 1.66017
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6293, RMS = 1.80461
[15:08:20.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:08:20.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:08:20.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1231, RMS = 1.71609
[15:08:20.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:08:20.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:08:20.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0576, RMS = 1.81044
[15:08:20.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3941, RMS = 1.52435
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3528, RMS = 1.43133
[15:08:20.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1521, RMS = 1.31357
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5646, RMS = 1.36051
[15:08:20.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:08:20.066] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:08:20.067] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    1    2    0    0
[15:08:20.067] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:08:20.159] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:08:20.159] <TB2>     INFO: enter test to run
[15:08:20.159] <TB2>     INFO:   test:  no parameter change
[15:08:20.160] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:08:20.161] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[15:08:20.161] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:08:20.161] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:08:20.722] <TB2>    QUIET: Connection to board 141 closed.
[15:08:20.727] <TB2>     INFO: pXar: this is the end, my friend
[15:08:20.727] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
