@E: CD200 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd":67:12:67:24|Misspelled variable, signal or procedure name?
@E: Parse errors encountered - exiting
@E::VHDL compiler failed

