0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/Verilog/Data_Flow_Modelling/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Vivado/Verilog/Data_Flow_Modelling/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,1722628440,verilog,,,,half_adder_tb,,,,,,,,
E:/Vivado/Verilog/Data_Flow_Modelling/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1722628087,verilog,,E:/Vivado/Verilog/Data_Flow_Modelling/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
