
11_workingWithQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fbc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800618c  0800618c  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006274  08006274  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006274  08006274  00007274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800627c  0800627c  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800627c  0800627c  0000727c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006280  08006280  00007280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006284  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  2000006c  080062f0  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bc8  080062f0  00008bc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000175d0  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003522  00000000  00000000  0001f66c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  00022b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104c  00000000  00000000  00024090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000049be  00000000  00000000  000250dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a09  00000000  00000000  00029a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd135  00000000  00000000  000414a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e5d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006000  00000000  00000000  0011e61c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0012461c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006174 	.word	0x08006174

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08006174 	.word	0x08006174

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:

TaskHandle_t hum_task_handle, press_task_handle, receiver_handle;
QueueHandle_t xQueue;

int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af02      	add	r7, sp, #8

  HAL_Init();
 80005a6:	f000 fbbd 	bl	8000d24 <HAL_Init>

  SystemClock_Config();
 80005aa:	f000 f8b1 	bl	8000710 <SystemClock_Config>

  MX_GPIO_Init();
 80005ae:	f000 f947 	bl	8000840 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b2:	f000 f91b 	bl	80007ec <MX_USART2_UART_Init>

  //create a queue to hold a max of 3 structures
  xQueue = xQueueCreate(3,sizeof(Data_t));
 80005b6:	2200      	movs	r2, #0
 80005b8:	2102      	movs	r1, #2
 80005ba:	2003      	movs	r0, #3
 80005bc:	f002 fbdd 	bl	8002d7a <xQueueGenericCreate>
 80005c0:	4603      	mov	r3, r0
 80005c2:	4a12      	ldr	r2, [pc, #72]	@ (800060c <main+0x6c>)
 80005c4:	6013      	str	r3, [r2, #0]

  //create a receiver task with priority of 1
  xTaskCreate(ReceiverTask,
 80005c6:	4b12      	ldr	r3, [pc, #72]	@ (8000610 <main+0x70>)
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2301      	movs	r3, #1
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	2300      	movs	r3, #0
 80005d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005d4:	490f      	ldr	r1, [pc, #60]	@ (8000614 <main+0x74>)
 80005d6:	4810      	ldr	r0, [pc, #64]	@ (8000618 <main+0x78>)
 80005d8:	f003 f87e 	bl	80036d8 <xTaskCreate>
			  NULL,
			  1,
			  &receiver_handle);

  //create a task to send humidity data with priority of 2
  xTaskCreate(SenderTask,
 80005dc:	4b0f      	ldr	r3, [pc, #60]	@ (800061c <main+0x7c>)
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	2302      	movs	r3, #2
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <main+0x80>)
 80005e6:	2264      	movs	r2, #100	@ 0x64
 80005e8:	490e      	ldr	r1, [pc, #56]	@ (8000624 <main+0x84>)
 80005ea:	480f      	ldr	r0, [pc, #60]	@ (8000628 <main+0x88>)
 80005ec:	f003 f874 	bl	80036d8 <xTaskCreate>
  			  (void*)&(xStructsToSend[0]),
  			  2,
  			  &hum_task_handle);

  //create a task to send pressure data with priority of 2
  xTaskCreate(SenderTask,
 80005f0:	4b0e      	ldr	r3, [pc, #56]	@ (800062c <main+0x8c>)
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	2302      	movs	r3, #2
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000630 <main+0x90>)
 80005fa:	2264      	movs	r2, #100	@ 0x64
 80005fc:	490d      	ldr	r1, [pc, #52]	@ (8000634 <main+0x94>)
 80005fe:	480a      	ldr	r0, [pc, #40]	@ (8000628 <main+0x88>)
 8000600:	f003 f86a 	bl	80036d8 <xTaskCreate>
			  100,
			  (void*)&(xStructsToSend[1]),
			  2,
			  &press_task_handle);

  vTaskStartScheduler();
 8000604:	f003 f9ae 	bl	8003964 <vTaskStartScheduler>

  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <main+0x68>
 800060c:	200000dc 	.word	0x200000dc
 8000610:	200000d8 	.word	0x200000d8
 8000614:	0800618c 	.word	0x0800618c
 8000618:	08000681 	.word	0x08000681
 800061c:	200000d0 	.word	0x200000d0
 8000620:	08006224 	.word	0x08006224
 8000624:	0800619c 	.word	0x0800619c
 8000628:	08000639 	.word	0x08000639
 800062c:	200000d4 	.word	0x200000d4
 8000630:	08006226 	.word	0x08006226
 8000634:	080061b4 	.word	0x080061b4

08000638 <SenderTask>:

  }
}

void SenderTask(void *pvParameters)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b086      	sub	sp, #24
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	BaseType_t qStatus;

	Data_t xDataToSend = *(Data_t*)pvParameters; // Copy the struct
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	8812      	ldrh	r2, [r2, #0]
 8000648:	801a      	strh	r2, [r3, #0]
	//enter the blocked state of 200ms for space to become available
	//in the queue each time the queue is full
	const TickType_t wait_time = pdMS_TO_TICKS(200);
 800064a:	23c8      	movs	r3, #200	@ 0xc8
 800064c:	613b      	str	r3, [r7, #16]

	while(1)
	{
		qStatus = xQueueSend(xQueue,&xDataToSend,wait_time);
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <SenderTask+0x40>)
 8000650:	6818      	ldr	r0, [r3, #0]
 8000652:	f107 0108 	add.w	r1, r7, #8
 8000656:	2300      	movs	r3, #0
 8000658:	693a      	ldr	r2, [r7, #16]
 800065a:	f002 fbed 	bl	8002e38 <xQueueGenericSend>
 800065e:	60f8      	str	r0, [r7, #12]
		if(qStatus != pdPASS)
		{
			//Do something...
		}
		for(int i=0;i<100000;i++);
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]
 8000664:	e002      	b.n	800066c <SenderTask+0x34>
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	3301      	adds	r3, #1
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	4a03      	ldr	r2, [pc, #12]	@ (800067c <SenderTask+0x44>)
 8000670:	4293      	cmp	r3, r2
 8000672:	ddf8      	ble.n	8000666 <SenderTask+0x2e>
		qStatus = xQueueSend(xQueue,&xDataToSend,wait_time);
 8000674:	e7eb      	b.n	800064e <SenderTask+0x16>
 8000676:	bf00      	nop
 8000678:	200000dc 	.word	0x200000dc
 800067c:	0001869f 	.word	0x0001869f

08000680 <ReceiverTask>:
	}
}

void ReceiverTask(void *pvParameters)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	Data_t xReceivedStructure;
	BaseType_t qStatus;

	while(1)
	{
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, pdMS_TO_TICKS(20));
 8000688:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <ReceiverTask+0x40>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f107 0108 	add.w	r1, r7, #8
 8000690:	2214      	movs	r2, #20
 8000692:	4618      	mov	r0, r3
 8000694:	f002 fd70 	bl	8003178 <xQueueReceive>
 8000698:	60f8      	str	r0, [r7, #12]

		if(qStatus == pdPASS)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d1f3      	bne.n	8000688 <ReceiverTask+0x8>
		{
			if(xReceivedStructure.sDataSource == humidity_sensor)
 80006a0:	7a7b      	ldrb	r3, [r7, #9]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d105      	bne.n	80006b2 <ReceiverTask+0x32>
				printf("Humidity sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006a6:	7a3b      	ldrb	r3, [r7, #8]
 80006a8:	4619      	mov	r1, r3
 80006aa:	4806      	ldr	r0, [pc, #24]	@ (80006c4 <ReceiverTask+0x44>)
 80006ac:	f004 fee6 	bl	800547c <iprintf>
 80006b0:	e7ea      	b.n	8000688 <ReceiverTask+0x8>

			else
				printf("Pressure sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006b2:	7a3b      	ldrb	r3, [r7, #8]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4804      	ldr	r0, [pc, #16]	@ (80006c8 <ReceiverTask+0x48>)
 80006b8:	f004 fee0 	bl	800547c <iprintf>
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, pdMS_TO_TICKS(20));
 80006bc:	e7e4      	b.n	8000688 <ReceiverTask+0x8>
 80006be:	bf00      	nop
 80006c0:	200000dc 	.word	0x200000dc
 80006c4:	080061cc 	.word	0x080061cc
 80006c8:	080061ec 	.word	0x080061ec

080006cc <uart2_write>:
		}
	}
}

void uart2_write(int ch)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & (1U<<7))); //wait for TXE
 80006d4:	bf00      	nop
 80006d6:	4b07      	ldr	r3, [pc, #28]	@ (80006f4 <uart2_write+0x28>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d0f9      	beq.n	80006d6 <uart2_write+0xa>
	USART2->DR = ch;
 80006e2:	4a04      	ldr	r2, [pc, #16]	@ (80006f4 <uart2_write+0x28>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	6053      	str	r3, [r2, #4]
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	40004400 	.word	0x40004400

080006f8 <__io_putchar>:


//this function for printf to be used in printing sentences
int __io_putchar(int ch)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 0xFFFF);
	uart2_write(ch);
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f7ff ffe3 	bl	80006cc <uart2_write>
	return ch;
 8000706:	687b      	ldr	r3, [r7, #4]
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <SystemClock_Config>:



void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	@ 0x50
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2234      	movs	r2, #52	@ 0x34
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f004 ff01 	bl	8005526 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <SystemClock_Config+0xd4>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	4a29      	ldr	r2, [pc, #164]	@ (80007e4 <SystemClock_Config+0xd4>)
 800073e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000742:	6413      	str	r3, [r2, #64]	@ 0x40
 8000744:	4b27      	ldr	r3, [pc, #156]	@ (80007e4 <SystemClock_Config+0xd4>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000750:	2300      	movs	r3, #0
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	4b24      	ldr	r3, [pc, #144]	@ (80007e8 <SystemClock_Config+0xd8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800075c:	4a22      	ldr	r2, [pc, #136]	@ (80007e8 <SystemClock_Config+0xd8>)
 800075e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000762:	6013      	str	r3, [r2, #0]
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <SystemClock_Config+0xd8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000770:	2302      	movs	r3, #2
 8000772:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000774:	2301      	movs	r3, #1
 8000776:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000778:	2310      	movs	r3, #16
 800077a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077c:	2302      	movs	r3, #2
 800077e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000780:	2300      	movs	r3, #0
 8000782:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000784:	2310      	movs	r3, #16
 8000786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000788:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800078c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800078e:	2304      	movs	r3, #4
 8000790:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 f90e 	bl	80019c0 <HAL_RCC_OscConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007aa:	f000 f8c9 	bl	8000940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ae:	230f      	movs	r3, #15
 80007b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b2:	2302      	movs	r3, #2
 80007b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007c4:	f107 0308 	add.w	r3, r7, #8
 80007c8:	2102      	movs	r1, #2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 fd7c 	bl	80012c8 <HAL_RCC_ClockConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007d6:	f000 f8b3 	bl	8000940 <Error_Handler>
  }
}
 80007da:	bf00      	nop
 80007dc:	3750      	adds	r7, #80	@ 0x50
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40007000 	.word	0x40007000

080007ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 80007f2:	4a12      	ldr	r2, [pc, #72]	@ (800083c <MX_USART2_UART_Init+0x50>)
 80007f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007f6:	4b10      	ldr	r3, [pc, #64]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 80007f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000804:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800080a:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 8000812:	220c      	movs	r2, #12
 8000814:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 800081e:	2200      	movs	r2, #0
 8000820:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000822:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_USART2_UART_Init+0x4c>)
 8000824:	f001 fe06 	bl	8002434 <HAL_UART_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800082e:	f000 f887 	bl	8000940 <Error_Handler>
  }

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000088 	.word	0x20000088
 800083c:	40004400 	.word	0x40004400

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	@ 0x28
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	4b2d      	ldr	r3, [pc, #180]	@ (8000910 <MX_GPIO_Init+0xd0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a2c      	ldr	r2, [pc, #176]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000860:	f043 0304 	orr.w	r3, r3, #4
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b2a      	ldr	r3, [pc, #168]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0304 	and.w	r3, r3, #4
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b26      	ldr	r3, [pc, #152]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a25      	ldr	r2, [pc, #148]	@ (8000910 <MX_GPIO_Init+0xd0>)
 800087c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b23      	ldr	r3, [pc, #140]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	4b1f      	ldr	r3, [pc, #124]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a1e      	ldr	r2, [pc, #120]	@ (8000910 <MX_GPIO_Init+0xd0>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <MX_GPIO_Init+0xd0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_GPIO_Init+0xd0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <MX_GPIO_Init+0xd0>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_GPIO_Init+0xd0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2120      	movs	r1, #32
 80008ca:	4812      	ldr	r0, [pc, #72]	@ (8000914 <MX_GPIO_Init+0xd4>)
 80008cc:	f000 fce2 	bl	8001294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	480c      	ldr	r0, [pc, #48]	@ (8000918 <MX_GPIO_Init+0xd8>)
 80008e8:	f000 fb40 	bl	8000f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ec:	2320      	movs	r3, #32
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	4804      	ldr	r0, [pc, #16]	@ (8000914 <MX_GPIO_Init+0xd4>)
 8000904:	f000 fb32 	bl	8000f6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	@ 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800
 8000914:	40020000 	.word	0x40020000
 8000918:	40020800 	.word	0x40020800

0800091c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a04      	ldr	r2, [pc, #16]	@ (800093c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d101      	bne.n	8000932 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800092e:	f000 fa1b 	bl	8000d68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40010000 	.word	0x40010000

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <Error_Handler+0x8>

0800094c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <HAL_MspInit+0x54>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095a:	4a11      	ldr	r2, [pc, #68]	@ (80009a0 <HAL_MspInit+0x54>)
 800095c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000960:	6453      	str	r3, [r2, #68]	@ 0x44
 8000962:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <HAL_MspInit+0x54>)
 8000964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	603b      	str	r3, [r7, #0]
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <HAL_MspInit+0x54>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	4a0a      	ldr	r2, [pc, #40]	@ (80009a0 <HAL_MspInit+0x54>)
 8000978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800097c:	6413      	str	r3, [r2, #64]	@ 0x40
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <HAL_MspInit+0x54>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	210f      	movs	r1, #15
 800098e:	f06f 0001 	mvn.w	r0, #1
 8000992:	f000 fac1 	bl	8000f18 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800

080009a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	@ 0x28
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
 80009ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a19      	ldr	r2, [pc, #100]	@ (8000a28 <HAL_UART_MspInit+0x84>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d12b      	bne.n	8000a1e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a17      	ldr	r2, [pc, #92]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	4a10      	ldr	r2, [pc, #64]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009fe:	230c      	movs	r3, #12
 8000a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a02:	2302      	movs	r3, #2
 8000a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a0e:	2307      	movs	r3, #7
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <HAL_UART_MspInit+0x8c>)
 8000a1a:	f000 faa7 	bl	8000f6c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a1e:	bf00      	nop
 8000a20:	3728      	adds	r7, #40	@ 0x28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40004400 	.word	0x40004400
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020000 	.word	0x40020000

08000a34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08c      	sub	sp, #48	@ 0x30
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	4b2e      	ldr	r3, [pc, #184]	@ (8000b04 <HAL_InitTick+0xd0>)
 8000a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4c:	4a2d      	ldr	r2, [pc, #180]	@ (8000b04 <HAL_InitTick+0xd0>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a54:	4b2b      	ldr	r3, [pc, #172]	@ (8000b04 <HAL_InitTick+0xd0>)
 8000a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a60:	f107 020c 	add.w	r2, r7, #12
 8000a64:	f107 0310 	add.w	r3, r7, #16
 8000a68:	4611      	mov	r1, r2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fd46 	bl	80014fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a70:	f000 fd30 	bl	80014d4 <HAL_RCC_GetPCLK2Freq>
 8000a74:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a78:	4a23      	ldr	r2, [pc, #140]	@ (8000b08 <HAL_InitTick+0xd4>)
 8000a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a7e:	0c9b      	lsrs	r3, r3, #18
 8000a80:	3b01      	subs	r3, #1
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a84:	4b21      	ldr	r3, [pc, #132]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000a86:	4a22      	ldr	r2, [pc, #136]	@ (8000b10 <HAL_InitTick+0xdc>)
 8000a88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000a8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a90:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a92:	4a1e      	ldr	r2, [pc, #120]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a96:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a98:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa4:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000aaa:	4818      	ldr	r0, [pc, #96]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000aac:	f001 fa26 	bl	8001efc <HAL_TIM_Base_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000ab6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d11b      	bne.n	8000af6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000abe:	4813      	ldr	r0, [pc, #76]	@ (8000b0c <HAL_InitTick+0xd8>)
 8000ac0:	f001 fa76 	bl	8001fb0 <HAL_TIM_Base_Start_IT>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000aca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d111      	bne.n	8000af6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000ad2:	2019      	movs	r0, #25
 8000ad4:	f000 fa3c 	bl	8000f50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b0f      	cmp	r3, #15
 8000adc:	d808      	bhi.n	8000af0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	6879      	ldr	r1, [r7, #4]
 8000ae2:	2019      	movs	r0, #25
 8000ae4:	f000 fa18 	bl	8000f18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b14 <HAL_InitTick+0xe0>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6013      	str	r3, [r2, #0]
 8000aee:	e002      	b.n	8000af6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000af6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3730      	adds	r7, #48	@ 0x30
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800
 8000b08:	431bde83 	.word	0x431bde83
 8000b0c:	200000e0 	.word	0x200000e0
 8000b10:	40010000 	.word	0x40010000
 8000b14:	20000004 	.word	0x20000004

08000b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <NMI_Handler+0x4>

08000b20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <HardFault_Handler+0x4>

08000b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <MemManage_Handler+0x4>

08000b30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <BusFault_Handler+0x4>

08000b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <UsageFault_Handler+0x4>

08000b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b54:	4802      	ldr	r0, [pc, #8]	@ (8000b60 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b56:	f001 fa9b 	bl	8002090 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200000e0 	.word	0x200000e0

08000b64 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	e00a      	b.n	8000b8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b76:	f3af 8000 	nop.w
 8000b7a:	4601      	mov	r1, r0
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	1c5a      	adds	r2, r3, #1
 8000b80:	60ba      	str	r2, [r7, #8]
 8000b82:	b2ca      	uxtb	r2, r1
 8000b84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	697a      	ldr	r2, [r7, #20]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	dbf0      	blt.n	8000b76 <_read+0x12>
  }

  return len;
 8000b94:	687b      	ldr	r3, [r7, #4]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3718      	adds	r7, #24
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b086      	sub	sp, #24
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	60f8      	str	r0, [r7, #12]
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	e009      	b.n	8000bc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	1c5a      	adds	r2, r3, #1
 8000bb4:	60ba      	str	r2, [r7, #8]
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fd9d 	bl	80006f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	697a      	ldr	r2, [r7, #20]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	dbf1      	blt.n	8000bb0 <_write+0x12>
  }
  return len;
 8000bcc:	687b      	ldr	r3, [r7, #4]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3718      	adds	r7, #24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <_close>:

int _close(int file)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bfe:	605a      	str	r2, [r3, #4]
  return 0;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <_isatty>:

int _isatty(int file)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	b083      	sub	sp, #12
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c16:	2301      	movs	r3, #1
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <_sbrk+0x5c>)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <_sbrk+0x60>)
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d102      	bne.n	8000c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <_sbrk+0x64>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <_sbrk+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d207      	bcs.n	8000c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c70:	f004 fca8 	bl	80055c4 <__errno>
 8000c74:	4603      	mov	r3, r0
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e009      	b.n	8000c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <_sbrk+0x64>)
 8000c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c92:	68fb      	ldr	r3, [r7, #12]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20020000 	.word	0x20020000
 8000ca0:	00000400 	.word	0x00000400
 8000ca4:	20000128 	.word	0x20000128
 8000ca8:	20004bc8 	.word	0x20004bc8

08000cac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <SystemInit+0x20>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <SystemInit+0x20>)
 8000cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cd4:	f7ff ffea 	bl	8000cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cd8:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cda:	490d      	ldr	r1, [pc, #52]	@ (8000d10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8000d1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cfe:	f004 fc67 	bl	80055d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d02:	f7ff fc4d 	bl	80005a0 <main>
  bx  lr    
 8000d06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d14:	08006284 	.word	0x08006284
  ldr r2, =_sbss
 8000d18:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d1c:	20004bc8 	.word	0x20004bc8

08000d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC_IRQHandler>
	...

08000d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d28:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <HAL_Init+0x40>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <HAL_Init+0x40>)
 8000d2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d34:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <HAL_Init+0x40>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <HAL_Init+0x40>)
 8000d3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d40:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <HAL_Init+0x40>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_Init+0x40>)
 8000d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f000 f8d8 	bl	8000f02 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d52:	200f      	movs	r0, #15
 8000d54:	f7ff fe6e 	bl	8000a34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d58:	f7ff fdf8 	bl	800094c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40023c00 	.word	0x40023c00

08000d68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_IncTick+0x20>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a04      	ldr	r2, [pc, #16]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	2000012c 	.word	0x2000012c

08000d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <HAL_GetTick+0x14>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	2000012c 	.word	0x2000012c

08000da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dda:	4a04      	ldr	r2, [pc, #16]	@ (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	60d3      	str	r3, [r2, #12]
}
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df4:	4b04      	ldr	r3, [pc, #16]	@ (8000e08 <__NVIC_GetPriorityGrouping+0x18>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	f003 0307 	and.w	r3, r3, #7
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	db0b      	blt.n	8000e36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	f003 021f 	and.w	r2, r3, #31
 8000e24:	4907      	ldr	r1, [pc, #28]	@ (8000e44 <__NVIC_EnableIRQ+0x38>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	095b      	lsrs	r3, r3, #5
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	db0a      	blt.n	8000e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	490c      	ldr	r1, [pc, #48]	@ (8000e94 <__NVIC_SetPriority+0x4c>)
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	0112      	lsls	r2, r2, #4
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e70:	e00a      	b.n	8000e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4908      	ldr	r1, [pc, #32]	@ (8000e98 <__NVIC_SetPriority+0x50>)
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	3b04      	subs	r3, #4
 8000e80:	0112      	lsls	r2, r2, #4
 8000e82:	b2d2      	uxtb	r2, r2
 8000e84:	440b      	add	r3, r1
 8000e86:	761a      	strb	r2, [r3, #24]
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000e100 	.word	0xe000e100
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b089      	sub	sp, #36	@ 0x24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	f1c3 0307 	rsb	r3, r3, #7
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	bf28      	it	cs
 8000eba:	2304      	movcs	r3, #4
 8000ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	2b06      	cmp	r3, #6
 8000ec4:	d902      	bls.n	8000ecc <NVIC_EncodePriority+0x30>
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3b03      	subs	r3, #3
 8000eca:	e000      	b.n	8000ece <NVIC_EncodePriority+0x32>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43da      	mvns	r2, r3
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	401a      	ands	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	43d9      	mvns	r1, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef4:	4313      	orrs	r3, r2
         );
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3724      	adds	r7, #36	@ 0x24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff ff4c 	bl	8000da8 <__NVIC_SetPriorityGrouping>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
 8000f24:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2a:	f7ff ff61 	bl	8000df0 <__NVIC_GetPriorityGrouping>
 8000f2e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	68b9      	ldr	r1, [r7, #8]
 8000f34:	6978      	ldr	r0, [r7, #20]
 8000f36:	f7ff ffb1 	bl	8000e9c <NVIC_EncodePriority>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff ff80 	bl	8000e48 <__NVIC_SetPriority>
}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff ff54 	bl	8000e0c <__NVIC_EnableIRQ>
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b089      	sub	sp, #36	@ 0x24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
 8000f86:	e165      	b.n	8001254 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f88:	2201      	movs	r2, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	f040 8154 	bne.w	800124e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 0303 	and.w	r3, r3, #3
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d005      	beq.n	8000fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d130      	bne.n	8001020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	2203      	movs	r2, #3
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	68da      	ldr	r2, [r3, #12]
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	f003 0201 	and.w	r2, r3, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0303 	and.w	r3, r3, #3
 8001028:	2b03      	cmp	r3, #3
 800102a:	d017      	beq.n	800105c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	2203      	movs	r2, #3
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	2b02      	cmp	r3, #2
 8001066:	d123      	bne.n	80010b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	08da      	lsrs	r2, r3, #3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3208      	adds	r2, #8
 8001070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	f003 0307 	and.w	r3, r3, #7
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	220f      	movs	r2, #15
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4013      	ands	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	691a      	ldr	r2, [r3, #16]
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	08da      	lsrs	r2, r3, #3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3208      	adds	r2, #8
 80010aa:	69b9      	ldr	r1, [r7, #24]
 80010ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	2203      	movs	r2, #3
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0203 	and.w	r2, r3, #3
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	f000 80ae 	beq.w	800124e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	4b5d      	ldr	r3, [pc, #372]	@ (800126c <HAL_GPIO_Init+0x300>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	4a5c      	ldr	r2, [pc, #368]	@ (800126c <HAL_GPIO_Init+0x300>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001100:	6453      	str	r3, [r2, #68]	@ 0x44
 8001102:	4b5a      	ldr	r3, [pc, #360]	@ (800126c <HAL_GPIO_Init+0x300>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800110e:	4a58      	ldr	r2, [pc, #352]	@ (8001270 <HAL_GPIO_Init+0x304>)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	3302      	adds	r3, #2
 8001116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	220f      	movs	r2, #15
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4f      	ldr	r2, [pc, #316]	@ (8001274 <HAL_GPIO_Init+0x308>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d025      	beq.n	8001186 <HAL_GPIO_Init+0x21a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4e      	ldr	r2, [pc, #312]	@ (8001278 <HAL_GPIO_Init+0x30c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d01f      	beq.n	8001182 <HAL_GPIO_Init+0x216>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4d      	ldr	r2, [pc, #308]	@ (800127c <HAL_GPIO_Init+0x310>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d019      	beq.n	800117e <HAL_GPIO_Init+0x212>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a4c      	ldr	r2, [pc, #304]	@ (8001280 <HAL_GPIO_Init+0x314>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_GPIO_Init+0x20e>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a4b      	ldr	r2, [pc, #300]	@ (8001284 <HAL_GPIO_Init+0x318>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d00d      	beq.n	8001176 <HAL_GPIO_Init+0x20a>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4a      	ldr	r2, [pc, #296]	@ (8001288 <HAL_GPIO_Init+0x31c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d007      	beq.n	8001172 <HAL_GPIO_Init+0x206>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a49      	ldr	r2, [pc, #292]	@ (800128c <HAL_GPIO_Init+0x320>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_GPIO_Init+0x202>
 800116a:	2306      	movs	r3, #6
 800116c:	e00c      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800116e:	2307      	movs	r3, #7
 8001170:	e00a      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001172:	2305      	movs	r3, #5
 8001174:	e008      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001176:	2304      	movs	r3, #4
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800117a:	2303      	movs	r3, #3
 800117c:	e004      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800117e:	2302      	movs	r3, #2
 8001180:	e002      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001186:	2300      	movs	r3, #0
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	f002 0203 	and.w	r2, r2, #3
 800118e:	0092      	lsls	r2, r2, #2
 8001190:	4093      	lsls	r3, r2
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001198:	4935      	ldr	r1, [pc, #212]	@ (8001270 <HAL_GPIO_Init+0x304>)
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	089b      	lsrs	r3, r3, #2
 800119e:	3302      	adds	r3, #2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001290 <HAL_GPIO_Init+0x324>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ca:	4a31      	ldr	r2, [pc, #196]	@ (8001290 <HAL_GPIO_Init+0x324>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001290 <HAL_GPIO_Init+0x324>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f4:	4a26      	ldr	r2, [pc, #152]	@ (8001290 <HAL_GPIO_Init+0x324>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fa:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <HAL_GPIO_Init+0x324>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121e:	4a1c      	ldr	r2, [pc, #112]	@ (8001290 <HAL_GPIO_Init+0x324>)
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001224:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <HAL_GPIO_Init+0x324>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001248:	4a11      	ldr	r2, [pc, #68]	@ (8001290 <HAL_GPIO_Init+0x324>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3301      	adds	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	f67f ae96 	bls.w	8000f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3724      	adds	r7, #36	@ 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	40013800 	.word	0x40013800
 8001274:	40020000 	.word	0x40020000
 8001278:	40020400 	.word	0x40020400
 800127c:	40020800 	.word	0x40020800
 8001280:	40020c00 	.word	0x40020c00
 8001284:	40021000 	.word	0x40021000
 8001288:	40021400 	.word	0x40021400
 800128c:	40021800 	.word	0x40021800
 8001290:	40013c00 	.word	0x40013c00

08001294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012aa:	887a      	ldrh	r2, [r7, #2]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b0:	e003      	b.n	80012ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	041a      	lsls	r2, r3, #16
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e0cc      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012dc:	4b68      	ldr	r3, [pc, #416]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 030f 	and.w	r3, r3, #15
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d90c      	bls.n	8001304 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ea:	4b65      	ldr	r3, [pc, #404]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f2:	4b63      	ldr	r3, [pc, #396]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e0b8      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d020      	beq.n	8001352 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800131c:	4b59      	ldr	r3, [pc, #356]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a58      	ldr	r2, [pc, #352]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001326:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001334:	4b53      	ldr	r3, [pc, #332]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	4a52      	ldr	r2, [pc, #328]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800133e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001340:	4b50      	ldr	r3, [pc, #320]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	494d      	ldr	r1, [pc, #308]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800134e:	4313      	orrs	r3, r2
 8001350:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	2b00      	cmp	r3, #0
 800135c:	d044      	beq.n	80013e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001366:	4b47      	ldr	r3, [pc, #284]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d119      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e07f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d003      	beq.n	8001386 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001382:	2b03      	cmp	r3, #3
 8001384:	d107      	bne.n	8001396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001386:	4b3f      	ldr	r3, [pc, #252]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d109      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e06f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001396:	4b3b      	ldr	r3, [pc, #236]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e067      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a6:	4b37      	ldr	r3, [pc, #220]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f023 0203 	bic.w	r2, r3, #3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	4934      	ldr	r1, [pc, #208]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b8:	f7ff fcea 	bl	8000d90 <HAL_GetTick>
 80013bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	e00a      	b.n	80013d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c0:	f7ff fce6 	bl	8000d90 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e04f      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	f003 020c 	and.w	r2, r3, #12
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d1eb      	bne.n	80013c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013e8:	4b25      	ldr	r3, [pc, #148]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 030f 	and.w	r3, r3, #15
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d20c      	bcs.n	8001410 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f6:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 80013f8:	683a      	ldr	r2, [r7, #0]
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_RCC_ClockConfig+0x1b8>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d001      	beq.n	8001410 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e032      	b.n	8001476 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	2b00      	cmp	r3, #0
 800141a:	d008      	beq.n	800142e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4916      	ldr	r1, [pc, #88]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	4313      	orrs	r3, r2
 800142c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0308 	and.w	r3, r3, #8
 8001436:	2b00      	cmp	r3, #0
 8001438:	d009      	beq.n	800144e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800143a:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	490e      	ldr	r1, [pc, #56]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 800144a:	4313      	orrs	r3, r2
 800144c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800144e:	f000 f887 	bl	8001560 <HAL_RCC_GetSysClockFreq>
 8001452:	4602      	mov	r2, r0
 8001454:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	091b      	lsrs	r3, r3, #4
 800145a:	f003 030f 	and.w	r3, r3, #15
 800145e:	490a      	ldr	r1, [pc, #40]	@ (8001488 <HAL_RCC_ClockConfig+0x1c0>)
 8001460:	5ccb      	ldrb	r3, [r1, r3]
 8001462:	fa22 f303 	lsr.w	r3, r2, r3
 8001466:	4a09      	ldr	r2, [pc, #36]	@ (800148c <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <HAL_RCC_ClockConfig+0x1c8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fae0 	bl	8000a34 <HAL_InitTick>

  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023c00 	.word	0x40023c00
 8001484:	40023800 	.word	0x40023800
 8001488:	08006228 	.word	0x08006228
 800148c:	20000000 	.word	0x20000000
 8001490:	20000004 	.word	0x20000004

08001494 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001498:	4b03      	ldr	r3, [pc, #12]	@ (80014a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800149a:	681b      	ldr	r3, [r3, #0]
}
 800149c:	4618      	mov	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000000 	.word	0x20000000

080014ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b0:	f7ff fff0 	bl	8001494 <HAL_RCC_GetHCLKFreq>
 80014b4:	4602      	mov	r2, r0
 80014b6:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	0a9b      	lsrs	r3, r3, #10
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	4903      	ldr	r1, [pc, #12]	@ (80014d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014c2:	5ccb      	ldrb	r3, [r1, r3]
 80014c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40023800 	.word	0x40023800
 80014d0:	08006238 	.word	0x08006238

080014d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014d8:	f7ff ffdc 	bl	8001494 <HAL_RCC_GetHCLKFreq>
 80014dc:	4602      	mov	r2, r0
 80014de:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	0b5b      	lsrs	r3, r3, #13
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	4903      	ldr	r1, [pc, #12]	@ (80014f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ea:	5ccb      	ldrb	r3, [r1, r3]
 80014ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	08006238 	.word	0x08006238

080014fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	220f      	movs	r2, #15
 800150a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <HAL_RCC_GetClockConfig+0x5c>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f003 0203 	and.w	r2, r3, #3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001518:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_RCC_GetClockConfig+0x5c>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_RCC_GetClockConfig+0x5c>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_RCC_GetClockConfig+0x5c>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	08db      	lsrs	r3, r3, #3
 8001536:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <HAL_RCC_GetClockConfig+0x60>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 020f 	and.w	r2, r3, #15
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	601a      	str	r2, [r3, #0]
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	40023c00 	.word	0x40023c00

08001560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001564:	b0ae      	sub	sp, #184	@ 0xb8
 8001566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001568:	2300      	movs	r3, #0
 800156a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800156e:	2300      	movs	r3, #0
 8001570:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800157a:	2300      	movs	r3, #0
 800157c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001586:	4bcb      	ldr	r3, [pc, #812]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 030c 	and.w	r3, r3, #12
 800158e:	2b0c      	cmp	r3, #12
 8001590:	f200 8206 	bhi.w	80019a0 <HAL_RCC_GetSysClockFreq+0x440>
 8001594:	a201      	add	r2, pc, #4	@ (adr r2, 800159c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159a:	bf00      	nop
 800159c:	080015d1 	.word	0x080015d1
 80015a0:	080019a1 	.word	0x080019a1
 80015a4:	080019a1 	.word	0x080019a1
 80015a8:	080019a1 	.word	0x080019a1
 80015ac:	080015d9 	.word	0x080015d9
 80015b0:	080019a1 	.word	0x080019a1
 80015b4:	080019a1 	.word	0x080019a1
 80015b8:	080019a1 	.word	0x080019a1
 80015bc:	080015e1 	.word	0x080015e1
 80015c0:	080019a1 	.word	0x080019a1
 80015c4:	080019a1 	.word	0x080019a1
 80015c8:	080019a1 	.word	0x080019a1
 80015cc:	080017d1 	.word	0x080017d1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015d0:	4bb9      	ldr	r3, [pc, #740]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80015d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015d6:	e1e7      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015d8:	4bb8      	ldr	r3, [pc, #736]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015de:	e1e3      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015e0:	4bb4      	ldr	r3, [pc, #720]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015ec:	4bb1      	ldr	r3, [pc, #708]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d071      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015f8:	4bae      	ldr	r3, [pc, #696]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	099b      	lsrs	r3, r3, #6
 80015fe:	2200      	movs	r2, #0
 8001600:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001604:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001608:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800160c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001610:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001614:	2300      	movs	r3, #0
 8001616:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800161a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800161e:	4622      	mov	r2, r4
 8001620:	462b      	mov	r3, r5
 8001622:	f04f 0000 	mov.w	r0, #0
 8001626:	f04f 0100 	mov.w	r1, #0
 800162a:	0159      	lsls	r1, r3, #5
 800162c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001630:	0150      	lsls	r0, r2, #5
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4621      	mov	r1, r4
 8001638:	1a51      	subs	r1, r2, r1
 800163a:	6439      	str	r1, [r7, #64]	@ 0x40
 800163c:	4629      	mov	r1, r5
 800163e:	eb63 0301 	sbc.w	r3, r3, r1
 8001642:	647b      	str	r3, [r7, #68]	@ 0x44
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001650:	4649      	mov	r1, r9
 8001652:	018b      	lsls	r3, r1, #6
 8001654:	4641      	mov	r1, r8
 8001656:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800165a:	4641      	mov	r1, r8
 800165c:	018a      	lsls	r2, r1, #6
 800165e:	4641      	mov	r1, r8
 8001660:	1a51      	subs	r1, r2, r1
 8001662:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001664:	4649      	mov	r1, r9
 8001666:	eb63 0301 	sbc.w	r3, r3, r1
 800166a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001678:	4649      	mov	r1, r9
 800167a:	00cb      	lsls	r3, r1, #3
 800167c:	4641      	mov	r1, r8
 800167e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001682:	4641      	mov	r1, r8
 8001684:	00ca      	lsls	r2, r1, #3
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	4603      	mov	r3, r0
 800168c:	4622      	mov	r2, r4
 800168e:	189b      	adds	r3, r3, r2
 8001690:	633b      	str	r3, [r7, #48]	@ 0x30
 8001692:	462b      	mov	r3, r5
 8001694:	460a      	mov	r2, r1
 8001696:	eb42 0303 	adc.w	r3, r2, r3
 800169a:	637b      	str	r3, [r7, #52]	@ 0x34
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016a8:	4629      	mov	r1, r5
 80016aa:	024b      	lsls	r3, r1, #9
 80016ac:	4621      	mov	r1, r4
 80016ae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016b2:	4621      	mov	r1, r4
 80016b4:	024a      	lsls	r2, r1, #9
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016be:	2200      	movs	r2, #0
 80016c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80016c8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80016cc:	f7fe fdf0 	bl	80002b0 <__aeabi_uldivmod>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4613      	mov	r3, r2
 80016d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016da:	e067      	b.n	80017ac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016dc:	4b75      	ldr	r3, [pc, #468]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	099b      	lsrs	r3, r3, #6
 80016e2:	2200      	movs	r2, #0
 80016e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016e8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016f6:	2300      	movs	r3, #0
 80016f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016fa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016fe:	4622      	mov	r2, r4
 8001700:	462b      	mov	r3, r5
 8001702:	f04f 0000 	mov.w	r0, #0
 8001706:	f04f 0100 	mov.w	r1, #0
 800170a:	0159      	lsls	r1, r3, #5
 800170c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001710:	0150      	lsls	r0, r2, #5
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4621      	mov	r1, r4
 8001718:	1a51      	subs	r1, r2, r1
 800171a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800171c:	4629      	mov	r1, r5
 800171e:	eb63 0301 	sbc.w	r3, r3, r1
 8001722:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001730:	4649      	mov	r1, r9
 8001732:	018b      	lsls	r3, r1, #6
 8001734:	4641      	mov	r1, r8
 8001736:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800173a:	4641      	mov	r1, r8
 800173c:	018a      	lsls	r2, r1, #6
 800173e:	4641      	mov	r1, r8
 8001740:	ebb2 0a01 	subs.w	sl, r2, r1
 8001744:	4649      	mov	r1, r9
 8001746:	eb63 0b01 	sbc.w	fp, r3, r1
 800174a:	f04f 0200 	mov.w	r2, #0
 800174e:	f04f 0300 	mov.w	r3, #0
 8001752:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001756:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800175a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800175e:	4692      	mov	sl, r2
 8001760:	469b      	mov	fp, r3
 8001762:	4623      	mov	r3, r4
 8001764:	eb1a 0303 	adds.w	r3, sl, r3
 8001768:	623b      	str	r3, [r7, #32]
 800176a:	462b      	mov	r3, r5
 800176c:	eb4b 0303 	adc.w	r3, fp, r3
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	f04f 0300 	mov.w	r3, #0
 800177a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800177e:	4629      	mov	r1, r5
 8001780:	028b      	lsls	r3, r1, #10
 8001782:	4621      	mov	r1, r4
 8001784:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001788:	4621      	mov	r1, r4
 800178a:	028a      	lsls	r2, r1, #10
 800178c:	4610      	mov	r0, r2
 800178e:	4619      	mov	r1, r3
 8001790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001794:	2200      	movs	r2, #0
 8001796:	673b      	str	r3, [r7, #112]	@ 0x70
 8001798:	677a      	str	r2, [r7, #116]	@ 0x74
 800179a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800179e:	f7fe fd87 	bl	80002b0 <__aeabi_uldivmod>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4613      	mov	r3, r2
 80017a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80017ac:	4b41      	ldr	r3, [pc, #260]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	0c1b      	lsrs	r3, r3, #16
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	3301      	adds	r3, #1
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80017be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ce:	e0eb      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017d0:	4b38      	ldr	r3, [pc, #224]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017dc:	4b35      	ldr	r3, [pc, #212]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d06b      	beq.n	80018c0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017e8:	4b32      	ldr	r3, [pc, #200]	@ (80018b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	099b      	lsrs	r3, r3, #6
 80017ee:	2200      	movs	r2, #0
 80017f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80017fc:	2300      	movs	r3, #0
 80017fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8001800:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001804:	4622      	mov	r2, r4
 8001806:	462b      	mov	r3, r5
 8001808:	f04f 0000 	mov.w	r0, #0
 800180c:	f04f 0100 	mov.w	r1, #0
 8001810:	0159      	lsls	r1, r3, #5
 8001812:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001816:	0150      	lsls	r0, r2, #5
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4621      	mov	r1, r4
 800181e:	1a51      	subs	r1, r2, r1
 8001820:	61b9      	str	r1, [r7, #24]
 8001822:	4629      	mov	r1, r5
 8001824:	eb63 0301 	sbc.w	r3, r3, r1
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	f04f 0200 	mov.w	r2, #0
 800182e:	f04f 0300 	mov.w	r3, #0
 8001832:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001836:	4659      	mov	r1, fp
 8001838:	018b      	lsls	r3, r1, #6
 800183a:	4651      	mov	r1, sl
 800183c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001840:	4651      	mov	r1, sl
 8001842:	018a      	lsls	r2, r1, #6
 8001844:	4651      	mov	r1, sl
 8001846:	ebb2 0801 	subs.w	r8, r2, r1
 800184a:	4659      	mov	r1, fp
 800184c:	eb63 0901 	sbc.w	r9, r3, r1
 8001850:	f04f 0200 	mov.w	r2, #0
 8001854:	f04f 0300 	mov.w	r3, #0
 8001858:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800185c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001860:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001864:	4690      	mov	r8, r2
 8001866:	4699      	mov	r9, r3
 8001868:	4623      	mov	r3, r4
 800186a:	eb18 0303 	adds.w	r3, r8, r3
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	462b      	mov	r3, r5
 8001872:	eb49 0303 	adc.w	r3, r9, r3
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	f04f 0200 	mov.w	r2, #0
 800187c:	f04f 0300 	mov.w	r3, #0
 8001880:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001884:	4629      	mov	r1, r5
 8001886:	024b      	lsls	r3, r1, #9
 8001888:	4621      	mov	r1, r4
 800188a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800188e:	4621      	mov	r1, r4
 8001890:	024a      	lsls	r2, r1, #9
 8001892:	4610      	mov	r0, r2
 8001894:	4619      	mov	r1, r3
 8001896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800189a:	2200      	movs	r2, #0
 800189c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800189e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80018a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80018a4:	f7fe fd04 	bl	80002b0 <__aeabi_uldivmod>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4613      	mov	r3, r2
 80018ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018b2:	e065      	b.n	8001980 <HAL_RCC_GetSysClockFreq+0x420>
 80018b4:	40023800 	.word	0x40023800
 80018b8:	00f42400 	.word	0x00f42400
 80018bc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018c0:	4b3d      	ldr	r3, [pc, #244]	@ (80019b8 <HAL_RCC_GetSysClockFreq+0x458>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	099b      	lsrs	r3, r3, #6
 80018c6:	2200      	movs	r2, #0
 80018c8:	4618      	mov	r0, r3
 80018ca:	4611      	mov	r1, r2
 80018cc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80018d2:	2300      	movs	r3, #0
 80018d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80018d6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80018da:	4642      	mov	r2, r8
 80018dc:	464b      	mov	r3, r9
 80018de:	f04f 0000 	mov.w	r0, #0
 80018e2:	f04f 0100 	mov.w	r1, #0
 80018e6:	0159      	lsls	r1, r3, #5
 80018e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ec:	0150      	lsls	r0, r2, #5
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4641      	mov	r1, r8
 80018f4:	1a51      	subs	r1, r2, r1
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	4649      	mov	r1, r9
 80018fa:	eb63 0301 	sbc.w	r3, r3, r1
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800190c:	4659      	mov	r1, fp
 800190e:	018b      	lsls	r3, r1, #6
 8001910:	4651      	mov	r1, sl
 8001912:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001916:	4651      	mov	r1, sl
 8001918:	018a      	lsls	r2, r1, #6
 800191a:	4651      	mov	r1, sl
 800191c:	1a54      	subs	r4, r2, r1
 800191e:	4659      	mov	r1, fp
 8001920:	eb63 0501 	sbc.w	r5, r3, r1
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	00eb      	lsls	r3, r5, #3
 800192e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001932:	00e2      	lsls	r2, r4, #3
 8001934:	4614      	mov	r4, r2
 8001936:	461d      	mov	r5, r3
 8001938:	4643      	mov	r3, r8
 800193a:	18e3      	adds	r3, r4, r3
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	464b      	mov	r3, r9
 8001940:	eb45 0303 	adc.w	r3, r5, r3
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	f04f 0300 	mov.w	r3, #0
 800194e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001952:	4629      	mov	r1, r5
 8001954:	028b      	lsls	r3, r1, #10
 8001956:	4621      	mov	r1, r4
 8001958:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800195c:	4621      	mov	r1, r4
 800195e:	028a      	lsls	r2, r1, #10
 8001960:	4610      	mov	r0, r2
 8001962:	4619      	mov	r1, r3
 8001964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001968:	2200      	movs	r2, #0
 800196a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800196c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800196e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001972:	f7fe fc9d 	bl	80002b0 <__aeabi_uldivmod>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4613      	mov	r3, r2
 800197c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	0f1b      	lsrs	r3, r3, #28
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800198e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001992:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001996:	fbb2 f3f3 	udiv	r3, r2, r3
 800199a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800199e:	e003      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_RCC_GetSysClockFreq+0x45c>)
 80019a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	37b8      	adds	r7, #184	@ 0xb8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800
 80019bc:	00f42400 	.word	0x00f42400

080019c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e28d      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 8083 	beq.w	8001ae6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019e0:	4b94      	ldr	r3, [pc, #592]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 030c 	and.w	r3, r3, #12
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d019      	beq.n	8001a20 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019ec:	4b91      	ldr	r3, [pc, #580]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 030c 	and.w	r3, r3, #12
        || \
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d106      	bne.n	8001a06 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019f8:	4b8e      	ldr	r3, [pc, #568]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a04:	d00c      	beq.n	8001a20 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a06:	4b8b      	ldr	r3, [pc, #556]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a0e:	2b0c      	cmp	r3, #12
 8001a10:	d112      	bne.n	8001a38 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a12:	4b88      	ldr	r3, [pc, #544]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a1e:	d10b      	bne.n	8001a38 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a20:	4b84      	ldr	r3, [pc, #528]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d05b      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x124>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d157      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e25a      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a40:	d106      	bne.n	8001a50 <HAL_RCC_OscConfig+0x90>
 8001a42:	4b7c      	ldr	r3, [pc, #496]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a7b      	ldr	r2, [pc, #492]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	e01d      	b.n	8001a8c <HAL_RCC_OscConfig+0xcc>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a58:	d10c      	bne.n	8001a74 <HAL_RCC_OscConfig+0xb4>
 8001a5a:	4b76      	ldr	r3, [pc, #472]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a75      	ldr	r2, [pc, #468]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b73      	ldr	r3, [pc, #460]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a72      	ldr	r2, [pc, #456]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	e00b      	b.n	8001a8c <HAL_RCC_OscConfig+0xcc>
 8001a74:	4b6f      	ldr	r3, [pc, #444]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a6e      	ldr	r2, [pc, #440]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b6c      	ldr	r3, [pc, #432]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a6b      	ldr	r2, [pc, #428]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001a86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a94:	f7ff f97c 	bl	8000d90 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a9c:	f7ff f978 	bl	8000d90 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b64      	cmp	r3, #100	@ 0x64
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e21f      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	4b61      	ldr	r3, [pc, #388]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0xdc>
 8001aba:	e014      	b.n	8001ae6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f7ff f968 	bl	8000d90 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac4:	f7ff f964 	bl	8000d90 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e20b      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad6:	4b57      	ldr	r3, [pc, #348]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f0      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x104>
 8001ae2:	e000      	b.n	8001ae6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d06f      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001af2:	4b50      	ldr	r3, [pc, #320]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d017      	beq.n	8001b2e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001afe:	4b4d      	ldr	r3, [pc, #308]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d105      	bne.n	8001b16 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00b      	beq.n	8001b2e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b16:	4b47      	ldr	r3, [pc, #284]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b1e:	2b0c      	cmp	r3, #12
 8001b20:	d11c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b22:	4b44      	ldr	r3, [pc, #272]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d116      	bne.n	8001b5c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b2e:	4b41      	ldr	r3, [pc, #260]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d005      	beq.n	8001b46 <HAL_RCC_OscConfig+0x186>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d001      	beq.n	8001b46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e1d3      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b46:	4b3b      	ldr	r3, [pc, #236]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	4937      	ldr	r1, [pc, #220]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5a:	e03a      	b.n	8001bd2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d020      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b64:	4b34      	ldr	r3, [pc, #208]	@ (8001c38 <HAL_RCC_OscConfig+0x278>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6a:	f7ff f911 	bl	8000d90 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b72:	f7ff f90d 	bl	8000d90 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e1b4      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b84:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0f0      	beq.n	8001b72 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b90:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	4925      	ldr	r1, [pc, #148]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	600b      	str	r3, [r1, #0]
 8001ba4:	e015      	b.n	8001bd2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba6:	4b24      	ldr	r3, [pc, #144]	@ (8001c38 <HAL_RCC_OscConfig+0x278>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff f8f0 	bl	8000d90 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb4:	f7ff f8ec 	bl	8000d90 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e193      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d036      	beq.n	8001c4c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d016      	beq.n	8001c14 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001be6:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <HAL_RCC_OscConfig+0x27c>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bec:	f7ff f8d0 	bl	8000d90 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf4:	f7ff f8cc 	bl	8000d90 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e173      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c06:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x234>
 8001c12:	e01b      	b.n	8001c4c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c14:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <HAL_RCC_OscConfig+0x27c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1a:	f7ff f8b9 	bl	8000d90 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c20:	e00e      	b.n	8001c40 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c22:	f7ff f8b5 	bl	8000d90 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d907      	bls.n	8001c40 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e15c      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
 8001c34:	40023800 	.word	0x40023800
 8001c38:	42470000 	.word	0x42470000
 8001c3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c40:	4b8a      	ldr	r3, [pc, #552]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1ea      	bne.n	8001c22 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 8097 	beq.w	8001d88 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c5e:	4b83      	ldr	r3, [pc, #524]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10f      	bne.n	8001c8a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	4a7e      	ldr	r2, [pc, #504]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c86:	2301      	movs	r3, #1
 8001c88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8a:	4b79      	ldr	r3, [pc, #484]	@ (8001e70 <HAL_RCC_OscConfig+0x4b0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d118      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c96:	4b76      	ldr	r3, [pc, #472]	@ (8001e70 <HAL_RCC_OscConfig+0x4b0>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a75      	ldr	r2, [pc, #468]	@ (8001e70 <HAL_RCC_OscConfig+0x4b0>)
 8001c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca2:	f7ff f875 	bl	8000d90 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001caa:	f7ff f871 	bl	8000d90 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e118      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8001e70 <HAL_RCC_OscConfig+0x4b0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d106      	bne.n	8001cde <HAL_RCC_OscConfig+0x31e>
 8001cd0:	4b66      	ldr	r3, [pc, #408]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd4:	4a65      	ldr	r2, [pc, #404]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cdc:	e01c      	b.n	8001d18 <HAL_RCC_OscConfig+0x358>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d10c      	bne.n	8001d00 <HAL_RCC_OscConfig+0x340>
 8001ce6:	4b61      	ldr	r3, [pc, #388]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cea:	4a60      	ldr	r2, [pc, #384]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf2:	4b5e      	ldr	r3, [pc, #376]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	4a5d      	ldr	r2, [pc, #372]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cfe:	e00b      	b.n	8001d18 <HAL_RCC_OscConfig+0x358>
 8001d00:	4b5a      	ldr	r3, [pc, #360]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d04:	4a59      	ldr	r2, [pc, #356]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d06:	f023 0301 	bic.w	r3, r3, #1
 8001d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d0c:	4b57      	ldr	r3, [pc, #348]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d10:	4a56      	ldr	r2, [pc, #344]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d12:	f023 0304 	bic.w	r3, r3, #4
 8001d16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d015      	beq.n	8001d4c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff f836 	bl	8000d90 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d26:	e00a      	b.n	8001d3e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f7ff f832 	bl	8000d90 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e0d7      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0ee      	beq.n	8001d28 <HAL_RCC_OscConfig+0x368>
 8001d4a:	e014      	b.n	8001d76 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4c:	f7ff f820 	bl	8000d90 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d52:	e00a      	b.n	8001d6a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f7ff f81c 	bl	8000d90 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e0c1      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6a:	4b40      	ldr	r3, [pc, #256]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1ee      	bne.n	8001d54 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d105      	bne.n	8001d88 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	4a3a      	ldr	r2, [pc, #232]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 80ad 	beq.w	8001eec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d92:	4b36      	ldr	r3, [pc, #216]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b08      	cmp	r3, #8
 8001d9c:	d060      	beq.n	8001e60 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d145      	bne.n	8001e32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da6:	4b33      	ldr	r3, [pc, #204]	@ (8001e74 <HAL_RCC_OscConfig+0x4b4>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dac:	f7fe fff0 	bl	8000d90 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db4:	f7fe ffec 	bl	8000d90 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e093      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc6:	4b29      	ldr	r3, [pc, #164]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69da      	ldr	r2, [r3, #28]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	019b      	lsls	r3, r3, #6
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	085b      	lsrs	r3, r3, #1
 8001dea:	3b01      	subs	r3, #1
 8001dec:	041b      	lsls	r3, r3, #16
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df4:	061b      	lsls	r3, r3, #24
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfc:	071b      	lsls	r3, r3, #28
 8001dfe:	491b      	ldr	r1, [pc, #108]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e04:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_RCC_OscConfig+0x4b4>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0a:	f7fe ffc1 	bl	8000d90 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e12:	f7fe ffbd 	bl	8000d90 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e064      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e24:	4b11      	ldr	r3, [pc, #68]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0f0      	beq.n	8001e12 <HAL_RCC_OscConfig+0x452>
 8001e30:	e05c      	b.n	8001eec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e32:	4b10      	ldr	r3, [pc, #64]	@ (8001e74 <HAL_RCC_OscConfig+0x4b4>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e38:	f7fe ffaa 	bl	8000d90 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e40:	f7fe ffa6 	bl	8000d90 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e04d      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_RCC_OscConfig+0x4ac>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1f0      	bne.n	8001e40 <HAL_RCC_OscConfig+0x480>
 8001e5e:	e045      	b.n	8001eec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d107      	bne.n	8001e78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e040      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40007000 	.word	0x40007000
 8001e74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e78:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef8 <HAL_RCC_OscConfig+0x538>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d030      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d129      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d122      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001eae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d119      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebe:	085b      	lsrs	r3, r3, #1
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d10f      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d107      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d001      	beq.n	8001eec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e000      	b.n	8001eee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800

08001efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e041      	b.n	8001f92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d106      	bne.n	8001f28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f839 	bl	8001f9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3304      	adds	r3, #4
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	f000 f9c0 	bl	80022c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d001      	beq.n	8001fc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e04e      	b.n	8002066 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a23      	ldr	r2, [pc, #140]	@ (8002074 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d022      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ff2:	d01d      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a1f      	ldr	r2, [pc, #124]	@ (8002078 <HAL_TIM_Base_Start_IT+0xc8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d018      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a1e      	ldr	r2, [pc, #120]	@ (800207c <HAL_TIM_Base_Start_IT+0xcc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d013      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a1c      	ldr	r2, [pc, #112]	@ (8002080 <HAL_TIM_Base_Start_IT+0xd0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d00e      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a1b      	ldr	r2, [pc, #108]	@ (8002084 <HAL_TIM_Base_Start_IT+0xd4>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d009      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a19      	ldr	r2, [pc, #100]	@ (8002088 <HAL_TIM_Base_Start_IT+0xd8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d004      	beq.n	8002030 <HAL_TIM_Base_Start_IT+0x80>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a18      	ldr	r2, [pc, #96]	@ (800208c <HAL_TIM_Base_Start_IT+0xdc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d111      	bne.n	8002054 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b06      	cmp	r3, #6
 8002040:	d010      	beq.n	8002064 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f042 0201 	orr.w	r2, r2, #1
 8002050:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002052:	e007      	b.n	8002064 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0201 	orr.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40010000 	.word	0x40010000
 8002078:	40000400 	.word	0x40000400
 800207c:	40000800 	.word	0x40000800
 8002080:	40000c00 	.word	0x40000c00
 8002084:	40010400 	.word	0x40010400
 8002088:	40014000 	.word	0x40014000
 800208c:	40001800 	.word	0x40001800

08002090 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d020      	beq.n	80020f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d01b      	beq.n	80020f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0202 	mvn.w	r2, #2
 80020c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f8d2 	bl	8002284 <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f8c4 	bl	8002270 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f8d5 	bl	8002298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d020      	beq.n	8002140 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01b      	beq.n	8002140 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f06f 0204 	mvn.w	r2, #4
 8002110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2202      	movs	r2, #2
 8002116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f8ac 	bl	8002284 <HAL_TIM_IC_CaptureCallback>
 800212c:	e005      	b.n	800213a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f89e 	bl	8002270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f8af 	bl	8002298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b00      	cmp	r3, #0
 8002148:	d020      	beq.n	800218c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01b      	beq.n	800218c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0208 	mvn.w	r2, #8
 800215c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2204      	movs	r2, #4
 8002162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f886 	bl	8002284 <HAL_TIM_IC_CaptureCallback>
 8002178:	e005      	b.n	8002186 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f878 	bl	8002270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f889 	bl	8002298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f003 0310 	and.w	r3, r3, #16
 8002192:	2b00      	cmp	r3, #0
 8002194:	d020      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f003 0310 	and.w	r3, r3, #16
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01b      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0210 	mvn.w	r2, #16
 80021a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2208      	movs	r2, #8
 80021ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f860 	bl	8002284 <HAL_TIM_IC_CaptureCallback>
 80021c4:	e005      	b.n	80021d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f852 	bl	8002270 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f863 	bl	8002298 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00c      	beq.n	80021fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0201 	mvn.w	r2, #1
 80021f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe fb90 	bl	800091c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00c      	beq.n	8002220 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800220c:	2b00      	cmp	r3, #0
 800220e:	d007      	beq.n	8002220 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f900 	bl	8002420 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00c      	beq.n	8002244 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002230:	2b00      	cmp	r3, #0
 8002232:	d007      	beq.n	8002244 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800223c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f834 	bl	80022ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00c      	beq.n	8002268 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f003 0320 	and.w	r3, r3, #32
 8002254:	2b00      	cmp	r3, #0
 8002256:	d007      	beq.n	8002268 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0220 	mvn.w	r2, #32
 8002260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f8d2 	bl	800240c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a43      	ldr	r2, [pc, #268]	@ (80023e0 <TIM_Base_SetConfig+0x120>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d013      	beq.n	8002300 <TIM_Base_SetConfig+0x40>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022de:	d00f      	beq.n	8002300 <TIM_Base_SetConfig+0x40>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a40      	ldr	r2, [pc, #256]	@ (80023e4 <TIM_Base_SetConfig+0x124>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d00b      	beq.n	8002300 <TIM_Base_SetConfig+0x40>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a3f      	ldr	r2, [pc, #252]	@ (80023e8 <TIM_Base_SetConfig+0x128>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d007      	beq.n	8002300 <TIM_Base_SetConfig+0x40>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a3e      	ldr	r2, [pc, #248]	@ (80023ec <TIM_Base_SetConfig+0x12c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d003      	beq.n	8002300 <TIM_Base_SetConfig+0x40>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a3d      	ldr	r2, [pc, #244]	@ (80023f0 <TIM_Base_SetConfig+0x130>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d108      	bne.n	8002312 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	4313      	orrs	r3, r2
 8002310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a32      	ldr	r2, [pc, #200]	@ (80023e0 <TIM_Base_SetConfig+0x120>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d02b      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002320:	d027      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a2f      	ldr	r2, [pc, #188]	@ (80023e4 <TIM_Base_SetConfig+0x124>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d023      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a2e      	ldr	r2, [pc, #184]	@ (80023e8 <TIM_Base_SetConfig+0x128>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d01f      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a2d      	ldr	r2, [pc, #180]	@ (80023ec <TIM_Base_SetConfig+0x12c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01b      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a2c      	ldr	r2, [pc, #176]	@ (80023f0 <TIM_Base_SetConfig+0x130>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d017      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a2b      	ldr	r2, [pc, #172]	@ (80023f4 <TIM_Base_SetConfig+0x134>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d013      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a2a      	ldr	r2, [pc, #168]	@ (80023f8 <TIM_Base_SetConfig+0x138>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d00f      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a29      	ldr	r2, [pc, #164]	@ (80023fc <TIM_Base_SetConfig+0x13c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d00b      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a28      	ldr	r2, [pc, #160]	@ (8002400 <TIM_Base_SetConfig+0x140>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d007      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a27      	ldr	r2, [pc, #156]	@ (8002404 <TIM_Base_SetConfig+0x144>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d003      	beq.n	8002372 <TIM_Base_SetConfig+0xb2>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a26      	ldr	r2, [pc, #152]	@ (8002408 <TIM_Base_SetConfig+0x148>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d108      	bne.n	8002384 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	4313      	orrs	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a0e      	ldr	r2, [pc, #56]	@ (80023e0 <TIM_Base_SetConfig+0x120>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d003      	beq.n	80023b2 <TIM_Base_SetConfig+0xf2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a10      	ldr	r2, [pc, #64]	@ (80023f0 <TIM_Base_SetConfig+0x130>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d103      	bne.n	80023ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f043 0204 	orr.w	r2, r3, #4
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]
}
 80023d2:	bf00      	nop
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	40010000 	.word	0x40010000
 80023e4:	40000400 	.word	0x40000400
 80023e8:	40000800 	.word	0x40000800
 80023ec:	40000c00 	.word	0x40000c00
 80023f0:	40010400 	.word	0x40010400
 80023f4:	40014000 	.word	0x40014000
 80023f8:	40014400 	.word	0x40014400
 80023fc:	40014800 	.word	0x40014800
 8002400:	40001800 	.word	0x40001800
 8002404:	40001c00 	.word	0x40001c00
 8002408:	40002000 	.word	0x40002000

0800240c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e042      	b.n	80024cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d106      	bne.n	8002460 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f7fe faa2 	bl	80009a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2224      	movs	r2, #36	@ 0x24
 8002464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002476:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f82b 	bl	80024d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800248c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	695a      	ldr	r2, [r3, #20]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800249c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2220      	movs	r2, #32
 80024b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2220      	movs	r2, #32
 80024c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024d8:	b0c0      	sub	sp, #256	@ 0x100
 80024da:	af00      	add	r7, sp, #0
 80024dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f0:	68d9      	ldr	r1, [r3, #12]
 80024f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	ea40 0301 	orr.w	r3, r0, r1
 80024fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	431a      	orrs	r2, r3
 800250c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	431a      	orrs	r2, r3
 8002514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800252c:	f021 010c 	bic.w	r1, r1, #12
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800253a:	430b      	orrs	r3, r1
 800253c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800253e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800254a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254e:	6999      	ldr	r1, [r3, #24]
 8002550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	ea40 0301 	orr.w	r3, r0, r1
 800255a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800255c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	4b8f      	ldr	r3, [pc, #572]	@ (80027a0 <UART_SetConfig+0x2cc>)
 8002564:	429a      	cmp	r2, r3
 8002566:	d005      	beq.n	8002574 <UART_SetConfig+0xa0>
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	4b8d      	ldr	r3, [pc, #564]	@ (80027a4 <UART_SetConfig+0x2d0>)
 8002570:	429a      	cmp	r2, r3
 8002572:	d104      	bne.n	800257e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002574:	f7fe ffae 	bl	80014d4 <HAL_RCC_GetPCLK2Freq>
 8002578:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800257c:	e003      	b.n	8002586 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800257e:	f7fe ff95 	bl	80014ac <HAL_RCC_GetPCLK1Freq>
 8002582:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002590:	f040 810c 	bne.w	80027ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002594:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002598:	2200      	movs	r2, #0
 800259a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800259e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025a6:	4622      	mov	r2, r4
 80025a8:	462b      	mov	r3, r5
 80025aa:	1891      	adds	r1, r2, r2
 80025ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80025ae:	415b      	adcs	r3, r3
 80025b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025b6:	4621      	mov	r1, r4
 80025b8:	eb12 0801 	adds.w	r8, r2, r1
 80025bc:	4629      	mov	r1, r5
 80025be:	eb43 0901 	adc.w	r9, r3, r1
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	f04f 0300 	mov.w	r3, #0
 80025ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025d6:	4690      	mov	r8, r2
 80025d8:	4699      	mov	r9, r3
 80025da:	4623      	mov	r3, r4
 80025dc:	eb18 0303 	adds.w	r3, r8, r3
 80025e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025e4:	462b      	mov	r3, r5
 80025e6:	eb49 0303 	adc.w	r3, r9, r3
 80025ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002602:	460b      	mov	r3, r1
 8002604:	18db      	adds	r3, r3, r3
 8002606:	653b      	str	r3, [r7, #80]	@ 0x50
 8002608:	4613      	mov	r3, r2
 800260a:	eb42 0303 	adc.w	r3, r2, r3
 800260e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002610:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002614:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002618:	f7fd fe4a 	bl	80002b0 <__aeabi_uldivmod>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	4b61      	ldr	r3, [pc, #388]	@ (80027a8 <UART_SetConfig+0x2d4>)
 8002622:	fba3 2302 	umull	r2, r3, r3, r2
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	011c      	lsls	r4, r3, #4
 800262a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800262e:	2200      	movs	r2, #0
 8002630:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002634:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002638:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800263c:	4642      	mov	r2, r8
 800263e:	464b      	mov	r3, r9
 8002640:	1891      	adds	r1, r2, r2
 8002642:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002644:	415b      	adcs	r3, r3
 8002646:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002648:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800264c:	4641      	mov	r1, r8
 800264e:	eb12 0a01 	adds.w	sl, r2, r1
 8002652:	4649      	mov	r1, r9
 8002654:	eb43 0b01 	adc.w	fp, r3, r1
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002664:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002668:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800266c:	4692      	mov	sl, r2
 800266e:	469b      	mov	fp, r3
 8002670:	4643      	mov	r3, r8
 8002672:	eb1a 0303 	adds.w	r3, sl, r3
 8002676:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800267a:	464b      	mov	r3, r9
 800267c:	eb4b 0303 	adc.w	r3, fp, r3
 8002680:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002690:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002694:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002698:	460b      	mov	r3, r1
 800269a:	18db      	adds	r3, r3, r3
 800269c:	643b      	str	r3, [r7, #64]	@ 0x40
 800269e:	4613      	mov	r3, r2
 80026a0:	eb42 0303 	adc.w	r3, r2, r3
 80026a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80026a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80026ae:	f7fd fdff 	bl	80002b0 <__aeabi_uldivmod>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4611      	mov	r1, r2
 80026b8:	4b3b      	ldr	r3, [pc, #236]	@ (80027a8 <UART_SetConfig+0x2d4>)
 80026ba:	fba3 2301 	umull	r2, r3, r3, r1
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	2264      	movs	r2, #100	@ 0x64
 80026c2:	fb02 f303 	mul.w	r3, r2, r3
 80026c6:	1acb      	subs	r3, r1, r3
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026ce:	4b36      	ldr	r3, [pc, #216]	@ (80027a8 <UART_SetConfig+0x2d4>)
 80026d0:	fba3 2302 	umull	r2, r3, r3, r2
 80026d4:	095b      	lsrs	r3, r3, #5
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026dc:	441c      	add	r4, r3
 80026de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026e2:	2200      	movs	r2, #0
 80026e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026f0:	4642      	mov	r2, r8
 80026f2:	464b      	mov	r3, r9
 80026f4:	1891      	adds	r1, r2, r2
 80026f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026f8:	415b      	adcs	r3, r3
 80026fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002700:	4641      	mov	r1, r8
 8002702:	1851      	adds	r1, r2, r1
 8002704:	6339      	str	r1, [r7, #48]	@ 0x30
 8002706:	4649      	mov	r1, r9
 8002708:	414b      	adcs	r3, r1
 800270a:	637b      	str	r3, [r7, #52]	@ 0x34
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	f04f 0300 	mov.w	r3, #0
 8002714:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002718:	4659      	mov	r1, fp
 800271a:	00cb      	lsls	r3, r1, #3
 800271c:	4651      	mov	r1, sl
 800271e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002722:	4651      	mov	r1, sl
 8002724:	00ca      	lsls	r2, r1, #3
 8002726:	4610      	mov	r0, r2
 8002728:	4619      	mov	r1, r3
 800272a:	4603      	mov	r3, r0
 800272c:	4642      	mov	r2, r8
 800272e:	189b      	adds	r3, r3, r2
 8002730:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002734:	464b      	mov	r3, r9
 8002736:	460a      	mov	r2, r1
 8002738:	eb42 0303 	adc.w	r3, r2, r3
 800273c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800274c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002750:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002754:	460b      	mov	r3, r1
 8002756:	18db      	adds	r3, r3, r3
 8002758:	62bb      	str	r3, [r7, #40]	@ 0x28
 800275a:	4613      	mov	r3, r2
 800275c:	eb42 0303 	adc.w	r3, r2, r3
 8002760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002762:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002766:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800276a:	f7fd fda1 	bl	80002b0 <__aeabi_uldivmod>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4b0d      	ldr	r3, [pc, #52]	@ (80027a8 <UART_SetConfig+0x2d4>)
 8002774:	fba3 1302 	umull	r1, r3, r3, r2
 8002778:	095b      	lsrs	r3, r3, #5
 800277a:	2164      	movs	r1, #100	@ 0x64
 800277c:	fb01 f303 	mul.w	r3, r1, r3
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	3332      	adds	r3, #50	@ 0x32
 8002786:	4a08      	ldr	r2, [pc, #32]	@ (80027a8 <UART_SetConfig+0x2d4>)
 8002788:	fba2 2303 	umull	r2, r3, r2, r3
 800278c:	095b      	lsrs	r3, r3, #5
 800278e:	f003 0207 	and.w	r2, r3, #7
 8002792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4422      	add	r2, r4
 800279a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800279c:	e106      	b.n	80029ac <UART_SetConfig+0x4d8>
 800279e:	bf00      	nop
 80027a0:	40011000 	.word	0x40011000
 80027a4:	40011400 	.word	0x40011400
 80027a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027b0:	2200      	movs	r2, #0
 80027b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027be:	4642      	mov	r2, r8
 80027c0:	464b      	mov	r3, r9
 80027c2:	1891      	adds	r1, r2, r2
 80027c4:	6239      	str	r1, [r7, #32]
 80027c6:	415b      	adcs	r3, r3
 80027c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027ce:	4641      	mov	r1, r8
 80027d0:	1854      	adds	r4, r2, r1
 80027d2:	4649      	mov	r1, r9
 80027d4:	eb43 0501 	adc.w	r5, r3, r1
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f04f 0300 	mov.w	r3, #0
 80027e0:	00eb      	lsls	r3, r5, #3
 80027e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027e6:	00e2      	lsls	r2, r4, #3
 80027e8:	4614      	mov	r4, r2
 80027ea:	461d      	mov	r5, r3
 80027ec:	4643      	mov	r3, r8
 80027ee:	18e3      	adds	r3, r4, r3
 80027f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027f4:	464b      	mov	r3, r9
 80027f6:	eb45 0303 	adc.w	r3, r5, r3
 80027fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800280a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f04f 0300 	mov.w	r3, #0
 8002816:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800281a:	4629      	mov	r1, r5
 800281c:	008b      	lsls	r3, r1, #2
 800281e:	4621      	mov	r1, r4
 8002820:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002824:	4621      	mov	r1, r4
 8002826:	008a      	lsls	r2, r1, #2
 8002828:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800282c:	f7fd fd40 	bl	80002b0 <__aeabi_uldivmod>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4b60      	ldr	r3, [pc, #384]	@ (80029b8 <UART_SetConfig+0x4e4>)
 8002836:	fba3 2302 	umull	r2, r3, r3, r2
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	011c      	lsls	r4, r3, #4
 800283e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002842:	2200      	movs	r2, #0
 8002844:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002848:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800284c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002850:	4642      	mov	r2, r8
 8002852:	464b      	mov	r3, r9
 8002854:	1891      	adds	r1, r2, r2
 8002856:	61b9      	str	r1, [r7, #24]
 8002858:	415b      	adcs	r3, r3
 800285a:	61fb      	str	r3, [r7, #28]
 800285c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002860:	4641      	mov	r1, r8
 8002862:	1851      	adds	r1, r2, r1
 8002864:	6139      	str	r1, [r7, #16]
 8002866:	4649      	mov	r1, r9
 8002868:	414b      	adcs	r3, r1
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	f04f 0300 	mov.w	r3, #0
 8002874:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002878:	4659      	mov	r1, fp
 800287a:	00cb      	lsls	r3, r1, #3
 800287c:	4651      	mov	r1, sl
 800287e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002882:	4651      	mov	r1, sl
 8002884:	00ca      	lsls	r2, r1, #3
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	4603      	mov	r3, r0
 800288c:	4642      	mov	r2, r8
 800288e:	189b      	adds	r3, r3, r2
 8002890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002894:	464b      	mov	r3, r9
 8002896:	460a      	mov	r2, r1
 8002898:	eb42 0303 	adc.w	r3, r2, r3
 800289c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028b8:	4649      	mov	r1, r9
 80028ba:	008b      	lsls	r3, r1, #2
 80028bc:	4641      	mov	r1, r8
 80028be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028c2:	4641      	mov	r1, r8
 80028c4:	008a      	lsls	r2, r1, #2
 80028c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028ca:	f7fd fcf1 	bl	80002b0 <__aeabi_uldivmod>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4611      	mov	r1, r2
 80028d4:	4b38      	ldr	r3, [pc, #224]	@ (80029b8 <UART_SetConfig+0x4e4>)
 80028d6:	fba3 2301 	umull	r2, r3, r3, r1
 80028da:	095b      	lsrs	r3, r3, #5
 80028dc:	2264      	movs	r2, #100	@ 0x64
 80028de:	fb02 f303 	mul.w	r3, r2, r3
 80028e2:	1acb      	subs	r3, r1, r3
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	3332      	adds	r3, #50	@ 0x32
 80028e8:	4a33      	ldr	r2, [pc, #204]	@ (80029b8 <UART_SetConfig+0x4e4>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	095b      	lsrs	r3, r3, #5
 80028f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028f4:	441c      	add	r4, r3
 80028f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028fa:	2200      	movs	r2, #0
 80028fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80028fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002900:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002904:	4642      	mov	r2, r8
 8002906:	464b      	mov	r3, r9
 8002908:	1891      	adds	r1, r2, r2
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	415b      	adcs	r3, r3
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002914:	4641      	mov	r1, r8
 8002916:	1851      	adds	r1, r2, r1
 8002918:	6039      	str	r1, [r7, #0]
 800291a:	4649      	mov	r1, r9
 800291c:	414b      	adcs	r3, r1
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800292c:	4659      	mov	r1, fp
 800292e:	00cb      	lsls	r3, r1, #3
 8002930:	4651      	mov	r1, sl
 8002932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002936:	4651      	mov	r1, sl
 8002938:	00ca      	lsls	r2, r1, #3
 800293a:	4610      	mov	r0, r2
 800293c:	4619      	mov	r1, r3
 800293e:	4603      	mov	r3, r0
 8002940:	4642      	mov	r2, r8
 8002942:	189b      	adds	r3, r3, r2
 8002944:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002946:	464b      	mov	r3, r9
 8002948:	460a      	mov	r2, r1
 800294a:	eb42 0303 	adc.w	r3, r2, r3
 800294e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	663b      	str	r3, [r7, #96]	@ 0x60
 800295a:	667a      	str	r2, [r7, #100]	@ 0x64
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002968:	4649      	mov	r1, r9
 800296a:	008b      	lsls	r3, r1, #2
 800296c:	4641      	mov	r1, r8
 800296e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002972:	4641      	mov	r1, r8
 8002974:	008a      	lsls	r2, r1, #2
 8002976:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800297a:	f7fd fc99 	bl	80002b0 <__aeabi_uldivmod>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4b0d      	ldr	r3, [pc, #52]	@ (80029b8 <UART_SetConfig+0x4e4>)
 8002984:	fba3 1302 	umull	r1, r3, r3, r2
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	2164      	movs	r1, #100	@ 0x64
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	3332      	adds	r3, #50	@ 0x32
 8002996:	4a08      	ldr	r2, [pc, #32]	@ (80029b8 <UART_SetConfig+0x4e4>)
 8002998:	fba2 2303 	umull	r2, r3, r2, r3
 800299c:	095b      	lsrs	r3, r3, #5
 800299e:	f003 020f 	and.w	r2, r3, #15
 80029a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4422      	add	r2, r4
 80029aa:	609a      	str	r2, [r3, #8]
}
 80029ac:	bf00      	nop
 80029ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029b2:	46bd      	mov	sp, r7
 80029b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029b8:	51eb851f 	.word	0x51eb851f

080029bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <SysTick_Handler+0x1c>)
 80029c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80029c4:	f001 fc1c 	bl	8004200 <xTaskGetSchedulerState>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d001      	beq.n	80029d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80029ce:	f002 fa13 	bl	8004df8 <xPortSysTickHandler>
  }
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	e000e010 	.word	0xe000e010

080029dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4a07      	ldr	r2, [pc, #28]	@ (8002a08 <vApplicationGetIdleTaskMemory+0x2c>)
 80029ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	4a06      	ldr	r2, [pc, #24]	@ (8002a0c <vApplicationGetIdleTaskMemory+0x30>)
 80029f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2280      	movs	r2, #128	@ 0x80
 80029f8:	601a      	str	r2, [r3, #0]
}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	20000130 	.word	0x20000130
 8002a0c:	2000018c 	.word	0x2000018c

08002a10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <vApplicationGetTimerTaskMemory+0x2c>)
 8002a20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4a06      	ldr	r2, [pc, #24]	@ (8002a40 <vApplicationGetTimerTaskMemory+0x30>)
 8002a26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a2e:	601a      	str	r2, [r3, #0]
}
 8002a30:	bf00      	nop
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	2000038c 	.word	0x2000038c
 8002a40:	200003e8 	.word	0x200003e8

08002a44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f103 0208 	add.w	r2, r3, #8
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f04f 32ff 	mov.w	r2, #4294967295
 8002a5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f103 0208 	add.w	r2, r3, #8
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f103 0208 	add.w	r2, r3, #8
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b085      	sub	sp, #20
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	601a      	str	r2, [r3, #0]
}
 8002ada:	bf00      	nop
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b085      	sub	sp, #20
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
 8002aee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afc:	d103      	bne.n	8002b06 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	e00c      	b.n	8002b20 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	3308      	adds	r3, #8
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	e002      	b.n	8002b14 <vListInsert+0x2e>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d2f6      	bcs.n	8002b0e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	601a      	str	r2, [r3, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6892      	ldr	r2, [r2, #8]
 8002b6e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6852      	ldr	r2, [r2, #4]
 8002b78:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d103      	bne.n	8002b8c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	1e5a      	subs	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10b      	bne.n	8002bd8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002bd2:	bf00      	nop
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002bd8:	f002 f87e 	bl	8004cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be4:	68f9      	ldr	r1, [r7, #12]
 8002be6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002be8:	fb01 f303 	mul.w	r3, r1, r3
 8002bec:	441a      	add	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	68f9      	ldr	r1, [r7, #12]
 8002c0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c0e:	fb01 f303 	mul.w	r3, r1, r3
 8002c12:	441a      	add	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	22ff      	movs	r2, #255	@ 0xff
 8002c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	22ff      	movs	r2, #255	@ 0xff
 8002c24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d114      	bne.n	8002c58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d01a      	beq.n	8002c6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	3310      	adds	r3, #16
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f001 f920 	bl	8003e80 <xTaskRemoveFromEventList>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d012      	beq.n	8002c6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <xQueueGenericReset+0xd0>)
 8002c48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	e009      	b.n	8002c6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3310      	adds	r3, #16
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fef1 	bl	8002a44 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	3324      	adds	r3, #36	@ 0x24
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff feec 	bl	8002a44 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c6c:	f002 f866 	bl	8004d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c70:	2301      	movs	r3, #1
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	e000ed04 	.word	0xe000ed04

08002c80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08e      	sub	sp, #56	@ 0x38
 8002c84:	af02      	add	r7, sp, #8
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10b      	bne.n	8002cac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	f3bf 8f4f 	dsb	sy
 8002ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	e7fd      	b.n	8002ca8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10b      	bne.n	8002cca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb6:	f383 8811 	msr	BASEPRI, r3
 8002cba:	f3bf 8f6f 	isb	sy
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	e7fd      	b.n	8002cc6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <xQueueGenericCreateStatic+0x56>
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <xQueueGenericCreateStatic+0x5a>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <xQueueGenericCreateStatic+0x5c>
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce4:	f383 8811 	msr	BASEPRI, r3
 8002ce8:	f3bf 8f6f 	isb	sy
 8002cec:	f3bf 8f4f 	dsb	sy
 8002cf0:	623b      	str	r3, [r7, #32]
}
 8002cf2:	bf00      	nop
 8002cf4:	bf00      	nop
 8002cf6:	e7fd      	b.n	8002cf4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d102      	bne.n	8002d04 <xQueueGenericCreateStatic+0x84>
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <xQueueGenericCreateStatic+0x88>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <xQueueGenericCreateStatic+0x8a>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d12:	f383 8811 	msr	BASEPRI, r3
 8002d16:	f3bf 8f6f 	isb	sy
 8002d1a:	f3bf 8f4f 	dsb	sy
 8002d1e:	61fb      	str	r3, [r7, #28]
}
 8002d20:	bf00      	nop
 8002d22:	bf00      	nop
 8002d24:	e7fd      	b.n	8002d22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d26:	2350      	movs	r3, #80	@ 0x50
 8002d28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2b50      	cmp	r3, #80	@ 0x50
 8002d2e:	d00b      	beq.n	8002d48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	61bb      	str	r3, [r7, #24]
}
 8002d42:	bf00      	nop
 8002d44:	bf00      	nop
 8002d46:	e7fd      	b.n	8002d44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00d      	beq.n	8002d70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	4613      	mov	r3, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f840 	bl	8002df0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3730      	adds	r7, #48	@ 0x30
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b08a      	sub	sp, #40	@ 0x28
 8002d7e:	af02      	add	r7, sp, #8
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	4613      	mov	r3, r2
 8002d86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10b      	bne.n	8002da6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	613b      	str	r3, [r7, #16]
}
 8002da0:	bf00      	nop
 8002da2:	bf00      	nop
 8002da4:	e7fd      	b.n	8002da2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	fb02 f303 	mul.w	r3, r2, r3
 8002dae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	3350      	adds	r3, #80	@ 0x50
 8002db4:	4618      	mov	r0, r3
 8002db6:	f002 f8b1 	bl	8004f1c <pvPortMalloc>
 8002dba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d011      	beq.n	8002de6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	3350      	adds	r3, #80	@ 0x50
 8002dca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002dd4:	79fa      	ldrb	r2, [r7, #7]
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f805 	bl	8002df0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002de6:	69bb      	ldr	r3, [r7, #24]
	}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3720      	adds	r7, #32
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d103      	bne.n	8002e0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	e002      	b.n	8002e12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e1e:	2101      	movs	r1, #1
 8002e20:	69b8      	ldr	r0, [r7, #24]
 8002e22:	f7ff fec3 	bl	8002bac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e2e:	bf00      	nop
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08e      	sub	sp, #56	@ 0x38
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e46:	2300      	movs	r3, #0
 8002e48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10b      	bne.n	8002e6c <xQueueGenericSend+0x34>
	__asm volatile
 8002e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e58:	f383 8811 	msr	BASEPRI, r3
 8002e5c:	f3bf 8f6f 	isb	sy
 8002e60:	f3bf 8f4f 	dsb	sy
 8002e64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	e7fd      	b.n	8002e68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d103      	bne.n	8002e7a <xQueueGenericSend+0x42>
 8002e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <xQueueGenericSend+0x46>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <xQueueGenericSend+0x48>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d10b      	bne.n	8002e9c <xQueueGenericSend+0x64>
	__asm volatile
 8002e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e88:	f383 8811 	msr	BASEPRI, r3
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e96:	bf00      	nop
 8002e98:	bf00      	nop
 8002e9a:	e7fd      	b.n	8002e98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d103      	bne.n	8002eaa <xQueueGenericSend+0x72>
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <xQueueGenericSend+0x76>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <xQueueGenericSend+0x78>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <xQueueGenericSend+0x94>
	__asm volatile
 8002eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	623b      	str	r3, [r7, #32]
}
 8002ec6:	bf00      	nop
 8002ec8:	bf00      	nop
 8002eca:	e7fd      	b.n	8002ec8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ecc:	f001 f998 	bl	8004200 <xTaskGetSchedulerState>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d102      	bne.n	8002edc <xQueueGenericSend+0xa4>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <xQueueGenericSend+0xa8>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <xQueueGenericSend+0xaa>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10b      	bne.n	8002efe <xQueueGenericSend+0xc6>
	__asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	61fb      	str	r3, [r7, #28]
}
 8002ef8:	bf00      	nop
 8002efa:	bf00      	nop
 8002efc:	e7fd      	b.n	8002efa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002efe:	f001 feeb 	bl	8004cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d302      	bcc.n	8002f14 <xQueueGenericSend+0xdc>
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d129      	bne.n	8002f68 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	68b9      	ldr	r1, [r7, #8]
 8002f18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f1a:	f000 fa0f 	bl	800333c <prvCopyDataToQueue>
 8002f1e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d010      	beq.n	8002f4a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f2a:	3324      	adds	r3, #36	@ 0x24
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f000 ffa7 	bl	8003e80 <xTaskRemoveFromEventList>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d013      	beq.n	8002f60 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f38:	4b3f      	ldr	r3, [pc, #252]	@ (8003038 <xQueueGenericSend+0x200>)
 8002f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	f3bf 8f4f 	dsb	sy
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	e00a      	b.n	8002f60 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d007      	beq.n	8002f60 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f50:	4b39      	ldr	r3, [pc, #228]	@ (8003038 <xQueueGenericSend+0x200>)
 8002f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f60:	f001 feec 	bl	8004d3c <vPortExitCritical>
				return pdPASS;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e063      	b.n	8003030 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f6e:	f001 fee5 	bl	8004d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e05c      	b.n	8003030 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d106      	bne.n	8002f8a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 ffe1 	bl	8003f48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f86:	2301      	movs	r3, #1
 8002f88:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f8a:	f001 fed7 	bl	8004d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f8e:	f000 fd51 	bl	8003a34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f92:	f001 fea1 	bl	8004cd8 <vPortEnterCritical>
 8002f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f9c:	b25b      	sxtb	r3, r3
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa2:	d103      	bne.n	8002fac <xQueueGenericSend+0x174>
 8002fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fb2:	b25b      	sxtb	r3, r3
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb8:	d103      	bne.n	8002fc2 <xQueueGenericSend+0x18a>
 8002fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fc2:	f001 febb 	bl	8004d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fc6:	1d3a      	adds	r2, r7, #4
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	4611      	mov	r1, r2
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 ffd0 	bl	8003f74 <xTaskCheckForTimeOut>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d124      	bne.n	8003024 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002fda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fdc:	f000 faa6 	bl	800352c <prvIsQueueFull>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d018      	beq.n	8003018 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe8:	3310      	adds	r3, #16
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fef4 	bl	8003ddc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ff6:	f000 fa31 	bl	800345c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ffa:	f000 fd29 	bl	8003a50 <xTaskResumeAll>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	f47f af7c 	bne.w	8002efe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003006:	4b0c      	ldr	r3, [pc, #48]	@ (8003038 <xQueueGenericSend+0x200>)
 8003008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	e772      	b.n	8002efe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003018:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800301a:	f000 fa1f 	bl	800345c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800301e:	f000 fd17 	bl	8003a50 <xTaskResumeAll>
 8003022:	e76c      	b.n	8002efe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003024:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003026:	f000 fa19 	bl	800345c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800302a:	f000 fd11 	bl	8003a50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800302e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003030:	4618      	mov	r0, r3
 8003032:	3738      	adds	r7, #56	@ 0x38
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	e000ed04 	.word	0xe000ed04

0800303c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b090      	sub	sp, #64	@ 0x40
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
 8003048:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800304e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10b      	bne.n	800306c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d103      	bne.n	800307a <xQueueGenericSendFromISR+0x3e>
 8003072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <xQueueGenericSendFromISR+0x42>
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <xQueueGenericSendFromISR+0x44>
 800307e:	2300      	movs	r3, #0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10b      	bne.n	800309c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003088:	f383 8811 	msr	BASEPRI, r3
 800308c:	f3bf 8f6f 	isb	sy
 8003090:	f3bf 8f4f 	dsb	sy
 8003094:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003096:	bf00      	nop
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d103      	bne.n	80030aa <xQueueGenericSendFromISR+0x6e>
 80030a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <xQueueGenericSendFromISR+0x72>
 80030aa:	2301      	movs	r3, #1
 80030ac:	e000      	b.n	80030b0 <xQueueGenericSendFromISR+0x74>
 80030ae:	2300      	movs	r3, #0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10b      	bne.n	80030cc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80030b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b8:	f383 8811 	msr	BASEPRI, r3
 80030bc:	f3bf 8f6f 	isb	sy
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	623b      	str	r3, [r7, #32]
}
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030cc:	f001 fee4 	bl	8004e98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030d0:	f3ef 8211 	mrs	r2, BASEPRI
 80030d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d8:	f383 8811 	msr	BASEPRI, r3
 80030dc:	f3bf 8f6f 	isb	sy
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	61fa      	str	r2, [r7, #28]
 80030e6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030ea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d302      	bcc.n	80030fe <xQueueGenericSendFromISR+0xc2>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d12f      	bne.n	800315e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003100:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003104:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800310a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003114:	f000 f912 	bl	800333c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003118:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800311c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003120:	d112      	bne.n	8003148 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	2b00      	cmp	r3, #0
 8003128:	d016      	beq.n	8003158 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800312a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312c:	3324      	adds	r3, #36	@ 0x24
 800312e:	4618      	mov	r0, r3
 8003130:	f000 fea6 	bl	8003e80 <xTaskRemoveFromEventList>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00e      	beq.n	8003158 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00b      	beq.n	8003158 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e007      	b.n	8003158 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003148:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800314c:	3301      	adds	r3, #1
 800314e:	b2db      	uxtb	r3, r3
 8003150:	b25a      	sxtb	r2, r3
 8003152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003158:	2301      	movs	r3, #1
 800315a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800315c:	e001      	b.n	8003162 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800315e:	2300      	movs	r3, #0
 8003160:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003164:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800316c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800316e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003170:	4618      	mov	r0, r3
 8003172:	3740      	adds	r7, #64	@ 0x40
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b08c      	sub	sp, #48	@ 0x30
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003184:	2300      	movs	r3, #0
 8003186:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800318c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10b      	bne.n	80031aa <xQueueReceive+0x32>
	__asm volatile
 8003192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003196:	f383 8811 	msr	BASEPRI, r3
 800319a:	f3bf 8f6f 	isb	sy
 800319e:	f3bf 8f4f 	dsb	sy
 80031a2:	623b      	str	r3, [r7, #32]
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	e7fd      	b.n	80031a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d103      	bne.n	80031b8 <xQueueReceive+0x40>
 80031b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <xQueueReceive+0x44>
 80031b8:	2301      	movs	r3, #1
 80031ba:	e000      	b.n	80031be <xQueueReceive+0x46>
 80031bc:	2300      	movs	r3, #0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10b      	bne.n	80031da <xQueueReceive+0x62>
	__asm volatile
 80031c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c6:	f383 8811 	msr	BASEPRI, r3
 80031ca:	f3bf 8f6f 	isb	sy
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	61fb      	str	r3, [r7, #28]
}
 80031d4:	bf00      	nop
 80031d6:	bf00      	nop
 80031d8:	e7fd      	b.n	80031d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031da:	f001 f811 	bl	8004200 <xTaskGetSchedulerState>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d102      	bne.n	80031ea <xQueueReceive+0x72>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <xQueueReceive+0x76>
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <xQueueReceive+0x78>
 80031ee:	2300      	movs	r3, #0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10b      	bne.n	800320c <xQueueReceive+0x94>
	__asm volatile
 80031f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f8:	f383 8811 	msr	BASEPRI, r3
 80031fc:	f3bf 8f6f 	isb	sy
 8003200:	f3bf 8f4f 	dsb	sy
 8003204:	61bb      	str	r3, [r7, #24]
}
 8003206:	bf00      	nop
 8003208:	bf00      	nop
 800320a:	e7fd      	b.n	8003208 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800320c:	f001 fd64 	bl	8004cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003214:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003218:	2b00      	cmp	r3, #0
 800321a:	d01f      	beq.n	800325c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800321c:	68b9      	ldr	r1, [r7, #8]
 800321e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003220:	f000 f8f6 	bl	8003410 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003226:	1e5a      	subs	r2, r3, #1
 8003228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800322c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00f      	beq.n	8003254 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003236:	3310      	adds	r3, #16
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fe21 	bl	8003e80 <xTaskRemoveFromEventList>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d007      	beq.n	8003254 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003244:	4b3c      	ldr	r3, [pc, #240]	@ (8003338 <xQueueReceive+0x1c0>)
 8003246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	f3bf 8f4f 	dsb	sy
 8003250:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003254:	f001 fd72 	bl	8004d3c <vPortExitCritical>
				return pdPASS;
 8003258:	2301      	movs	r3, #1
 800325a:	e069      	b.n	8003330 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d103      	bne.n	800326a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003262:	f001 fd6b 	bl	8004d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003266:	2300      	movs	r3, #0
 8003268:	e062      	b.n	8003330 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800326a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326c:	2b00      	cmp	r3, #0
 800326e:	d106      	bne.n	800327e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003270:	f107 0310 	add.w	r3, r7, #16
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fe67 	bl	8003f48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800327a:	2301      	movs	r3, #1
 800327c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800327e:	f001 fd5d 	bl	8004d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003282:	f000 fbd7 	bl	8003a34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003286:	f001 fd27 	bl	8004cd8 <vPortEnterCritical>
 800328a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800328c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003290:	b25b      	sxtb	r3, r3
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003296:	d103      	bne.n	80032a0 <xQueueReceive+0x128>
 8003298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032a6:	b25b      	sxtb	r3, r3
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d103      	bne.n	80032b6 <xQueueReceive+0x13e>
 80032ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032b6:	f001 fd41 	bl	8004d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032ba:	1d3a      	adds	r2, r7, #4
 80032bc:	f107 0310 	add.w	r3, r7, #16
 80032c0:	4611      	mov	r1, r2
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fe56 	bl	8003f74 <xTaskCheckForTimeOut>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d123      	bne.n	8003316 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032d0:	f000 f916 	bl	8003500 <prvIsQueueEmpty>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d017      	beq.n	800330a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032dc:	3324      	adds	r3, #36	@ 0x24
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	4611      	mov	r1, r2
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 fd7a 	bl	8003ddc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032ea:	f000 f8b7 	bl	800345c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032ee:	f000 fbaf 	bl	8003a50 <xTaskResumeAll>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d189      	bne.n	800320c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80032f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003338 <xQueueReceive+0x1c0>)
 80032fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	f3bf 8f4f 	dsb	sy
 8003304:	f3bf 8f6f 	isb	sy
 8003308:	e780      	b.n	800320c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800330a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800330c:	f000 f8a6 	bl	800345c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003310:	f000 fb9e 	bl	8003a50 <xTaskResumeAll>
 8003314:	e77a      	b.n	800320c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003316:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003318:	f000 f8a0 	bl	800345c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800331c:	f000 fb98 	bl	8003a50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003320:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003322:	f000 f8ed 	bl	8003500 <prvIsQueueEmpty>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	f43f af6f 	beq.w	800320c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800332e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003330:	4618      	mov	r0, r3
 8003332:	3730      	adds	r7, #48	@ 0x30
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	e000ed04 	.word	0xe000ed04

0800333c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003350:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10d      	bne.n	8003376 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d14d      	bne.n	80033fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	4618      	mov	r0, r3
 8003368:	f000 ff68 	bl	800423c <xTaskPriorityDisinherit>
 800336c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	609a      	str	r2, [r3, #8]
 8003374:	e043      	b.n	80033fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d119      	bne.n	80033b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6858      	ldr	r0, [r3, #4]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003384:	461a      	mov	r2, r3
 8003386:	68b9      	ldr	r1, [r7, #8]
 8003388:	f002 f949 	bl	800561e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	441a      	add	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d32b      	bcc.n	80033fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	605a      	str	r2, [r3, #4]
 80033ae:	e026      	b.n	80033fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	68d8      	ldr	r0, [r3, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	461a      	mov	r2, r3
 80033ba:	68b9      	ldr	r1, [r7, #8]
 80033bc:	f002 f92f 	bl	800561e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	425b      	negs	r3, r3
 80033ca:	441a      	add	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d207      	bcs.n	80033ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	425b      	negs	r3, r3
 80033e6:	441a      	add	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d105      	bne.n	80033fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003406:	697b      	ldr	r3, [r7, #20]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3718      	adds	r7, #24
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d018      	beq.n	8003454 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68da      	ldr	r2, [r3, #12]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342a:	441a      	add	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	429a      	cmp	r2, r3
 800343a:	d303      	bcc.n	8003444 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68d9      	ldr	r1, [r3, #12]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	461a      	mov	r2, r3
 800344e:	6838      	ldr	r0, [r7, #0]
 8003450:	f002 f8e5 	bl	800561e <memcpy>
	}
}
 8003454:	bf00      	nop
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003464:	f001 fc38 	bl	8004cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800346e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003470:	e011      	b.n	8003496 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003476:	2b00      	cmp	r3, #0
 8003478:	d012      	beq.n	80034a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3324      	adds	r3, #36	@ 0x24
 800347e:	4618      	mov	r0, r3
 8003480:	f000 fcfe 	bl	8003e80 <xTaskRemoveFromEventList>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800348a:	f000 fdd7 	bl	800403c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800348e:	7bfb      	ldrb	r3, [r7, #15]
 8003490:	3b01      	subs	r3, #1
 8003492:	b2db      	uxtb	r3, r3
 8003494:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800349a:	2b00      	cmp	r3, #0
 800349c:	dce9      	bgt.n	8003472 <prvUnlockQueue+0x16>
 800349e:	e000      	b.n	80034a2 <prvUnlockQueue+0x46>
					break;
 80034a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	22ff      	movs	r2, #255	@ 0xff
 80034a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80034aa:	f001 fc47 	bl	8004d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034ae:	f001 fc13 	bl	8004cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034ba:	e011      	b.n	80034e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d012      	beq.n	80034ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3310      	adds	r3, #16
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 fcd9 	bl	8003e80 <xTaskRemoveFromEventList>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034d4:	f000 fdb2 	bl	800403c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034d8:	7bbb      	ldrb	r3, [r7, #14]
 80034da:	3b01      	subs	r3, #1
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dce9      	bgt.n	80034bc <prvUnlockQueue+0x60>
 80034e8:	e000      	b.n	80034ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	22ff      	movs	r2, #255	@ 0xff
 80034f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80034f4:	f001 fc22 	bl	8004d3c <vPortExitCritical>
}
 80034f8:	bf00      	nop
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003508:	f001 fbe6 	bl	8004cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003510:	2b00      	cmp	r3, #0
 8003512:	d102      	bne.n	800351a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003514:	2301      	movs	r3, #1
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	e001      	b.n	800351e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800351e:	f001 fc0d 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 8003522:	68fb      	ldr	r3, [r7, #12]
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003534:	f001 fbd0 	bl	8004cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003540:	429a      	cmp	r2, r3
 8003542:	d102      	bne.n	800354a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003544:	2301      	movs	r3, #1
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	e001      	b.n	800354e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800354e:	f001 fbf5 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 8003552:	68fb      	ldr	r3, [r7, #12]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	e014      	b.n	8003596 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800356c:	4a0f      	ldr	r2, [pc, #60]	@ (80035ac <vQueueAddToRegistry+0x50>)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10b      	bne.n	8003590 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003578:	490c      	ldr	r1, [pc, #48]	@ (80035ac <vQueueAddToRegistry+0x50>)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003582:	4a0a      	ldr	r2, [pc, #40]	@ (80035ac <vQueueAddToRegistry+0x50>)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4413      	add	r3, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800358e:	e006      	b.n	800359e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	3301      	adds	r3, #1
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b07      	cmp	r3, #7
 800359a:	d9e7      	bls.n	800356c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	200007e8 	.word	0x200007e8

080035b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035c0:	f001 fb8a 	bl	8004cd8 <vPortEnterCritical>
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035ca:	b25b      	sxtb	r3, r3
 80035cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d0:	d103      	bne.n	80035da <vQueueWaitForMessageRestricted+0x2a>
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035e0:	b25b      	sxtb	r3, r3
 80035e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e6:	d103      	bne.n	80035f0 <vQueueWaitForMessageRestricted+0x40>
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035f0:	f001 fba4 	bl	8004d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d106      	bne.n	800360a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	3324      	adds	r3, #36	@ 0x24
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	68b9      	ldr	r1, [r7, #8]
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fc0f 	bl	8003e28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800360a:	6978      	ldr	r0, [r7, #20]
 800360c:	f7ff ff26 	bl	800345c <prvUnlockQueue>
	}
 8003610:	bf00      	nop
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08e      	sub	sp, #56	@ 0x38
 800361c:	af04      	add	r7, sp, #16
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003628:	2b00      	cmp	r3, #0
 800362a:	d10b      	bne.n	8003644 <xTaskCreateStatic+0x2c>
	__asm volatile
 800362c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003630:	f383 8811 	msr	BASEPRI, r3
 8003634:	f3bf 8f6f 	isb	sy
 8003638:	f3bf 8f4f 	dsb	sy
 800363c:	623b      	str	r3, [r7, #32]
}
 800363e:	bf00      	nop
 8003640:	bf00      	nop
 8003642:	e7fd      	b.n	8003640 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10b      	bne.n	8003662 <xTaskCreateStatic+0x4a>
	__asm volatile
 800364a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800364e:	f383 8811 	msr	BASEPRI, r3
 8003652:	f3bf 8f6f 	isb	sy
 8003656:	f3bf 8f4f 	dsb	sy
 800365a:	61fb      	str	r3, [r7, #28]
}
 800365c:	bf00      	nop
 800365e:	bf00      	nop
 8003660:	e7fd      	b.n	800365e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003662:	235c      	movs	r3, #92	@ 0x5c
 8003664:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	2b5c      	cmp	r3, #92	@ 0x5c
 800366a:	d00b      	beq.n	8003684 <xTaskCreateStatic+0x6c>
	__asm volatile
 800366c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003670:	f383 8811 	msr	BASEPRI, r3
 8003674:	f3bf 8f6f 	isb	sy
 8003678:	f3bf 8f4f 	dsb	sy
 800367c:	61bb      	str	r3, [r7, #24]
}
 800367e:	bf00      	nop
 8003680:	bf00      	nop
 8003682:	e7fd      	b.n	8003680 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003684:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003688:	2b00      	cmp	r3, #0
 800368a:	d01e      	beq.n	80036ca <xTaskCreateStatic+0xb2>
 800368c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368e:	2b00      	cmp	r3, #0
 8003690:	d01b      	beq.n	80036ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800369a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036a4:	2300      	movs	r3, #0
 80036a6:	9303      	str	r3, [sp, #12]
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	9302      	str	r3, [sp, #8]
 80036ac:	f107 0314 	add.w	r3, r7, #20
 80036b0:	9301      	str	r3, [sp, #4]
 80036b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	68b9      	ldr	r1, [r7, #8]
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 f850 	bl	8003762 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036c4:	f000 f8de 	bl	8003884 <prvAddNewTaskToReadyList>
 80036c8:	e001      	b.n	80036ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036ce:	697b      	ldr	r3, [r7, #20]
	}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3728      	adds	r7, #40	@ 0x28
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08c      	sub	sp, #48	@ 0x30
 80036dc:	af04      	add	r7, sp, #16
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4618      	mov	r0, r3
 80036ee:	f001 fc15 	bl	8004f1c <pvPortMalloc>
 80036f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00e      	beq.n	8003718 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80036fa:	205c      	movs	r0, #92	@ 0x5c
 80036fc:	f001 fc0e 	bl	8004f1c <pvPortMalloc>
 8003700:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	631a      	str	r2, [r3, #48]	@ 0x30
 800370e:	e005      	b.n	800371c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003710:	6978      	ldr	r0, [r7, #20]
 8003712:	f001 fcd1 	bl	80050b8 <vPortFree>
 8003716:	e001      	b.n	800371c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d017      	beq.n	8003752 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800372a:	88fa      	ldrh	r2, [r7, #6]
 800372c:	2300      	movs	r3, #0
 800372e:	9303      	str	r3, [sp, #12]
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	9302      	str	r3, [sp, #8]
 8003734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	68b9      	ldr	r1, [r7, #8]
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f80e 	bl	8003762 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003746:	69f8      	ldr	r0, [r7, #28]
 8003748:	f000 f89c 	bl	8003884 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800374c:	2301      	movs	r3, #1
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e002      	b.n	8003758 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003752:	f04f 33ff 	mov.w	r3, #4294967295
 8003756:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003758:	69bb      	ldr	r3, [r7, #24]
	}
 800375a:	4618      	mov	r0, r3
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b088      	sub	sp, #32
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
 800376e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003772:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	461a      	mov	r2, r3
 800377a:	21a5      	movs	r1, #165	@ 0xa5
 800377c:	f001 fed3 	bl	8005526 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003782:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800378a:	3b01      	subs	r3, #1
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f023 0307 	bic.w	r3, r3, #7
 8003798:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00b      	beq.n	80037bc <prvInitialiseNewTask+0x5a>
	__asm volatile
 80037a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a8:	f383 8811 	msr	BASEPRI, r3
 80037ac:	f3bf 8f6f 	isb	sy
 80037b0:	f3bf 8f4f 	dsb	sy
 80037b4:	617b      	str	r3, [r7, #20]
}
 80037b6:	bf00      	nop
 80037b8:	bf00      	nop
 80037ba:	e7fd      	b.n	80037b8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d01f      	beq.n	8003802 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	e012      	b.n	80037ee <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	4413      	add	r3, r2
 80037ce:	7819      	ldrb	r1, [r3, #0]
 80037d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	4413      	add	r3, r2
 80037d6:	3334      	adds	r3, #52	@ 0x34
 80037d8:	460a      	mov	r2, r1
 80037da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	4413      	add	r3, r2
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d006      	beq.n	80037f6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	3301      	adds	r3, #1
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	2b0f      	cmp	r3, #15
 80037f2:	d9e9      	bls.n	80037c8 <prvInitialiseNewTask+0x66>
 80037f4:	e000      	b.n	80037f8 <prvInitialiseNewTask+0x96>
			{
				break;
 80037f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003800:	e003      	b.n	800380a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800380a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380c:	2b37      	cmp	r3, #55	@ 0x37
 800380e:	d901      	bls.n	8003814 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003810:	2337      	movs	r3, #55	@ 0x37
 8003812:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003818:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800381a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800381e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003822:	2200      	movs	r2, #0
 8003824:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003828:	3304      	adds	r3, #4
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff f92a 	bl	8002a84 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	3318      	adds	r3, #24
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff f925 	bl	8002a84 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800383a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003842:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800384a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800384e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003852:	2200      	movs	r2, #0
 8003854:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	68f9      	ldr	r1, [r7, #12]
 8003862:	69b8      	ldr	r0, [r7, #24]
 8003864:	f001 f908 	bl	8004a78 <pxPortInitialiseStack>
 8003868:	4602      	mov	r2, r0
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800386e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003878:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800387a:	bf00      	nop
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800388c:	f001 fa24 	bl	8004cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003890:	4b2d      	ldr	r3, [pc, #180]	@ (8003948 <prvAddNewTaskToReadyList+0xc4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3301      	adds	r3, #1
 8003896:	4a2c      	ldr	r2, [pc, #176]	@ (8003948 <prvAddNewTaskToReadyList+0xc4>)
 8003898:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800389a:	4b2c      	ldr	r3, [pc, #176]	@ (800394c <prvAddNewTaskToReadyList+0xc8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d109      	bne.n	80038b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038a2:	4a2a      	ldr	r2, [pc, #168]	@ (800394c <prvAddNewTaskToReadyList+0xc8>)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038a8:	4b27      	ldr	r3, [pc, #156]	@ (8003948 <prvAddNewTaskToReadyList+0xc4>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d110      	bne.n	80038d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038b0:	f000 fbe8 	bl	8004084 <prvInitialiseTaskLists>
 80038b4:	e00d      	b.n	80038d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038b6:	4b26      	ldr	r3, [pc, #152]	@ (8003950 <prvAddNewTaskToReadyList+0xcc>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d109      	bne.n	80038d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038be:	4b23      	ldr	r3, [pc, #140]	@ (800394c <prvAddNewTaskToReadyList+0xc8>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d802      	bhi.n	80038d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038cc:	4a1f      	ldr	r2, [pc, #124]	@ (800394c <prvAddNewTaskToReadyList+0xc8>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038d2:	4b20      	ldr	r3, [pc, #128]	@ (8003954 <prvAddNewTaskToReadyList+0xd0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	3301      	adds	r3, #1
 80038d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003954 <prvAddNewTaskToReadyList+0xd0>)
 80038da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <prvAddNewTaskToReadyList+0xd0>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <prvAddNewTaskToReadyList+0xd4>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d903      	bls.n	80038f8 <prvAddNewTaskToReadyList+0x74>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f4:	4a18      	ldr	r2, [pc, #96]	@ (8003958 <prvAddNewTaskToReadyList+0xd4>)
 80038f6:	6013      	str	r3, [r2, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4a15      	ldr	r2, [pc, #84]	@ (800395c <prvAddNewTaskToReadyList+0xd8>)
 8003906:	441a      	add	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3304      	adds	r3, #4
 800390c:	4619      	mov	r1, r3
 800390e:	4610      	mov	r0, r2
 8003910:	f7ff f8c5 	bl	8002a9e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003914:	f001 fa12 	bl	8004d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003918:	4b0d      	ldr	r3, [pc, #52]	@ (8003950 <prvAddNewTaskToReadyList+0xcc>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00e      	beq.n	800393e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003920:	4b0a      	ldr	r3, [pc, #40]	@ (800394c <prvAddNewTaskToReadyList+0xc8>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392a:	429a      	cmp	r2, r3
 800392c:	d207      	bcs.n	800393e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800392e:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <prvAddNewTaskToReadyList+0xdc>)
 8003930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	f3bf 8f4f 	dsb	sy
 800393a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	20000cfc 	.word	0x20000cfc
 800394c:	20000828 	.word	0x20000828
 8003950:	20000d08 	.word	0x20000d08
 8003954:	20000d18 	.word	0x20000d18
 8003958:	20000d04 	.word	0x20000d04
 800395c:	2000082c 	.word	0x2000082c
 8003960:	e000ed04 	.word	0xe000ed04

08003964 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08a      	sub	sp, #40	@ 0x28
 8003968:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800396a:	2300      	movs	r3, #0
 800396c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800396e:	2300      	movs	r3, #0
 8003970:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003972:	463a      	mov	r2, r7
 8003974:	1d39      	adds	r1, r7, #4
 8003976:	f107 0308 	add.w	r3, r7, #8
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff f82e 	bl	80029dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003980:	6839      	ldr	r1, [r7, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	9202      	str	r2, [sp, #8]
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	2300      	movs	r3, #0
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	2300      	movs	r3, #0
 8003990:	460a      	mov	r2, r1
 8003992:	4922      	ldr	r1, [pc, #136]	@ (8003a1c <vTaskStartScheduler+0xb8>)
 8003994:	4822      	ldr	r0, [pc, #136]	@ (8003a20 <vTaskStartScheduler+0xbc>)
 8003996:	f7ff fe3f 	bl	8003618 <xTaskCreateStatic>
 800399a:	4603      	mov	r3, r0
 800399c:	4a21      	ldr	r2, [pc, #132]	@ (8003a24 <vTaskStartScheduler+0xc0>)
 800399e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80039a0:	4b20      	ldr	r3, [pc, #128]	@ (8003a24 <vTaskStartScheduler+0xc0>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80039a8:	2301      	movs	r3, #1
 80039aa:	617b      	str	r3, [r7, #20]
 80039ac:	e001      	b.n	80039b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d102      	bne.n	80039be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80039b8:	f000 fd04 	bl	80043c4 <xTimerCreateTimerTask>
 80039bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d116      	bne.n	80039f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80039c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	613b      	str	r3, [r7, #16]
}
 80039d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80039d8:	4b13      	ldr	r3, [pc, #76]	@ (8003a28 <vTaskStartScheduler+0xc4>)
 80039da:	f04f 32ff 	mov.w	r2, #4294967295
 80039de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80039e0:	4b12      	ldr	r3, [pc, #72]	@ (8003a2c <vTaskStartScheduler+0xc8>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80039e6:	4b12      	ldr	r3, [pc, #72]	@ (8003a30 <vTaskStartScheduler+0xcc>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80039ec:	f001 f8d0 	bl	8004b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80039f0:	e00f      	b.n	8003a12 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d10b      	bne.n	8003a12 <vTaskStartScheduler+0xae>
	__asm volatile
 80039fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039fe:	f383 8811 	msr	BASEPRI, r3
 8003a02:	f3bf 8f6f 	isb	sy
 8003a06:	f3bf 8f4f 	dsb	sy
 8003a0a:	60fb      	str	r3, [r7, #12]
}
 8003a0c:	bf00      	nop
 8003a0e:	bf00      	nop
 8003a10:	e7fd      	b.n	8003a0e <vTaskStartScheduler+0xaa>
}
 8003a12:	bf00      	nop
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	0800620c 	.word	0x0800620c
 8003a20:	08004055 	.word	0x08004055
 8003a24:	20000d20 	.word	0x20000d20
 8003a28:	20000d1c 	.word	0x20000d1c
 8003a2c:	20000d08 	.word	0x20000d08
 8003a30:	20000d00 	.word	0x20000d00

08003a34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a38:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <vTaskSuspendAll+0x18>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	4a03      	ldr	r2, [pc, #12]	@ (8003a4c <vTaskSuspendAll+0x18>)
 8003a40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a42:	bf00      	nop
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	20000d24 	.word	0x20000d24

08003a50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a5e:	4b42      	ldr	r3, [pc, #264]	@ (8003b68 <xTaskResumeAll+0x118>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10b      	bne.n	8003a7e <xTaskResumeAll+0x2e>
	__asm volatile
 8003a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6a:	f383 8811 	msr	BASEPRI, r3
 8003a6e:	f3bf 8f6f 	isb	sy
 8003a72:	f3bf 8f4f 	dsb	sy
 8003a76:	603b      	str	r3, [r7, #0]
}
 8003a78:	bf00      	nop
 8003a7a:	bf00      	nop
 8003a7c:	e7fd      	b.n	8003a7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003a7e:	f001 f92b 	bl	8004cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003a82:	4b39      	ldr	r3, [pc, #228]	@ (8003b68 <xTaskResumeAll+0x118>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	4a37      	ldr	r2, [pc, #220]	@ (8003b68 <xTaskResumeAll+0x118>)
 8003a8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a8c:	4b36      	ldr	r3, [pc, #216]	@ (8003b68 <xTaskResumeAll+0x118>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d162      	bne.n	8003b5a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a94:	4b35      	ldr	r3, [pc, #212]	@ (8003b6c <xTaskResumeAll+0x11c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d05e      	beq.n	8003b5a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a9c:	e02f      	b.n	8003afe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a9e:	4b34      	ldr	r3, [pc, #208]	@ (8003b70 <xTaskResumeAll+0x120>)
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	3318      	adds	r3, #24
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff f854 	bl	8002b58 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	3304      	adds	r3, #4
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff f84f 	bl	8002b58 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003abe:	4b2d      	ldr	r3, [pc, #180]	@ (8003b74 <xTaskResumeAll+0x124>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d903      	bls.n	8003ace <xTaskResumeAll+0x7e>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	4a2a      	ldr	r2, [pc, #168]	@ (8003b74 <xTaskResumeAll+0x124>)
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4a27      	ldr	r2, [pc, #156]	@ (8003b78 <xTaskResumeAll+0x128>)
 8003adc:	441a      	add	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	f7fe ffda 	bl	8002a9e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aee:	4b23      	ldr	r3, [pc, #140]	@ (8003b7c <xTaskResumeAll+0x12c>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d302      	bcc.n	8003afe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003af8:	4b21      	ldr	r3, [pc, #132]	@ (8003b80 <xTaskResumeAll+0x130>)
 8003afa:	2201      	movs	r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003afe:	4b1c      	ldr	r3, [pc, #112]	@ (8003b70 <xTaskResumeAll+0x120>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1cb      	bne.n	8003a9e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b0c:	f000 fb58 	bl	80041c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b10:	4b1c      	ldr	r3, [pc, #112]	@ (8003b84 <xTaskResumeAll+0x134>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d010      	beq.n	8003b3e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b1c:	f000 f846 	bl	8003bac <xTaskIncrementTick>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003b26:	4b16      	ldr	r3, [pc, #88]	@ (8003b80 <xTaskResumeAll+0x130>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f1      	bne.n	8003b1c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003b38:	4b12      	ldr	r3, [pc, #72]	@ (8003b84 <xTaskResumeAll+0x134>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b3e:	4b10      	ldr	r3, [pc, #64]	@ (8003b80 <xTaskResumeAll+0x130>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d009      	beq.n	8003b5a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b46:	2301      	movs	r3, #1
 8003b48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b88 <xTaskResumeAll+0x138>)
 8003b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	f3bf 8f4f 	dsb	sy
 8003b56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b5a:	f001 f8ef 	bl	8004d3c <vPortExitCritical>

	return xAlreadyYielded;
 8003b5e:	68bb      	ldr	r3, [r7, #8]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	20000d24 	.word	0x20000d24
 8003b6c:	20000cfc 	.word	0x20000cfc
 8003b70:	20000cbc 	.word	0x20000cbc
 8003b74:	20000d04 	.word	0x20000d04
 8003b78:	2000082c 	.word	0x2000082c
 8003b7c:	20000828 	.word	0x20000828
 8003b80:	20000d10 	.word	0x20000d10
 8003b84:	20000d0c 	.word	0x20000d0c
 8003b88:	e000ed04 	.word	0xe000ed04

08003b8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003b92:	4b05      	ldr	r3, [pc, #20]	@ (8003ba8 <xTaskGetTickCount+0x1c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b98:	687b      	ldr	r3, [r7, #4]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	20000d00 	.word	0x20000d00

08003bac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bb6:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf4 <xTaskIncrementTick+0x148>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f040 8090 	bne.w	8003ce0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bc0:	4b4d      	ldr	r3, [pc, #308]	@ (8003cf8 <xTaskIncrementTick+0x14c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003bc8:	4a4b      	ldr	r2, [pc, #300]	@ (8003cf8 <xTaskIncrementTick+0x14c>)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d121      	bne.n	8003c18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003bd4:	4b49      	ldr	r3, [pc, #292]	@ (8003cfc <xTaskIncrementTick+0x150>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be2:	f383 8811 	msr	BASEPRI, r3
 8003be6:	f3bf 8f6f 	isb	sy
 8003bea:	f3bf 8f4f 	dsb	sy
 8003bee:	603b      	str	r3, [r7, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	bf00      	nop
 8003bf4:	e7fd      	b.n	8003bf2 <xTaskIncrementTick+0x46>
 8003bf6:	4b41      	ldr	r3, [pc, #260]	@ (8003cfc <xTaskIncrementTick+0x150>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	60fb      	str	r3, [r7, #12]
 8003bfc:	4b40      	ldr	r3, [pc, #256]	@ (8003d00 <xTaskIncrementTick+0x154>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a3e      	ldr	r2, [pc, #248]	@ (8003cfc <xTaskIncrementTick+0x150>)
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	4a3e      	ldr	r2, [pc, #248]	@ (8003d00 <xTaskIncrementTick+0x154>)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d04 <xTaskIncrementTick+0x158>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	4a3c      	ldr	r2, [pc, #240]	@ (8003d04 <xTaskIncrementTick+0x158>)
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	f000 fad4 	bl	80041c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c18:	4b3b      	ldr	r3, [pc, #236]	@ (8003d08 <xTaskIncrementTick+0x15c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d349      	bcc.n	8003cb6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c22:	4b36      	ldr	r3, [pc, #216]	@ (8003cfc <xTaskIncrementTick+0x150>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d104      	bne.n	8003c36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c2c:	4b36      	ldr	r3, [pc, #216]	@ (8003d08 <xTaskIncrementTick+0x15c>)
 8003c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c32:	601a      	str	r2, [r3, #0]
					break;
 8003c34:	e03f      	b.n	8003cb6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c36:	4b31      	ldr	r3, [pc, #196]	@ (8003cfc <xTaskIncrementTick+0x150>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d203      	bcs.n	8003c56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003d08 <xTaskIncrementTick+0x15c>)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c54:	e02f      	b.n	8003cb6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fe ff7c 	bl	8002b58 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d004      	beq.n	8003c72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	3318      	adds	r3, #24
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fe ff73 	bl	8002b58 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c76:	4b25      	ldr	r3, [pc, #148]	@ (8003d0c <xTaskIncrementTick+0x160>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d903      	bls.n	8003c86 <xTaskIncrementTick+0xda>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c82:	4a22      	ldr	r2, [pc, #136]	@ (8003d0c <xTaskIncrementTick+0x160>)
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4413      	add	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4a1f      	ldr	r2, [pc, #124]	@ (8003d10 <xTaskIncrementTick+0x164>)
 8003c94:	441a      	add	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	3304      	adds	r3, #4
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	f7fe fefe 	bl	8002a9e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d14 <xTaskIncrementTick+0x168>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d3b8      	bcc.n	8003c22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cb4:	e7b5      	b.n	8003c22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003cb6:	4b17      	ldr	r3, [pc, #92]	@ (8003d14 <xTaskIncrementTick+0x168>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbc:	4914      	ldr	r1, [pc, #80]	@ (8003d10 <xTaskIncrementTick+0x164>)
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	440b      	add	r3, r1
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d901      	bls.n	8003cd2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003cd2:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <xTaskIncrementTick+0x16c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d007      	beq.n	8003cea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	e004      	b.n	8003cea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d1c <xTaskIncrementTick+0x170>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8003d1c <xTaskIncrementTick+0x170>)
 8003ce8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003cea:	697b      	ldr	r3, [r7, #20]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000d24 	.word	0x20000d24
 8003cf8:	20000d00 	.word	0x20000d00
 8003cfc:	20000cb4 	.word	0x20000cb4
 8003d00:	20000cb8 	.word	0x20000cb8
 8003d04:	20000d14 	.word	0x20000d14
 8003d08:	20000d1c 	.word	0x20000d1c
 8003d0c:	20000d04 	.word	0x20000d04
 8003d10:	2000082c 	.word	0x2000082c
 8003d14:	20000828 	.word	0x20000828
 8003d18:	20000d10 	.word	0x20000d10
 8003d1c:	20000d0c 	.word	0x20000d0c

08003d20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d26:	4b28      	ldr	r3, [pc, #160]	@ (8003dc8 <vTaskSwitchContext+0xa8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d2e:	4b27      	ldr	r3, [pc, #156]	@ (8003dcc <vTaskSwitchContext+0xac>)
 8003d30:	2201      	movs	r2, #1
 8003d32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d34:	e042      	b.n	8003dbc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003d36:	4b25      	ldr	r3, [pc, #148]	@ (8003dcc <vTaskSwitchContext+0xac>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d3c:	4b24      	ldr	r3, [pc, #144]	@ (8003dd0 <vTaskSwitchContext+0xb0>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	e011      	b.n	8003d68 <vTaskSwitchContext+0x48>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10b      	bne.n	8003d62 <vTaskSwitchContext+0x42>
	__asm volatile
 8003d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4e:	f383 8811 	msr	BASEPRI, r3
 8003d52:	f3bf 8f6f 	isb	sy
 8003d56:	f3bf 8f4f 	dsb	sy
 8003d5a:	607b      	str	r3, [r7, #4]
}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	e7fd      	b.n	8003d5e <vTaskSwitchContext+0x3e>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	491a      	ldr	r1, [pc, #104]	@ (8003dd4 <vTaskSwitchContext+0xb4>)
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0e3      	beq.n	8003d44 <vTaskSwitchContext+0x24>
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	4a13      	ldr	r2, [pc, #76]	@ (8003dd4 <vTaskSwitchContext+0xb4>)
 8003d88:	4413      	add	r3, r2
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	3308      	adds	r3, #8
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d104      	bne.n	8003dac <vTaskSwitchContext+0x8c>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	605a      	str	r2, [r3, #4]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	4a09      	ldr	r2, [pc, #36]	@ (8003dd8 <vTaskSwitchContext+0xb8>)
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	4a06      	ldr	r2, [pc, #24]	@ (8003dd0 <vTaskSwitchContext+0xb0>)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6013      	str	r3, [r2, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	20000d24 	.word	0x20000d24
 8003dcc:	20000d10 	.word	0x20000d10
 8003dd0:	20000d04 	.word	0x20000d04
 8003dd4:	2000082c 	.word	0x2000082c
 8003dd8:	20000828 	.word	0x20000828

08003ddc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10b      	bne.n	8003e04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df0:	f383 8811 	msr	BASEPRI, r3
 8003df4:	f3bf 8f6f 	isb	sy
 8003df8:	f3bf 8f4f 	dsb	sy
 8003dfc:	60fb      	str	r3, [r7, #12]
}
 8003dfe:	bf00      	nop
 8003e00:	bf00      	nop
 8003e02:	e7fd      	b.n	8003e00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e04:	4b07      	ldr	r3, [pc, #28]	@ (8003e24 <vTaskPlaceOnEventList+0x48>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3318      	adds	r3, #24
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7fe fe6a 	bl	8002ae6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e12:	2101      	movs	r1, #1
 8003e14:	6838      	ldr	r0, [r7, #0]
 8003e16:	f000 fa81 	bl	800431c <prvAddCurrentTaskToDelayedList>
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20000828 	.word	0x20000828

08003e28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10b      	bne.n	8003e52 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	617b      	str	r3, [r7, #20]
}
 8003e4c:	bf00      	nop
 8003e4e:	bf00      	nop
 8003e50:	e7fd      	b.n	8003e4e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e52:	4b0a      	ldr	r3, [pc, #40]	@ (8003e7c <vTaskPlaceOnEventListRestricted+0x54>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3318      	adds	r3, #24
 8003e58:	4619      	mov	r1, r3
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f7fe fe1f 	bl	8002a9e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003e66:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	68b8      	ldr	r0, [r7, #8]
 8003e70:	f000 fa54 	bl	800431c <prvAddCurrentTaskToDelayedList>
	}
 8003e74:	bf00      	nop
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20000828 	.word	0x20000828

08003e80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10b      	bne.n	8003eae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e9a:	f383 8811 	msr	BASEPRI, r3
 8003e9e:	f3bf 8f6f 	isb	sy
 8003ea2:	f3bf 8f4f 	dsb	sy
 8003ea6:	60fb      	str	r3, [r7, #12]
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	e7fd      	b.n	8003eaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	3318      	adds	r3, #24
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fe fe50 	bl	8002b58 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f30 <xTaskRemoveFromEventList+0xb0>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d11d      	bne.n	8003efc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fe fe47 	bl	8002b58 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ece:	4b19      	ldr	r3, [pc, #100]	@ (8003f34 <xTaskRemoveFromEventList+0xb4>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d903      	bls.n	8003ede <xTaskRemoveFromEventList+0x5e>
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	4a16      	ldr	r2, [pc, #88]	@ (8003f34 <xTaskRemoveFromEventList+0xb4>)
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4413      	add	r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4a13      	ldr	r2, [pc, #76]	@ (8003f38 <xTaskRemoveFromEventList+0xb8>)
 8003eec:	441a      	add	r2, r3
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	f7fe fdd2 	bl	8002a9e <vListInsertEnd>
 8003efa:	e005      	b.n	8003f08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	3318      	adds	r3, #24
 8003f00:	4619      	mov	r1, r3
 8003f02:	480e      	ldr	r0, [pc, #56]	@ (8003f3c <xTaskRemoveFromEventList+0xbc>)
 8003f04:	f7fe fdcb 	bl	8002a9e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <xTaskRemoveFromEventList+0xc0>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d905      	bls.n	8003f22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f16:	2301      	movs	r3, #1
 8003f18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <xTaskRemoveFromEventList+0xc4>)
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	e001      	b.n	8003f26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f26:	697b      	ldr	r3, [r7, #20]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20000d24 	.word	0x20000d24
 8003f34:	20000d04 	.word	0x20000d04
 8003f38:	2000082c 	.word	0x2000082c
 8003f3c:	20000cbc 	.word	0x20000cbc
 8003f40:	20000828 	.word	0x20000828
 8003f44:	20000d10 	.word	0x20000d10

08003f48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f50:	4b06      	ldr	r3, [pc, #24]	@ (8003f6c <vTaskInternalSetTimeOutState+0x24>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <vTaskInternalSetTimeOutState+0x28>)
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	605a      	str	r2, [r3, #4]
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	20000d14 	.word	0x20000d14
 8003f70:	20000d00 	.word	0x20000d00

08003f74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10b      	bne.n	8003f9c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	613b      	str	r3, [r7, #16]
}
 8003f96:	bf00      	nop
 8003f98:	bf00      	nop
 8003f9a:	e7fd      	b.n	8003f98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10b      	bne.n	8003fba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa6:	f383 8811 	msr	BASEPRI, r3
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	f3bf 8f4f 	dsb	sy
 8003fb2:	60fb      	str	r3, [r7, #12]
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	e7fd      	b.n	8003fb6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003fba:	f000 fe8d 	bl	8004cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8004034 <xTaskCheckForTimeOut+0xc0>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd6:	d102      	bne.n	8003fde <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61fb      	str	r3, [r7, #28]
 8003fdc:	e023      	b.n	8004026 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b15      	ldr	r3, [pc, #84]	@ (8004038 <xTaskCheckForTimeOut+0xc4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d007      	beq.n	8003ffa <xTaskCheckForTimeOut+0x86>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d302      	bcc.n	8003ffa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	e015      	b.n	8004026 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	d20b      	bcs.n	800401c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	1ad2      	subs	r2, r2, r3
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f7ff ff99 	bl	8003f48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	e004      	b.n	8004026 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004022:	2301      	movs	r3, #1
 8004024:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004026:	f000 fe89 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 800402a:	69fb      	ldr	r3, [r7, #28]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3720      	adds	r7, #32
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	20000d00 	.word	0x20000d00
 8004038:	20000d14 	.word	0x20000d14

0800403c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004040:	4b03      	ldr	r3, [pc, #12]	@ (8004050 <vTaskMissedYield+0x14>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]
}
 8004046:	bf00      	nop
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	20000d10 	.word	0x20000d10

08004054 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800405c:	f000 f852 	bl	8004104 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004060:	4b06      	ldr	r3, [pc, #24]	@ (800407c <prvIdleTask+0x28>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d9f9      	bls.n	800405c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004068:	4b05      	ldr	r3, [pc, #20]	@ (8004080 <prvIdleTask+0x2c>)
 800406a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004078:	e7f0      	b.n	800405c <prvIdleTask+0x8>
 800407a:	bf00      	nop
 800407c:	2000082c 	.word	0x2000082c
 8004080:	e000ed04 	.word	0xe000ed04

08004084 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800408a:	2300      	movs	r3, #0
 800408c:	607b      	str	r3, [r7, #4]
 800408e:	e00c      	b.n	80040aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4a12      	ldr	r2, [pc, #72]	@ (80040e4 <prvInitialiseTaskLists+0x60>)
 800409c:	4413      	add	r3, r2
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fcd0 	bl	8002a44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3301      	adds	r3, #1
 80040a8:	607b      	str	r3, [r7, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b37      	cmp	r3, #55	@ 0x37
 80040ae:	d9ef      	bls.n	8004090 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040b0:	480d      	ldr	r0, [pc, #52]	@ (80040e8 <prvInitialiseTaskLists+0x64>)
 80040b2:	f7fe fcc7 	bl	8002a44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040b6:	480d      	ldr	r0, [pc, #52]	@ (80040ec <prvInitialiseTaskLists+0x68>)
 80040b8:	f7fe fcc4 	bl	8002a44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040bc:	480c      	ldr	r0, [pc, #48]	@ (80040f0 <prvInitialiseTaskLists+0x6c>)
 80040be:	f7fe fcc1 	bl	8002a44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040c2:	480c      	ldr	r0, [pc, #48]	@ (80040f4 <prvInitialiseTaskLists+0x70>)
 80040c4:	f7fe fcbe 	bl	8002a44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040c8:	480b      	ldr	r0, [pc, #44]	@ (80040f8 <prvInitialiseTaskLists+0x74>)
 80040ca:	f7fe fcbb 	bl	8002a44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040ce:	4b0b      	ldr	r3, [pc, #44]	@ (80040fc <prvInitialiseTaskLists+0x78>)
 80040d0:	4a05      	ldr	r2, [pc, #20]	@ (80040e8 <prvInitialiseTaskLists+0x64>)
 80040d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004100 <prvInitialiseTaskLists+0x7c>)
 80040d6:	4a05      	ldr	r2, [pc, #20]	@ (80040ec <prvInitialiseTaskLists+0x68>)
 80040d8:	601a      	str	r2, [r3, #0]
}
 80040da:	bf00      	nop
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	2000082c 	.word	0x2000082c
 80040e8:	20000c8c 	.word	0x20000c8c
 80040ec:	20000ca0 	.word	0x20000ca0
 80040f0:	20000cbc 	.word	0x20000cbc
 80040f4:	20000cd0 	.word	0x20000cd0
 80040f8:	20000ce8 	.word	0x20000ce8
 80040fc:	20000cb4 	.word	0x20000cb4
 8004100:	20000cb8 	.word	0x20000cb8

08004104 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800410a:	e019      	b.n	8004140 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800410c:	f000 fde4 	bl	8004cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004110:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <prvCheckTasksWaitingTermination+0x50>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3304      	adds	r3, #4
 800411c:	4618      	mov	r0, r3
 800411e:	f7fe fd1b 	bl	8002b58 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004122:	4b0d      	ldr	r3, [pc, #52]	@ (8004158 <prvCheckTasksWaitingTermination+0x54>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	3b01      	subs	r3, #1
 8004128:	4a0b      	ldr	r2, [pc, #44]	@ (8004158 <prvCheckTasksWaitingTermination+0x54>)
 800412a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800412c:	4b0b      	ldr	r3, [pc, #44]	@ (800415c <prvCheckTasksWaitingTermination+0x58>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	3b01      	subs	r3, #1
 8004132:	4a0a      	ldr	r2, [pc, #40]	@ (800415c <prvCheckTasksWaitingTermination+0x58>)
 8004134:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004136:	f000 fe01 	bl	8004d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f810 	bl	8004160 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004140:	4b06      	ldr	r3, [pc, #24]	@ (800415c <prvCheckTasksWaitingTermination+0x58>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1e1      	bne.n	800410c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004148:	bf00      	nop
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000cd0 	.word	0x20000cd0
 8004158:	20000cfc 	.word	0x20000cfc
 800415c:	20000ce4 	.word	0x20000ce4

08004160 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800416e:	2b00      	cmp	r3, #0
 8004170:	d108      	bne.n	8004184 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	4618      	mov	r0, r3
 8004178:	f000 ff9e 	bl	80050b8 <vPortFree>
				vPortFree( pxTCB );
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 ff9b 	bl	80050b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004182:	e019      	b.n	80041b8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800418a:	2b01      	cmp	r3, #1
 800418c:	d103      	bne.n	8004196 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 ff92 	bl	80050b8 <vPortFree>
	}
 8004194:	e010      	b.n	80041b8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800419c:	2b02      	cmp	r3, #2
 800419e:	d00b      	beq.n	80041b8 <prvDeleteTCB+0x58>
	__asm volatile
 80041a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	60fb      	str	r3, [r7, #12]
}
 80041b2:	bf00      	nop
 80041b4:	bf00      	nop
 80041b6:	e7fd      	b.n	80041b4 <prvDeleteTCB+0x54>
	}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041c6:	4b0c      	ldr	r3, [pc, #48]	@ (80041f8 <prvResetNextTaskUnblockTime+0x38>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d104      	bne.n	80041da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041d0:	4b0a      	ldr	r3, [pc, #40]	@ (80041fc <prvResetNextTaskUnblockTime+0x3c>)
 80041d2:	f04f 32ff 	mov.w	r2, #4294967295
 80041d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041d8:	e008      	b.n	80041ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041da:	4b07      	ldr	r3, [pc, #28]	@ (80041f8 <prvResetNextTaskUnblockTime+0x38>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	4a04      	ldr	r2, [pc, #16]	@ (80041fc <prvResetNextTaskUnblockTime+0x3c>)
 80041ea:	6013      	str	r3, [r2, #0]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	20000cb4 	.word	0x20000cb4
 80041fc:	20000d1c 	.word	0x20000d1c

08004200 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004206:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <xTaskGetSchedulerState+0x34>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d102      	bne.n	8004214 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800420e:	2301      	movs	r3, #1
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	e008      	b.n	8004226 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004214:	4b08      	ldr	r3, [pc, #32]	@ (8004238 <xTaskGetSchedulerState+0x38>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d102      	bne.n	8004222 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800421c:	2302      	movs	r3, #2
 800421e:	607b      	str	r3, [r7, #4]
 8004220:	e001      	b.n	8004226 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004222:	2300      	movs	r3, #0
 8004224:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004226:	687b      	ldr	r3, [r7, #4]
	}
 8004228:	4618      	mov	r0, r3
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	20000d08 	.word	0x20000d08
 8004238:	20000d24 	.word	0x20000d24

0800423c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004248:	2300      	movs	r3, #0
 800424a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d058      	beq.n	8004304 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004252:	4b2f      	ldr	r3, [pc, #188]	@ (8004310 <xTaskPriorityDisinherit+0xd4>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	429a      	cmp	r2, r3
 800425a:	d00b      	beq.n	8004274 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	60fb      	str	r3, [r7, #12]
}
 800426e:	bf00      	nop
 8004270:	bf00      	nop
 8004272:	e7fd      	b.n	8004270 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10b      	bne.n	8004294 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800427c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004280:	f383 8811 	msr	BASEPRI, r3
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	60bb      	str	r3, [r7, #8]
}
 800428e:	bf00      	nop
 8004290:	bf00      	nop
 8004292:	e7fd      	b.n	8004290 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004298:	1e5a      	subs	r2, r3, #1
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d02c      	beq.n	8004304 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d128      	bne.n	8004304 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	3304      	adds	r3, #4
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7fe fc4e 	bl	8002b58 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004314 <xTaskPriorityDisinherit+0xd8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d903      	bls.n	80042e4 <xTaskPriorityDisinherit+0xa8>
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004314 <xTaskPriorityDisinherit+0xd8>)
 80042e2:	6013      	str	r3, [r2, #0]
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042e8:	4613      	mov	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4a09      	ldr	r2, [pc, #36]	@ (8004318 <xTaskPriorityDisinherit+0xdc>)
 80042f2:	441a      	add	r2, r3
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	3304      	adds	r3, #4
 80042f8:	4619      	mov	r1, r3
 80042fa:	4610      	mov	r0, r2
 80042fc:	f7fe fbcf 	bl	8002a9e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004300:	2301      	movs	r3, #1
 8004302:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004304:	697b      	ldr	r3, [r7, #20]
	}
 8004306:	4618      	mov	r0, r3
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000828 	.word	0x20000828
 8004314:	20000d04 	.word	0x20000d04
 8004318:	2000082c 	.word	0x2000082c

0800431c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004326:	4b21      	ldr	r3, [pc, #132]	@ (80043ac <prvAddCurrentTaskToDelayedList+0x90>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800432c:	4b20      	ldr	r3, [pc, #128]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3304      	adds	r3, #4
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe fc10 	bl	8002b58 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433e:	d10a      	bne.n	8004356 <prvAddCurrentTaskToDelayedList+0x3a>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004346:	4b1a      	ldr	r3, [pc, #104]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	3304      	adds	r3, #4
 800434c:	4619      	mov	r1, r3
 800434e:	4819      	ldr	r0, [pc, #100]	@ (80043b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004350:	f7fe fba5 	bl	8002a9e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004354:	e026      	b.n	80043a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4413      	add	r3, r2
 800435c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800435e:	4b14      	ldr	r3, [pc, #80]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	429a      	cmp	r2, r3
 800436c:	d209      	bcs.n	8004382 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800436e:	4b12      	ldr	r3, [pc, #72]	@ (80043b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	4b0f      	ldr	r3, [pc, #60]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3304      	adds	r3, #4
 8004378:	4619      	mov	r1, r3
 800437a:	4610      	mov	r0, r2
 800437c:	f7fe fbb3 	bl	8002ae6 <vListInsert>
}
 8004380:	e010      	b.n	80043a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004382:	4b0e      	ldr	r3, [pc, #56]	@ (80043bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	4b0a      	ldr	r3, [pc, #40]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3304      	adds	r3, #4
 800438c:	4619      	mov	r1, r3
 800438e:	4610      	mov	r0, r2
 8004390:	f7fe fba9 	bl	8002ae6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004394:	4b0a      	ldr	r3, [pc, #40]	@ (80043c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	429a      	cmp	r2, r3
 800439c:	d202      	bcs.n	80043a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800439e:	4a08      	ldr	r2, [pc, #32]	@ (80043c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	6013      	str	r3, [r2, #0]
}
 80043a4:	bf00      	nop
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20000d00 	.word	0x20000d00
 80043b0:	20000828 	.word	0x20000828
 80043b4:	20000ce8 	.word	0x20000ce8
 80043b8:	20000cb8 	.word	0x20000cb8
 80043bc:	20000cb4 	.word	0x20000cb4
 80043c0:	20000d1c 	.word	0x20000d1c

080043c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08a      	sub	sp, #40	@ 0x28
 80043c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80043ca:	2300      	movs	r3, #0
 80043cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80043ce:	f000 fb13 	bl	80049f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80043d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004448 <xTimerCreateTimerTask+0x84>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d021      	beq.n	800441e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80043e2:	1d3a      	adds	r2, r7, #4
 80043e4:	f107 0108 	add.w	r1, r7, #8
 80043e8:	f107 030c 	add.w	r3, r7, #12
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fe fb0f 	bl	8002a10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80043f2:	6879      	ldr	r1, [r7, #4]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	9202      	str	r2, [sp, #8]
 80043fa:	9301      	str	r3, [sp, #4]
 80043fc:	2302      	movs	r3, #2
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	2300      	movs	r3, #0
 8004402:	460a      	mov	r2, r1
 8004404:	4911      	ldr	r1, [pc, #68]	@ (800444c <xTimerCreateTimerTask+0x88>)
 8004406:	4812      	ldr	r0, [pc, #72]	@ (8004450 <xTimerCreateTimerTask+0x8c>)
 8004408:	f7ff f906 	bl	8003618 <xTaskCreateStatic>
 800440c:	4603      	mov	r3, r0
 800440e:	4a11      	ldr	r2, [pc, #68]	@ (8004454 <xTimerCreateTimerTask+0x90>)
 8004410:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004412:	4b10      	ldr	r3, [pc, #64]	@ (8004454 <xTimerCreateTimerTask+0x90>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800441a:	2301      	movs	r3, #1
 800441c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10b      	bne.n	800443c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004428:	f383 8811 	msr	BASEPRI, r3
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	613b      	str	r3, [r7, #16]
}
 8004436:	bf00      	nop
 8004438:	bf00      	nop
 800443a:	e7fd      	b.n	8004438 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800443c:	697b      	ldr	r3, [r7, #20]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3718      	adds	r7, #24
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000d58 	.word	0x20000d58
 800444c:	08006214 	.word	0x08006214
 8004450:	08004591 	.word	0x08004591
 8004454:	20000d5c 	.word	0x20000d5c

08004458 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08a      	sub	sp, #40	@ 0x28
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004466:	2300      	movs	r3, #0
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10b      	bne.n	8004488 <xTimerGenericCommand+0x30>
	__asm volatile
 8004470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004474:	f383 8811 	msr	BASEPRI, r3
 8004478:	f3bf 8f6f 	isb	sy
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	623b      	str	r3, [r7, #32]
}
 8004482:	bf00      	nop
 8004484:	bf00      	nop
 8004486:	e7fd      	b.n	8004484 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004488:	4b19      	ldr	r3, [pc, #100]	@ (80044f0 <xTimerGenericCommand+0x98>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d02a      	beq.n	80044e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b05      	cmp	r3, #5
 80044a0:	dc18      	bgt.n	80044d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80044a2:	f7ff fead 	bl	8004200 <xTaskGetSchedulerState>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d109      	bne.n	80044c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80044ac:	4b10      	ldr	r3, [pc, #64]	@ (80044f0 <xTimerGenericCommand+0x98>)
 80044ae:	6818      	ldr	r0, [r3, #0]
 80044b0:	f107 0110 	add.w	r1, r7, #16
 80044b4:	2300      	movs	r3, #0
 80044b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044b8:	f7fe fcbe 	bl	8002e38 <xQueueGenericSend>
 80044bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80044be:	e012      	b.n	80044e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80044c0:	4b0b      	ldr	r3, [pc, #44]	@ (80044f0 <xTimerGenericCommand+0x98>)
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	f107 0110 	add.w	r1, r7, #16
 80044c8:	2300      	movs	r3, #0
 80044ca:	2200      	movs	r2, #0
 80044cc:	f7fe fcb4 	bl	8002e38 <xQueueGenericSend>
 80044d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80044d2:	e008      	b.n	80044e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80044d4:	4b06      	ldr	r3, [pc, #24]	@ (80044f0 <xTimerGenericCommand+0x98>)
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	f107 0110 	add.w	r1, r7, #16
 80044dc:	2300      	movs	r3, #0
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	f7fe fdac 	bl	800303c <xQueueGenericSendFromISR>
 80044e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3728      	adds	r7, #40	@ 0x28
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	20000d58 	.word	0x20000d58

080044f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b088      	sub	sp, #32
 80044f8:	af02      	add	r7, sp, #8
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044fe:	4b23      	ldr	r3, [pc, #140]	@ (800458c <prvProcessExpiredTimer+0x98>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	3304      	adds	r3, #4
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe fb23 	bl	8002b58 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d023      	beq.n	8004568 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	699a      	ldr	r2, [r3, #24]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	18d1      	adds	r1, r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	6978      	ldr	r0, [r7, #20]
 800452e:	f000 f8d5 	bl	80046dc <prvInsertTimerInActiveList>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004538:	2300      	movs	r3, #0
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	2300      	movs	r3, #0
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	2100      	movs	r1, #0
 8004542:	6978      	ldr	r0, [r7, #20]
 8004544:	f7ff ff88 	bl	8004458 <xTimerGenericCommand>
 8004548:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d114      	bne.n	800457a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004554:	f383 8811 	msr	BASEPRI, r3
 8004558:	f3bf 8f6f 	isb	sy
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	60fb      	str	r3, [r7, #12]
}
 8004562:	bf00      	nop
 8004564:	bf00      	nop
 8004566:	e7fd      	b.n	8004564 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800456e:	f023 0301 	bic.w	r3, r3, #1
 8004572:	b2da      	uxtb	r2, r3
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	6978      	ldr	r0, [r7, #20]
 8004580:	4798      	blx	r3
}
 8004582:	bf00      	nop
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20000d50 	.word	0x20000d50

08004590 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004598:	f107 0308 	add.w	r3, r7, #8
 800459c:	4618      	mov	r0, r3
 800459e:	f000 f859 	bl	8004654 <prvGetNextExpireTime>
 80045a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	4619      	mov	r1, r3
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 f805 	bl	80045b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80045ae:	f000 f8d7 	bl	8004760 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045b2:	bf00      	nop
 80045b4:	e7f0      	b.n	8004598 <prvTimerTask+0x8>
	...

080045b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80045c2:	f7ff fa37 	bl	8003a34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045c6:	f107 0308 	add.w	r3, r7, #8
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 f866 	bl	800469c <prvSampleTimeNow>
 80045d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d130      	bne.n	800463a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10a      	bne.n	80045f4 <prvProcessTimerOrBlockTask+0x3c>
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d806      	bhi.n	80045f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80045e6:	f7ff fa33 	bl	8003a50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80045ea:	68f9      	ldr	r1, [r7, #12]
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7ff ff81 	bl	80044f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80045f2:	e024      	b.n	800463e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d008      	beq.n	800460c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80045fa:	4b13      	ldr	r3, [pc, #76]	@ (8004648 <prvProcessTimerOrBlockTask+0x90>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <prvProcessTimerOrBlockTask+0x50>
 8004604:	2301      	movs	r3, #1
 8004606:	e000      	b.n	800460a <prvProcessTimerOrBlockTask+0x52>
 8004608:	2300      	movs	r3, #0
 800460a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800460c:	4b0f      	ldr	r3, [pc, #60]	@ (800464c <prvProcessTimerOrBlockTask+0x94>)
 800460e:	6818      	ldr	r0, [r3, #0]
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	4619      	mov	r1, r3
 800461a:	f7fe ffc9 	bl	80035b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800461e:	f7ff fa17 	bl	8003a50 <xTaskResumeAll>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10a      	bne.n	800463e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004628:	4b09      	ldr	r3, [pc, #36]	@ (8004650 <prvProcessTimerOrBlockTask+0x98>)
 800462a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	f3bf 8f6f 	isb	sy
}
 8004638:	e001      	b.n	800463e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800463a:	f7ff fa09 	bl	8003a50 <xTaskResumeAll>
}
 800463e:	bf00      	nop
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	20000d54 	.word	0x20000d54
 800464c:	20000d58 	.word	0x20000d58
 8004650:	e000ed04 	.word	0xe000ed04

08004654 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800465c:	4b0e      	ldr	r3, [pc, #56]	@ (8004698 <prvGetNextExpireTime+0x44>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <prvGetNextExpireTime+0x16>
 8004666:	2201      	movs	r2, #1
 8004668:	e000      	b.n	800466c <prvGetNextExpireTime+0x18>
 800466a:	2200      	movs	r2, #0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d105      	bne.n	8004684 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004678:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <prvGetNextExpireTime+0x44>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60fb      	str	r3, [r7, #12]
 8004682:	e001      	b.n	8004688 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004688:	68fb      	ldr	r3, [r7, #12]
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	20000d50 	.word	0x20000d50

0800469c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80046a4:	f7ff fa72 	bl	8003b8c <xTaskGetTickCount>
 80046a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80046aa:	4b0b      	ldr	r3, [pc, #44]	@ (80046d8 <prvSampleTimeNow+0x3c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d205      	bcs.n	80046c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80046b4:	f000 f93a 	bl	800492c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	e002      	b.n	80046c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80046c6:	4a04      	ldr	r2, [pc, #16]	@ (80046d8 <prvSampleTimeNow+0x3c>)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80046cc:	68fb      	ldr	r3, [r7, #12]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	20000d60 	.word	0x20000d60

080046dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d812      	bhi.n	8004728 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	1ad2      	subs	r2, r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	429a      	cmp	r2, r3
 800470e:	d302      	bcc.n	8004716 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004710:	2301      	movs	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	e01b      	b.n	800474e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004716:	4b10      	ldr	r3, [pc, #64]	@ (8004758 <prvInsertTimerInActiveList+0x7c>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	3304      	adds	r3, #4
 800471e:	4619      	mov	r1, r3
 8004720:	4610      	mov	r0, r2
 8004722:	f7fe f9e0 	bl	8002ae6 <vListInsert>
 8004726:	e012      	b.n	800474e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d206      	bcs.n	800473e <prvInsertTimerInActiveList+0x62>
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d302      	bcc.n	800473e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004738:	2301      	movs	r3, #1
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e007      	b.n	800474e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800473e:	4b07      	ldr	r3, [pc, #28]	@ (800475c <prvInsertTimerInActiveList+0x80>)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	3304      	adds	r3, #4
 8004746:	4619      	mov	r1, r3
 8004748:	4610      	mov	r0, r2
 800474a:	f7fe f9cc 	bl	8002ae6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800474e:	697b      	ldr	r3, [r7, #20]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3718      	adds	r7, #24
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	20000d54 	.word	0x20000d54
 800475c:	20000d50 	.word	0x20000d50

08004760 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08e      	sub	sp, #56	@ 0x38
 8004764:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004766:	e0ce      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	da19      	bge.n	80047a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800476e:	1d3b      	adds	r3, r7, #4
 8004770:	3304      	adds	r3, #4
 8004772:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10b      	bne.n	8004792 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800477a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477e:	f383 8811 	msr	BASEPRI, r3
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	61fb      	str	r3, [r7, #28]
}
 800478c:	bf00      	nop
 800478e:	bf00      	nop
 8004790:	e7fd      	b.n	800478e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004798:	6850      	ldr	r0, [r2, #4]
 800479a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800479c:	6892      	ldr	r2, [r2, #8]
 800479e:	4611      	mov	r1, r2
 80047a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f2c0 80ae 	blt.w	8004906 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80047ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d004      	beq.n	80047c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	3304      	adds	r3, #4
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fe f9cc 	bl	8002b58 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047c0:	463b      	mov	r3, r7
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff ff6a 	bl	800469c <prvSampleTimeNow>
 80047c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b09      	cmp	r3, #9
 80047ce:	f200 8097 	bhi.w	8004900 <prvProcessReceivedCommands+0x1a0>
 80047d2:	a201      	add	r2, pc, #4	@ (adr r2, 80047d8 <prvProcessReceivedCommands+0x78>)
 80047d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d8:	08004801 	.word	0x08004801
 80047dc:	08004801 	.word	0x08004801
 80047e0:	08004801 	.word	0x08004801
 80047e4:	08004877 	.word	0x08004877
 80047e8:	0800488b 	.word	0x0800488b
 80047ec:	080048d7 	.word	0x080048d7
 80047f0:	08004801 	.word	0x08004801
 80047f4:	08004801 	.word	0x08004801
 80047f8:	08004877 	.word	0x08004877
 80047fc:	0800488b 	.word	0x0800488b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	b2da      	uxtb	r2, r3
 800480c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	18d1      	adds	r1, r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800481e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004820:	f7ff ff5c 	bl	80046dc <prvInsertTimerInActiveList>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d06c      	beq.n	8004904 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004830:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d061      	beq.n	8004904 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	441a      	add	r2, r3
 8004848:	2300      	movs	r3, #0
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	2300      	movs	r3, #0
 800484e:	2100      	movs	r1, #0
 8004850:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004852:	f7ff fe01 	bl	8004458 <xTimerGenericCommand>
 8004856:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d152      	bne.n	8004904 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	61bb      	str	r3, [r7, #24]
}
 8004870:	bf00      	nop
 8004872:	bf00      	nop
 8004874:	e7fd      	b.n	8004872 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800487c:	f023 0301 	bic.w	r3, r3, #1
 8004880:	b2da      	uxtb	r2, r3
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004888:	e03d      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800488a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004890:	f043 0301 	orr.w	r3, r3, #1
 8004894:	b2da      	uxtb	r2, r3
 8004896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004898:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80048a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	617b      	str	r3, [r7, #20]
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	e7fd      	b.n	80048be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c8:	18d1      	adds	r1, r2, r3
 80048ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048d0:	f7ff ff04 	bl	80046dc <prvInsertTimerInActiveList>
					break;
 80048d4:	e017      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80048d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d103      	bne.n	80048ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80048e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048e6:	f000 fbe7 	bl	80050b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80048ea:	e00c      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048f2:	f023 0301 	bic.w	r3, r3, #1
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80048fe:	e002      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004900:	bf00      	nop
 8004902:	e000      	b.n	8004906 <prvProcessReceivedCommands+0x1a6>
					break;
 8004904:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004906:	4b08      	ldr	r3, [pc, #32]	@ (8004928 <prvProcessReceivedCommands+0x1c8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	1d39      	adds	r1, r7, #4
 800490c:	2200      	movs	r2, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f7fe fc32 	bl	8003178 <xQueueReceive>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	f47f af26 	bne.w	8004768 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800491c:	bf00      	nop
 800491e:	bf00      	nop
 8004920:	3730      	adds	r7, #48	@ 0x30
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000d58 	.word	0x20000d58

0800492c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004932:	e049      	b.n	80049c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004934:	4b2e      	ldr	r3, [pc, #184]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800493e:	4b2c      	ldr	r3, [pc, #176]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	3304      	adds	r3, #4
 800494c:	4618      	mov	r0, r3
 800494e:	f7fe f903 	bl	8002b58 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d02f      	beq.n	80049c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	4413      	add	r3, r2
 8004970:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	429a      	cmp	r2, r3
 8004978:	d90e      	bls.n	8004998 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004986:	4b1a      	ldr	r3, [pc, #104]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	3304      	adds	r3, #4
 800498e:	4619      	mov	r1, r3
 8004990:	4610      	mov	r0, r2
 8004992:	f7fe f8a8 	bl	8002ae6 <vListInsert>
 8004996:	e017      	b.n	80049c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004998:	2300      	movs	r3, #0
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	2300      	movs	r3, #0
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	2100      	movs	r1, #0
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f7ff fd58 	bl	8004458 <xTimerGenericCommand>
 80049a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d10b      	bne.n	80049c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80049b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b4:	f383 8811 	msr	BASEPRI, r3
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	603b      	str	r3, [r7, #0]
}
 80049c2:	bf00      	nop
 80049c4:	bf00      	nop
 80049c6:	e7fd      	b.n	80049c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049c8:	4b09      	ldr	r3, [pc, #36]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1b0      	bne.n	8004934 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80049d2:	4b07      	ldr	r3, [pc, #28]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80049d8:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <prvSwitchTimerLists+0xc8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a04      	ldr	r2, [pc, #16]	@ (80049f0 <prvSwitchTimerLists+0xc4>)
 80049de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80049e0:	4a04      	ldr	r2, [pc, #16]	@ (80049f4 <prvSwitchTimerLists+0xc8>)
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	6013      	str	r3, [r2, #0]
}
 80049e6:	bf00      	nop
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000d50 	.word	0x20000d50
 80049f4:	20000d54 	.word	0x20000d54

080049f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80049fe:	f000 f96b 	bl	8004cd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a02:	4b15      	ldr	r3, [pc, #84]	@ (8004a58 <prvCheckForValidListAndQueue+0x60>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d120      	bne.n	8004a4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a0a:	4814      	ldr	r0, [pc, #80]	@ (8004a5c <prvCheckForValidListAndQueue+0x64>)
 8004a0c:	f7fe f81a 	bl	8002a44 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a10:	4813      	ldr	r0, [pc, #76]	@ (8004a60 <prvCheckForValidListAndQueue+0x68>)
 8004a12:	f7fe f817 	bl	8002a44 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a16:	4b13      	ldr	r3, [pc, #76]	@ (8004a64 <prvCheckForValidListAndQueue+0x6c>)
 8004a18:	4a10      	ldr	r2, [pc, #64]	@ (8004a5c <prvCheckForValidListAndQueue+0x64>)
 8004a1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a1c:	4b12      	ldr	r3, [pc, #72]	@ (8004a68 <prvCheckForValidListAndQueue+0x70>)
 8004a1e:	4a10      	ldr	r2, [pc, #64]	@ (8004a60 <prvCheckForValidListAndQueue+0x68>)
 8004a20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a22:	2300      	movs	r3, #0
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <prvCheckForValidListAndQueue+0x74>)
 8004a28:	4a11      	ldr	r2, [pc, #68]	@ (8004a70 <prvCheckForValidListAndQueue+0x78>)
 8004a2a:	2110      	movs	r1, #16
 8004a2c:	200a      	movs	r0, #10
 8004a2e:	f7fe f927 	bl	8002c80 <xQueueGenericCreateStatic>
 8004a32:	4603      	mov	r3, r0
 8004a34:	4a08      	ldr	r2, [pc, #32]	@ (8004a58 <prvCheckForValidListAndQueue+0x60>)
 8004a36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a38:	4b07      	ldr	r3, [pc, #28]	@ (8004a58 <prvCheckForValidListAndQueue+0x60>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d005      	beq.n	8004a4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <prvCheckForValidListAndQueue+0x60>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	490b      	ldr	r1, [pc, #44]	@ (8004a74 <prvCheckForValidListAndQueue+0x7c>)
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe fd88 	bl	800355c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a4c:	f000 f976 	bl	8004d3c <vPortExitCritical>
}
 8004a50:	bf00      	nop
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000d58 	.word	0x20000d58
 8004a5c:	20000d28 	.word	0x20000d28
 8004a60:	20000d3c 	.word	0x20000d3c
 8004a64:	20000d50 	.word	0x20000d50
 8004a68:	20000d54 	.word	0x20000d54
 8004a6c:	20000e04 	.word	0x20000e04
 8004a70:	20000d64 	.word	0x20000d64
 8004a74:	0800621c 	.word	0x0800621c

08004a78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	3b04      	subs	r3, #4
 8004a88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3b04      	subs	r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f023 0201 	bic.w	r2, r3, #1
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	3b04      	subs	r3, #4
 8004aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8004adc <pxPortInitialiseStack+0x64>)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	3b14      	subs	r3, #20
 8004ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	3b04      	subs	r3, #4
 8004abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f06f 0202 	mvn.w	r2, #2
 8004ac6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	3b20      	subs	r3, #32
 8004acc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ace:	68fb      	ldr	r3, [r7, #12]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	08004ae1 	.word	0x08004ae1

08004ae0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004aea:	4b13      	ldr	r3, [pc, #76]	@ (8004b38 <prvTaskExitError+0x58>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d00b      	beq.n	8004b0c <prvTaskExitError+0x2c>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	60fb      	str	r3, [r7, #12]
}
 8004b06:	bf00      	nop
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <prvTaskExitError+0x28>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	60bb      	str	r3, [r7, #8]
}
 8004b1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b20:	bf00      	nop
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0fc      	beq.n	8004b22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	2000000c 	.word	0x2000000c
 8004b3c:	00000000 	.word	0x00000000

08004b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b40:	4b07      	ldr	r3, [pc, #28]	@ (8004b60 <pxCurrentTCBConst2>)
 8004b42:	6819      	ldr	r1, [r3, #0]
 8004b44:	6808      	ldr	r0, [r1, #0]
 8004b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b4a:	f380 8809 	msr	PSP, r0
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f380 8811 	msr	BASEPRI, r0
 8004b5a:	4770      	bx	lr
 8004b5c:	f3af 8000 	nop.w

08004b60 <pxCurrentTCBConst2>:
 8004b60:	20000828 	.word	0x20000828
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b64:	bf00      	nop
 8004b66:	bf00      	nop

08004b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b68:	4808      	ldr	r0, [pc, #32]	@ (8004b8c <prvPortStartFirstTask+0x24>)
 8004b6a:	6800      	ldr	r0, [r0, #0]
 8004b6c:	6800      	ldr	r0, [r0, #0]
 8004b6e:	f380 8808 	msr	MSP, r0
 8004b72:	f04f 0000 	mov.w	r0, #0
 8004b76:	f380 8814 	msr	CONTROL, r0
 8004b7a:	b662      	cpsie	i
 8004b7c:	b661      	cpsie	f
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	df00      	svc	0
 8004b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b8a:	bf00      	nop
 8004b8c:	e000ed08 	.word	0xe000ed08

08004b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b96:	4b47      	ldr	r3, [pc, #284]	@ (8004cb4 <xPortStartScheduler+0x124>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a47      	ldr	r2, [pc, #284]	@ (8004cb8 <xPortStartScheduler+0x128>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d10b      	bne.n	8004bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8004ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 8004ba8:	f3bf 8f6f 	isb	sy
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	613b      	str	r3, [r7, #16]
}
 8004bb2:	bf00      	nop
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb4 <xPortStartScheduler+0x124>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8004cbc <xPortStartScheduler+0x12c>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d10b      	bne.n	8004bda <xPortStartScheduler+0x4a>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	60fb      	str	r3, [r7, #12]
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	e7fd      	b.n	8004bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bda:	4b39      	ldr	r3, [pc, #228]	@ (8004cc0 <xPortStartScheduler+0x130>)
 8004bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	22ff      	movs	r2, #255	@ 0xff
 8004bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	4b31      	ldr	r3, [pc, #196]	@ (8004cc4 <xPortStartScheduler+0x134>)
 8004c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c02:	4b31      	ldr	r3, [pc, #196]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c04:	2207      	movs	r2, #7
 8004c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c08:	e009      	b.n	8004c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c14:	78fb      	ldrb	r3, [r7, #3]
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c26:	2b80      	cmp	r3, #128	@ 0x80
 8004c28:	d0ef      	beq.n	8004c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c2a:	4b27      	ldr	r3, [pc, #156]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f1c3 0307 	rsb	r3, r3, #7
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d00b      	beq.n	8004c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	60bb      	str	r3, [r7, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c58:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c60:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c6c:	4b17      	ldr	r3, [pc, #92]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a16      	ldr	r2, [pc, #88]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c78:	4b14      	ldr	r3, [pc, #80]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a13      	ldr	r2, [pc, #76]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c84:	f000 f8da 	bl	8004e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c88:	4b11      	ldr	r3, [pc, #68]	@ (8004cd0 <xPortStartScheduler+0x140>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c8e:	f000 f8f9 	bl	8004e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c92:	4b10      	ldr	r3, [pc, #64]	@ (8004cd4 <xPortStartScheduler+0x144>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd4 <xPortStartScheduler+0x144>)
 8004c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c9e:	f7ff ff63 	bl	8004b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ca2:	f7ff f83d 	bl	8003d20 <vTaskSwitchContext>
	prvTaskExitError();
 8004ca6:	f7ff ff1b 	bl	8004ae0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	e000ed00 	.word	0xe000ed00
 8004cb8:	410fc271 	.word	0x410fc271
 8004cbc:	410fc270 	.word	0x410fc270
 8004cc0:	e000e400 	.word	0xe000e400
 8004cc4:	20000e54 	.word	0x20000e54
 8004cc8:	20000e58 	.word	0x20000e58
 8004ccc:	e000ed20 	.word	0xe000ed20
 8004cd0:	2000000c 	.word	0x2000000c
 8004cd4:	e000ef34 	.word	0xe000ef34

08004cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	607b      	str	r3, [r7, #4]
}
 8004cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cf2:	4b10      	ldr	r3, [pc, #64]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d110      	bne.n	8004d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d04:	4b0c      	ldr	r3, [pc, #48]	@ (8004d38 <vPortEnterCritical+0x60>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00b      	beq.n	8004d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	603b      	str	r3, [r7, #0]
}
 8004d20:	bf00      	nop
 8004d22:	bf00      	nop
 8004d24:	e7fd      	b.n	8004d22 <vPortEnterCritical+0x4a>
	}
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	2000000c 	.word	0x2000000c
 8004d38:	e000ed04 	.word	0xe000ed04

08004d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d42:	4b12      	ldr	r3, [pc, #72]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10b      	bne.n	8004d62 <vPortExitCritical+0x26>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	607b      	str	r3, [r7, #4]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d62:	4b0a      	ldr	r3, [pc, #40]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	4a08      	ldr	r2, [pc, #32]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d6c:	4b07      	ldr	r3, [pc, #28]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <vPortExitCritical+0x44>
 8004d74:	2300      	movs	r3, #0
 8004d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f383 8811 	msr	BASEPRI, r3
}
 8004d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	2000000c 	.word	0x2000000c

08004d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d90:	f3ef 8009 	mrs	r0, PSP
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <pxCurrentTCBConst>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	f01e 0f10 	tst.w	lr, #16
 8004da0:	bf08      	it	eq
 8004da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004daa:	6010      	str	r0, [r2, #0]
 8004dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004db4:	f380 8811 	msr	BASEPRI, r0
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f7fe ffae 	bl	8003d20 <vTaskSwitchContext>
 8004dc4:	f04f 0000 	mov.w	r0, #0
 8004dc8:	f380 8811 	msr	BASEPRI, r0
 8004dcc:	bc09      	pop	{r0, r3}
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	6808      	ldr	r0, [r1, #0]
 8004dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dd6:	f01e 0f10 	tst.w	lr, #16
 8004dda:	bf08      	it	eq
 8004ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004de0:	f380 8809 	msr	PSP, r0
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	f3af 8000 	nop.w

08004df0 <pxCurrentTCBConst>:
 8004df0:	20000828 	.word	0x20000828
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop

08004df8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	607b      	str	r3, [r7, #4]
}
 8004e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e12:	f7fe fecb 	bl	8003bac <xTaskIncrementTick>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e1c:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <xPortSysTickHandler+0x40>)
 8004e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	2300      	movs	r3, #0
 8004e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f383 8811 	msr	BASEPRI, r3
}
 8004e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e30:	bf00      	nop
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	e000ed04 	.word	0xe000ed04

08004e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <vPortSetupTimerInterrupt+0x34>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e46:	4b0b      	ldr	r3, [pc, #44]	@ (8004e74 <vPortSetupTimerInterrupt+0x38>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e78 <vPortSetupTimerInterrupt+0x3c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a0a      	ldr	r2, [pc, #40]	@ (8004e7c <vPortSetupTimerInterrupt+0x40>)
 8004e52:	fba2 2303 	umull	r2, r3, r2, r3
 8004e56:	099b      	lsrs	r3, r3, #6
 8004e58:	4a09      	ldr	r2, [pc, #36]	@ (8004e80 <vPortSetupTimerInterrupt+0x44>)
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e5e:	4b04      	ldr	r3, [pc, #16]	@ (8004e70 <vPortSetupTimerInterrupt+0x34>)
 8004e60:	2207      	movs	r2, #7
 8004e62:	601a      	str	r2, [r3, #0]
}
 8004e64:	bf00      	nop
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	e000e010 	.word	0xe000e010
 8004e74:	e000e018 	.word	0xe000e018
 8004e78:	20000000 	.word	0x20000000
 8004e7c:	10624dd3 	.word	0x10624dd3
 8004e80:	e000e014 	.word	0xe000e014

08004e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e94 <vPortEnableVFP+0x10>
 8004e88:	6801      	ldr	r1, [r0, #0]
 8004e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e8e:	6001      	str	r1, [r0, #0]
 8004e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e92:	bf00      	nop
 8004e94:	e000ed88 	.word	0xe000ed88

08004e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e9e:	f3ef 8305 	mrs	r3, IPSR
 8004ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b0f      	cmp	r3, #15
 8004ea8:	d915      	bls.n	8004ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004eaa:	4a18      	ldr	r2, [pc, #96]	@ (8004f0c <vPortValidateInterruptPriority+0x74>)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4413      	add	r3, r2
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004eb4:	4b16      	ldr	r3, [pc, #88]	@ (8004f10 <vPortValidateInterruptPriority+0x78>)
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	7afa      	ldrb	r2, [r7, #11]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d20b      	bcs.n	8004ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	607b      	str	r3, [r7, #4]
}
 8004ed0:	bf00      	nop
 8004ed2:	bf00      	nop
 8004ed4:	e7fd      	b.n	8004ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8004f14 <vPortValidateInterruptPriority+0x7c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ede:	4b0e      	ldr	r3, [pc, #56]	@ (8004f18 <vPortValidateInterruptPriority+0x80>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d90b      	bls.n	8004efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	603b      	str	r3, [r7, #0]
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	e7fd      	b.n	8004efa <vPortValidateInterruptPriority+0x62>
	}
 8004efe:	bf00      	nop
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000e3f0 	.word	0xe000e3f0
 8004f10:	20000e54 	.word	0x20000e54
 8004f14:	e000ed0c 	.word	0xe000ed0c
 8004f18:	20000e58 	.word	0x20000e58

08004f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08a      	sub	sp, #40	@ 0x28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f24:	2300      	movs	r3, #0
 8004f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f28:	f7fe fd84 	bl	8003a34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80050a0 <pvPortMalloc+0x184>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f34:	f000 f924 	bl	8005180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f38:	4b5a      	ldr	r3, [pc, #360]	@ (80050a4 <pvPortMalloc+0x188>)
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f040 8095 	bne.w	8005070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01e      	beq.n	8004f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f4c:	2208      	movs	r2, #8
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4413      	add	r3, r2
 8004f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d015      	beq.n	8004f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f023 0307 	bic.w	r3, r3, #7
 8004f64:	3308      	adds	r3, #8
 8004f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f003 0307 	and.w	r3, r3, #7
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <pvPortMalloc+0x6e>
	__asm volatile
 8004f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	617b      	str	r3, [r7, #20]
}
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop
 8004f88:	e7fd      	b.n	8004f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d06f      	beq.n	8005070 <pvPortMalloc+0x154>
 8004f90:	4b45      	ldr	r3, [pc, #276]	@ (80050a8 <pvPortMalloc+0x18c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d86a      	bhi.n	8005070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f9a:	4b44      	ldr	r3, [pc, #272]	@ (80050ac <pvPortMalloc+0x190>)
 8004f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f9e:	4b43      	ldr	r3, [pc, #268]	@ (80050ac <pvPortMalloc+0x190>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fa4:	e004      	b.n	8004fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d903      	bls.n	8004fc2 <pvPortMalloc+0xa6>
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f1      	bne.n	8004fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004fc2:	4b37      	ldr	r3, [pc, #220]	@ (80050a0 <pvPortMalloc+0x184>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d051      	beq.n	8005070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2208      	movs	r2, #8
 8004fd2:	4413      	add	r3, r2
 8004fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	1ad2      	subs	r2, r2, r3
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d920      	bls.n	8005030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00b      	beq.n	8005018 <pvPortMalloc+0xfc>
	__asm volatile
 8005000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	613b      	str	r3, [r7, #16]
}
 8005012:	bf00      	nop
 8005014:	bf00      	nop
 8005016:	e7fd      	b.n	8005014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800502a:	69b8      	ldr	r0, [r7, #24]
 800502c:	f000 f90a 	bl	8005244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005030:	4b1d      	ldr	r3, [pc, #116]	@ (80050a8 <pvPortMalloc+0x18c>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	4a1b      	ldr	r2, [pc, #108]	@ (80050a8 <pvPortMalloc+0x18c>)
 800503c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800503e:	4b1a      	ldr	r3, [pc, #104]	@ (80050a8 <pvPortMalloc+0x18c>)
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <pvPortMalloc+0x194>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d203      	bcs.n	8005052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800504a:	4b17      	ldr	r3, [pc, #92]	@ (80050a8 <pvPortMalloc+0x18c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a18      	ldr	r2, [pc, #96]	@ (80050b0 <pvPortMalloc+0x194>)
 8005050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	4b13      	ldr	r3, [pc, #76]	@ (80050a4 <pvPortMalloc+0x188>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	431a      	orrs	r2, r3
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005066:	4b13      	ldr	r3, [pc, #76]	@ (80050b4 <pvPortMalloc+0x198>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3301      	adds	r3, #1
 800506c:	4a11      	ldr	r2, [pc, #68]	@ (80050b4 <pvPortMalloc+0x198>)
 800506e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005070:	f7fe fcee 	bl	8003a50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00b      	beq.n	8005096 <pvPortMalloc+0x17a>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60fb      	str	r3, [r7, #12]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <pvPortMalloc+0x176>
	return pvReturn;
 8005096:	69fb      	ldr	r3, [r7, #28]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3728      	adds	r7, #40	@ 0x28
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	20004a64 	.word	0x20004a64
 80050a4:	20004a78 	.word	0x20004a78
 80050a8:	20004a68 	.word	0x20004a68
 80050ac:	20004a5c 	.word	0x20004a5c
 80050b0:	20004a6c 	.word	0x20004a6c
 80050b4:	20004a70 	.word	0x20004a70

080050b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d04f      	beq.n	800516a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050ca:	2308      	movs	r3, #8
 80050cc:	425b      	negs	r3, r3
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	4413      	add	r3, r2
 80050d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	4b25      	ldr	r3, [pc, #148]	@ (8005174 <vPortFree+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10b      	bne.n	80050fe <vPortFree+0x46>
	__asm volatile
 80050e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ea:	f383 8811 	msr	BASEPRI, r3
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	60fb      	str	r3, [r7, #12]
}
 80050f8:	bf00      	nop
 80050fa:	bf00      	nop
 80050fc:	e7fd      	b.n	80050fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <vPortFree+0x66>
	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	60bb      	str	r3, [r7, #8]
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	e7fd      	b.n	800511a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	4b14      	ldr	r3, [pc, #80]	@ (8005174 <vPortFree+0xbc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4013      	ands	r3, r2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d01e      	beq.n	800516a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11a      	bne.n	800516a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	685a      	ldr	r2, [r3, #4]
 8005138:	4b0e      	ldr	r3, [pc, #56]	@ (8005174 <vPortFree+0xbc>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	43db      	mvns	r3, r3
 800513e:	401a      	ands	r2, r3
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005144:	f7fe fc76 	bl	8003a34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	4b0a      	ldr	r3, [pc, #40]	@ (8005178 <vPortFree+0xc0>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4413      	add	r3, r2
 8005152:	4a09      	ldr	r2, [pc, #36]	@ (8005178 <vPortFree+0xc0>)
 8005154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005156:	6938      	ldr	r0, [r7, #16]
 8005158:	f000 f874 	bl	8005244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800515c:	4b07      	ldr	r3, [pc, #28]	@ (800517c <vPortFree+0xc4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a06      	ldr	r2, [pc, #24]	@ (800517c <vPortFree+0xc4>)
 8005164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005166:	f7fe fc73 	bl	8003a50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800516a:	bf00      	nop
 800516c:	3718      	adds	r7, #24
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20004a78 	.word	0x20004a78
 8005178:	20004a68 	.word	0x20004a68
 800517c:	20004a74 	.word	0x20004a74

08005180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005186:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800518a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800518c:	4b27      	ldr	r3, [pc, #156]	@ (800522c <prvHeapInit+0xac>)
 800518e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00c      	beq.n	80051b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	3307      	adds	r3, #7
 800519e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0307 	bic.w	r3, r3, #7
 80051a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	4a1f      	ldr	r2, [pc, #124]	@ (800522c <prvHeapInit+0xac>)
 80051b0:	4413      	add	r3, r2
 80051b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005230 <prvHeapInit+0xb0>)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051be:	4b1c      	ldr	r3, [pc, #112]	@ (8005230 <prvHeapInit+0xb0>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	4413      	add	r3, r2
 80051ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051cc:	2208      	movs	r2, #8
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1a9b      	subs	r3, r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0307 	bic.w	r3, r3, #7
 80051da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4a15      	ldr	r2, [pc, #84]	@ (8005234 <prvHeapInit+0xb4>)
 80051e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051e2:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <prvHeapInit+0xb4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2200      	movs	r2, #0
 80051e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051ea:	4b12      	ldr	r3, [pc, #72]	@ (8005234 <prvHeapInit+0xb4>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	1ad2      	subs	r2, r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005200:	4b0c      	ldr	r3, [pc, #48]	@ (8005234 <prvHeapInit+0xb4>)
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4a0a      	ldr	r2, [pc, #40]	@ (8005238 <prvHeapInit+0xb8>)
 800520e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	4a09      	ldr	r2, [pc, #36]	@ (800523c <prvHeapInit+0xbc>)
 8005216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005218:	4b09      	ldr	r3, [pc, #36]	@ (8005240 <prvHeapInit+0xc0>)
 800521a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800521e:	601a      	str	r2, [r3, #0]
}
 8005220:	bf00      	nop
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	20000e5c 	.word	0x20000e5c
 8005230:	20004a5c 	.word	0x20004a5c
 8005234:	20004a64 	.word	0x20004a64
 8005238:	20004a6c 	.word	0x20004a6c
 800523c:	20004a68 	.word	0x20004a68
 8005240:	20004a78 	.word	0x20004a78

08005244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005244:	b480      	push	{r7}
 8005246:	b085      	sub	sp, #20
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800524c:	4b28      	ldr	r3, [pc, #160]	@ (80052f0 <prvInsertBlockIntoFreeList+0xac>)
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e002      	b.n	8005258 <prvInsertBlockIntoFreeList+0x14>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	429a      	cmp	r2, r3
 8005260:	d8f7      	bhi.n	8005252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	4413      	add	r3, r2
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	429a      	cmp	r2, r3
 8005272:	d108      	bne.n	8005286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	441a      	add	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	68ba      	ldr	r2, [r7, #8]
 8005290:	441a      	add	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d118      	bne.n	80052cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	4b15      	ldr	r3, [pc, #84]	@ (80052f4 <prvInsertBlockIntoFreeList+0xb0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d00d      	beq.n	80052c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	441a      	add	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	e008      	b.n	80052d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052c2:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <prvInsertBlockIntoFreeList+0xb0>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	e003      	b.n	80052d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d002      	beq.n	80052e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	20004a5c 	.word	0x20004a5c
 80052f4:	20004a64 	.word	0x20004a64

080052f8 <std>:
 80052f8:	2300      	movs	r3, #0
 80052fa:	b510      	push	{r4, lr}
 80052fc:	4604      	mov	r4, r0
 80052fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005302:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005306:	6083      	str	r3, [r0, #8]
 8005308:	8181      	strh	r1, [r0, #12]
 800530a:	6643      	str	r3, [r0, #100]	@ 0x64
 800530c:	81c2      	strh	r2, [r0, #14]
 800530e:	6183      	str	r3, [r0, #24]
 8005310:	4619      	mov	r1, r3
 8005312:	2208      	movs	r2, #8
 8005314:	305c      	adds	r0, #92	@ 0x5c
 8005316:	f000 f906 	bl	8005526 <memset>
 800531a:	4b0d      	ldr	r3, [pc, #52]	@ (8005350 <std+0x58>)
 800531c:	6263      	str	r3, [r4, #36]	@ 0x24
 800531e:	4b0d      	ldr	r3, [pc, #52]	@ (8005354 <std+0x5c>)
 8005320:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005322:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <std+0x60>)
 8005324:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005326:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <std+0x64>)
 8005328:	6323      	str	r3, [r4, #48]	@ 0x30
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <std+0x68>)
 800532c:	6224      	str	r4, [r4, #32]
 800532e:	429c      	cmp	r4, r3
 8005330:	d006      	beq.n	8005340 <std+0x48>
 8005332:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005336:	4294      	cmp	r4, r2
 8005338:	d002      	beq.n	8005340 <std+0x48>
 800533a:	33d0      	adds	r3, #208	@ 0xd0
 800533c:	429c      	cmp	r4, r3
 800533e:	d105      	bne.n	800534c <std+0x54>
 8005340:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005348:	f000 b966 	b.w	8005618 <__retarget_lock_init_recursive>
 800534c:	bd10      	pop	{r4, pc}
 800534e:	bf00      	nop
 8005350:	080054a1 	.word	0x080054a1
 8005354:	080054c3 	.word	0x080054c3
 8005358:	080054fb 	.word	0x080054fb
 800535c:	0800551f 	.word	0x0800551f
 8005360:	20004a7c 	.word	0x20004a7c

08005364 <stdio_exit_handler>:
 8005364:	4a02      	ldr	r2, [pc, #8]	@ (8005370 <stdio_exit_handler+0xc>)
 8005366:	4903      	ldr	r1, [pc, #12]	@ (8005374 <stdio_exit_handler+0x10>)
 8005368:	4803      	ldr	r0, [pc, #12]	@ (8005378 <stdio_exit_handler+0x14>)
 800536a:	f000 b869 	b.w	8005440 <_fwalk_sglue>
 800536e:	bf00      	nop
 8005370:	20000010 	.word	0x20000010
 8005374:	08005ed5 	.word	0x08005ed5
 8005378:	20000020 	.word	0x20000020

0800537c <cleanup_stdio>:
 800537c:	6841      	ldr	r1, [r0, #4]
 800537e:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <cleanup_stdio+0x34>)
 8005380:	4299      	cmp	r1, r3
 8005382:	b510      	push	{r4, lr}
 8005384:	4604      	mov	r4, r0
 8005386:	d001      	beq.n	800538c <cleanup_stdio+0x10>
 8005388:	f000 fda4 	bl	8005ed4 <_fflush_r>
 800538c:	68a1      	ldr	r1, [r4, #8]
 800538e:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <cleanup_stdio+0x38>)
 8005390:	4299      	cmp	r1, r3
 8005392:	d002      	beq.n	800539a <cleanup_stdio+0x1e>
 8005394:	4620      	mov	r0, r4
 8005396:	f000 fd9d 	bl	8005ed4 <_fflush_r>
 800539a:	68e1      	ldr	r1, [r4, #12]
 800539c:	4b06      	ldr	r3, [pc, #24]	@ (80053b8 <cleanup_stdio+0x3c>)
 800539e:	4299      	cmp	r1, r3
 80053a0:	d004      	beq.n	80053ac <cleanup_stdio+0x30>
 80053a2:	4620      	mov	r0, r4
 80053a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053a8:	f000 bd94 	b.w	8005ed4 <_fflush_r>
 80053ac:	bd10      	pop	{r4, pc}
 80053ae:	bf00      	nop
 80053b0:	20004a7c 	.word	0x20004a7c
 80053b4:	20004ae4 	.word	0x20004ae4
 80053b8:	20004b4c 	.word	0x20004b4c

080053bc <global_stdio_init.part.0>:
 80053bc:	b510      	push	{r4, lr}
 80053be:	4b0b      	ldr	r3, [pc, #44]	@ (80053ec <global_stdio_init.part.0+0x30>)
 80053c0:	4c0b      	ldr	r4, [pc, #44]	@ (80053f0 <global_stdio_init.part.0+0x34>)
 80053c2:	4a0c      	ldr	r2, [pc, #48]	@ (80053f4 <global_stdio_init.part.0+0x38>)
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	4620      	mov	r0, r4
 80053c8:	2200      	movs	r2, #0
 80053ca:	2104      	movs	r1, #4
 80053cc:	f7ff ff94 	bl	80052f8 <std>
 80053d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053d4:	2201      	movs	r2, #1
 80053d6:	2109      	movs	r1, #9
 80053d8:	f7ff ff8e 	bl	80052f8 <std>
 80053dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053e0:	2202      	movs	r2, #2
 80053e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053e6:	2112      	movs	r1, #18
 80053e8:	f7ff bf86 	b.w	80052f8 <std>
 80053ec:	20004bb4 	.word	0x20004bb4
 80053f0:	20004a7c 	.word	0x20004a7c
 80053f4:	08005365 	.word	0x08005365

080053f8 <__sfp_lock_acquire>:
 80053f8:	4801      	ldr	r0, [pc, #4]	@ (8005400 <__sfp_lock_acquire+0x8>)
 80053fa:	f000 b90e 	b.w	800561a <__retarget_lock_acquire_recursive>
 80053fe:	bf00      	nop
 8005400:	20004bbd 	.word	0x20004bbd

08005404 <__sfp_lock_release>:
 8005404:	4801      	ldr	r0, [pc, #4]	@ (800540c <__sfp_lock_release+0x8>)
 8005406:	f000 b909 	b.w	800561c <__retarget_lock_release_recursive>
 800540a:	bf00      	nop
 800540c:	20004bbd 	.word	0x20004bbd

08005410 <__sinit>:
 8005410:	b510      	push	{r4, lr}
 8005412:	4604      	mov	r4, r0
 8005414:	f7ff fff0 	bl	80053f8 <__sfp_lock_acquire>
 8005418:	6a23      	ldr	r3, [r4, #32]
 800541a:	b11b      	cbz	r3, 8005424 <__sinit+0x14>
 800541c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005420:	f7ff bff0 	b.w	8005404 <__sfp_lock_release>
 8005424:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <__sinit+0x28>)
 8005426:	6223      	str	r3, [r4, #32]
 8005428:	4b04      	ldr	r3, [pc, #16]	@ (800543c <__sinit+0x2c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f5      	bne.n	800541c <__sinit+0xc>
 8005430:	f7ff ffc4 	bl	80053bc <global_stdio_init.part.0>
 8005434:	e7f2      	b.n	800541c <__sinit+0xc>
 8005436:	bf00      	nop
 8005438:	0800537d 	.word	0x0800537d
 800543c:	20004bb4 	.word	0x20004bb4

08005440 <_fwalk_sglue>:
 8005440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005444:	4607      	mov	r7, r0
 8005446:	4688      	mov	r8, r1
 8005448:	4614      	mov	r4, r2
 800544a:	2600      	movs	r6, #0
 800544c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005450:	f1b9 0901 	subs.w	r9, r9, #1
 8005454:	d505      	bpl.n	8005462 <_fwalk_sglue+0x22>
 8005456:	6824      	ldr	r4, [r4, #0]
 8005458:	2c00      	cmp	r4, #0
 800545a:	d1f7      	bne.n	800544c <_fwalk_sglue+0xc>
 800545c:	4630      	mov	r0, r6
 800545e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005462:	89ab      	ldrh	r3, [r5, #12]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d907      	bls.n	8005478 <_fwalk_sglue+0x38>
 8005468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800546c:	3301      	adds	r3, #1
 800546e:	d003      	beq.n	8005478 <_fwalk_sglue+0x38>
 8005470:	4629      	mov	r1, r5
 8005472:	4638      	mov	r0, r7
 8005474:	47c0      	blx	r8
 8005476:	4306      	orrs	r6, r0
 8005478:	3568      	adds	r5, #104	@ 0x68
 800547a:	e7e9      	b.n	8005450 <_fwalk_sglue+0x10>

0800547c <iprintf>:
 800547c:	b40f      	push	{r0, r1, r2, r3}
 800547e:	b507      	push	{r0, r1, r2, lr}
 8005480:	4906      	ldr	r1, [pc, #24]	@ (800549c <iprintf+0x20>)
 8005482:	ab04      	add	r3, sp, #16
 8005484:	6808      	ldr	r0, [r1, #0]
 8005486:	f853 2b04 	ldr.w	r2, [r3], #4
 800548a:	6881      	ldr	r1, [r0, #8]
 800548c:	9301      	str	r3, [sp, #4]
 800548e:	f000 f9f7 	bl	8005880 <_vfiprintf_r>
 8005492:	b003      	add	sp, #12
 8005494:	f85d eb04 	ldr.w	lr, [sp], #4
 8005498:	b004      	add	sp, #16
 800549a:	4770      	bx	lr
 800549c:	2000001c 	.word	0x2000001c

080054a0 <__sread>:
 80054a0:	b510      	push	{r4, lr}
 80054a2:	460c      	mov	r4, r1
 80054a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054a8:	f000 f868 	bl	800557c <_read_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	bfab      	itete	ge
 80054b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80054b2:	89a3      	ldrhlt	r3, [r4, #12]
 80054b4:	181b      	addge	r3, r3, r0
 80054b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80054ba:	bfac      	ite	ge
 80054bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80054be:	81a3      	strhlt	r3, [r4, #12]
 80054c0:	bd10      	pop	{r4, pc}

080054c2 <__swrite>:
 80054c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054c6:	461f      	mov	r7, r3
 80054c8:	898b      	ldrh	r3, [r1, #12]
 80054ca:	05db      	lsls	r3, r3, #23
 80054cc:	4605      	mov	r5, r0
 80054ce:	460c      	mov	r4, r1
 80054d0:	4616      	mov	r6, r2
 80054d2:	d505      	bpl.n	80054e0 <__swrite+0x1e>
 80054d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054d8:	2302      	movs	r3, #2
 80054da:	2200      	movs	r2, #0
 80054dc:	f000 f83c 	bl	8005558 <_lseek_r>
 80054e0:	89a3      	ldrh	r3, [r4, #12]
 80054e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054ea:	81a3      	strh	r3, [r4, #12]
 80054ec:	4632      	mov	r2, r6
 80054ee:	463b      	mov	r3, r7
 80054f0:	4628      	mov	r0, r5
 80054f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054f6:	f000 b853 	b.w	80055a0 <_write_r>

080054fa <__sseek>:
 80054fa:	b510      	push	{r4, lr}
 80054fc:	460c      	mov	r4, r1
 80054fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005502:	f000 f829 	bl	8005558 <_lseek_r>
 8005506:	1c43      	adds	r3, r0, #1
 8005508:	89a3      	ldrh	r3, [r4, #12]
 800550a:	bf15      	itete	ne
 800550c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800550e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005512:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005516:	81a3      	strheq	r3, [r4, #12]
 8005518:	bf18      	it	ne
 800551a:	81a3      	strhne	r3, [r4, #12]
 800551c:	bd10      	pop	{r4, pc}

0800551e <__sclose>:
 800551e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005522:	f000 b809 	b.w	8005538 <_close_r>

08005526 <memset>:
 8005526:	4402      	add	r2, r0
 8005528:	4603      	mov	r3, r0
 800552a:	4293      	cmp	r3, r2
 800552c:	d100      	bne.n	8005530 <memset+0xa>
 800552e:	4770      	bx	lr
 8005530:	f803 1b01 	strb.w	r1, [r3], #1
 8005534:	e7f9      	b.n	800552a <memset+0x4>
	...

08005538 <_close_r>:
 8005538:	b538      	push	{r3, r4, r5, lr}
 800553a:	4d06      	ldr	r5, [pc, #24]	@ (8005554 <_close_r+0x1c>)
 800553c:	2300      	movs	r3, #0
 800553e:	4604      	mov	r4, r0
 8005540:	4608      	mov	r0, r1
 8005542:	602b      	str	r3, [r5, #0]
 8005544:	f7fb fb47 	bl	8000bd6 <_close>
 8005548:	1c43      	adds	r3, r0, #1
 800554a:	d102      	bne.n	8005552 <_close_r+0x1a>
 800554c:	682b      	ldr	r3, [r5, #0]
 800554e:	b103      	cbz	r3, 8005552 <_close_r+0x1a>
 8005550:	6023      	str	r3, [r4, #0]
 8005552:	bd38      	pop	{r3, r4, r5, pc}
 8005554:	20004bb8 	.word	0x20004bb8

08005558 <_lseek_r>:
 8005558:	b538      	push	{r3, r4, r5, lr}
 800555a:	4d07      	ldr	r5, [pc, #28]	@ (8005578 <_lseek_r+0x20>)
 800555c:	4604      	mov	r4, r0
 800555e:	4608      	mov	r0, r1
 8005560:	4611      	mov	r1, r2
 8005562:	2200      	movs	r2, #0
 8005564:	602a      	str	r2, [r5, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	f7fb fb5c 	bl	8000c24 <_lseek>
 800556c:	1c43      	adds	r3, r0, #1
 800556e:	d102      	bne.n	8005576 <_lseek_r+0x1e>
 8005570:	682b      	ldr	r3, [r5, #0]
 8005572:	b103      	cbz	r3, 8005576 <_lseek_r+0x1e>
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	bd38      	pop	{r3, r4, r5, pc}
 8005578:	20004bb8 	.word	0x20004bb8

0800557c <_read_r>:
 800557c:	b538      	push	{r3, r4, r5, lr}
 800557e:	4d07      	ldr	r5, [pc, #28]	@ (800559c <_read_r+0x20>)
 8005580:	4604      	mov	r4, r0
 8005582:	4608      	mov	r0, r1
 8005584:	4611      	mov	r1, r2
 8005586:	2200      	movs	r2, #0
 8005588:	602a      	str	r2, [r5, #0]
 800558a:	461a      	mov	r2, r3
 800558c:	f7fb faea 	bl	8000b64 <_read>
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	d102      	bne.n	800559a <_read_r+0x1e>
 8005594:	682b      	ldr	r3, [r5, #0]
 8005596:	b103      	cbz	r3, 800559a <_read_r+0x1e>
 8005598:	6023      	str	r3, [r4, #0]
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	20004bb8 	.word	0x20004bb8

080055a0 <_write_r>:
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4d07      	ldr	r5, [pc, #28]	@ (80055c0 <_write_r+0x20>)
 80055a4:	4604      	mov	r4, r0
 80055a6:	4608      	mov	r0, r1
 80055a8:	4611      	mov	r1, r2
 80055aa:	2200      	movs	r2, #0
 80055ac:	602a      	str	r2, [r5, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	f7fb faf5 	bl	8000b9e <_write>
 80055b4:	1c43      	adds	r3, r0, #1
 80055b6:	d102      	bne.n	80055be <_write_r+0x1e>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	b103      	cbz	r3, 80055be <_write_r+0x1e>
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	bd38      	pop	{r3, r4, r5, pc}
 80055c0:	20004bb8 	.word	0x20004bb8

080055c4 <__errno>:
 80055c4:	4b01      	ldr	r3, [pc, #4]	@ (80055cc <__errno+0x8>)
 80055c6:	6818      	ldr	r0, [r3, #0]
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	2000001c 	.word	0x2000001c

080055d0 <__libc_init_array>:
 80055d0:	b570      	push	{r4, r5, r6, lr}
 80055d2:	4d0d      	ldr	r5, [pc, #52]	@ (8005608 <__libc_init_array+0x38>)
 80055d4:	4c0d      	ldr	r4, [pc, #52]	@ (800560c <__libc_init_array+0x3c>)
 80055d6:	1b64      	subs	r4, r4, r5
 80055d8:	10a4      	asrs	r4, r4, #2
 80055da:	2600      	movs	r6, #0
 80055dc:	42a6      	cmp	r6, r4
 80055de:	d109      	bne.n	80055f4 <__libc_init_array+0x24>
 80055e0:	4d0b      	ldr	r5, [pc, #44]	@ (8005610 <__libc_init_array+0x40>)
 80055e2:	4c0c      	ldr	r4, [pc, #48]	@ (8005614 <__libc_init_array+0x44>)
 80055e4:	f000 fdc6 	bl	8006174 <_init>
 80055e8:	1b64      	subs	r4, r4, r5
 80055ea:	10a4      	asrs	r4, r4, #2
 80055ec:	2600      	movs	r6, #0
 80055ee:	42a6      	cmp	r6, r4
 80055f0:	d105      	bne.n	80055fe <__libc_init_array+0x2e>
 80055f2:	bd70      	pop	{r4, r5, r6, pc}
 80055f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f8:	4798      	blx	r3
 80055fa:	3601      	adds	r6, #1
 80055fc:	e7ee      	b.n	80055dc <__libc_init_array+0xc>
 80055fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005602:	4798      	blx	r3
 8005604:	3601      	adds	r6, #1
 8005606:	e7f2      	b.n	80055ee <__libc_init_array+0x1e>
 8005608:	0800627c 	.word	0x0800627c
 800560c:	0800627c 	.word	0x0800627c
 8005610:	0800627c 	.word	0x0800627c
 8005614:	08006280 	.word	0x08006280

08005618 <__retarget_lock_init_recursive>:
 8005618:	4770      	bx	lr

0800561a <__retarget_lock_acquire_recursive>:
 800561a:	4770      	bx	lr

0800561c <__retarget_lock_release_recursive>:
 800561c:	4770      	bx	lr

0800561e <memcpy>:
 800561e:	440a      	add	r2, r1
 8005620:	4291      	cmp	r1, r2
 8005622:	f100 33ff 	add.w	r3, r0, #4294967295
 8005626:	d100      	bne.n	800562a <memcpy+0xc>
 8005628:	4770      	bx	lr
 800562a:	b510      	push	{r4, lr}
 800562c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005634:	4291      	cmp	r1, r2
 8005636:	d1f9      	bne.n	800562c <memcpy+0xe>
 8005638:	bd10      	pop	{r4, pc}
	...

0800563c <_free_r>:
 800563c:	b538      	push	{r3, r4, r5, lr}
 800563e:	4605      	mov	r5, r0
 8005640:	2900      	cmp	r1, #0
 8005642:	d041      	beq.n	80056c8 <_free_r+0x8c>
 8005644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005648:	1f0c      	subs	r4, r1, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	bfb8      	it	lt
 800564e:	18e4      	addlt	r4, r4, r3
 8005650:	f000 f8e0 	bl	8005814 <__malloc_lock>
 8005654:	4a1d      	ldr	r2, [pc, #116]	@ (80056cc <_free_r+0x90>)
 8005656:	6813      	ldr	r3, [r2, #0]
 8005658:	b933      	cbnz	r3, 8005668 <_free_r+0x2c>
 800565a:	6063      	str	r3, [r4, #4]
 800565c:	6014      	str	r4, [r2, #0]
 800565e:	4628      	mov	r0, r5
 8005660:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005664:	f000 b8dc 	b.w	8005820 <__malloc_unlock>
 8005668:	42a3      	cmp	r3, r4
 800566a:	d908      	bls.n	800567e <_free_r+0x42>
 800566c:	6820      	ldr	r0, [r4, #0]
 800566e:	1821      	adds	r1, r4, r0
 8005670:	428b      	cmp	r3, r1
 8005672:	bf01      	itttt	eq
 8005674:	6819      	ldreq	r1, [r3, #0]
 8005676:	685b      	ldreq	r3, [r3, #4]
 8005678:	1809      	addeq	r1, r1, r0
 800567a:	6021      	streq	r1, [r4, #0]
 800567c:	e7ed      	b.n	800565a <_free_r+0x1e>
 800567e:	461a      	mov	r2, r3
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	b10b      	cbz	r3, 8005688 <_free_r+0x4c>
 8005684:	42a3      	cmp	r3, r4
 8005686:	d9fa      	bls.n	800567e <_free_r+0x42>
 8005688:	6811      	ldr	r1, [r2, #0]
 800568a:	1850      	adds	r0, r2, r1
 800568c:	42a0      	cmp	r0, r4
 800568e:	d10b      	bne.n	80056a8 <_free_r+0x6c>
 8005690:	6820      	ldr	r0, [r4, #0]
 8005692:	4401      	add	r1, r0
 8005694:	1850      	adds	r0, r2, r1
 8005696:	4283      	cmp	r3, r0
 8005698:	6011      	str	r1, [r2, #0]
 800569a:	d1e0      	bne.n	800565e <_free_r+0x22>
 800569c:	6818      	ldr	r0, [r3, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	6053      	str	r3, [r2, #4]
 80056a2:	4408      	add	r0, r1
 80056a4:	6010      	str	r0, [r2, #0]
 80056a6:	e7da      	b.n	800565e <_free_r+0x22>
 80056a8:	d902      	bls.n	80056b0 <_free_r+0x74>
 80056aa:	230c      	movs	r3, #12
 80056ac:	602b      	str	r3, [r5, #0]
 80056ae:	e7d6      	b.n	800565e <_free_r+0x22>
 80056b0:	6820      	ldr	r0, [r4, #0]
 80056b2:	1821      	adds	r1, r4, r0
 80056b4:	428b      	cmp	r3, r1
 80056b6:	bf04      	itt	eq
 80056b8:	6819      	ldreq	r1, [r3, #0]
 80056ba:	685b      	ldreq	r3, [r3, #4]
 80056bc:	6063      	str	r3, [r4, #4]
 80056be:	bf04      	itt	eq
 80056c0:	1809      	addeq	r1, r1, r0
 80056c2:	6021      	streq	r1, [r4, #0]
 80056c4:	6054      	str	r4, [r2, #4]
 80056c6:	e7ca      	b.n	800565e <_free_r+0x22>
 80056c8:	bd38      	pop	{r3, r4, r5, pc}
 80056ca:	bf00      	nop
 80056cc:	20004bc4 	.word	0x20004bc4

080056d0 <sbrk_aligned>:
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	4e0f      	ldr	r6, [pc, #60]	@ (8005710 <sbrk_aligned+0x40>)
 80056d4:	460c      	mov	r4, r1
 80056d6:	6831      	ldr	r1, [r6, #0]
 80056d8:	4605      	mov	r5, r0
 80056da:	b911      	cbnz	r1, 80056e2 <sbrk_aligned+0x12>
 80056dc:	f000 fcb6 	bl	800604c <_sbrk_r>
 80056e0:	6030      	str	r0, [r6, #0]
 80056e2:	4621      	mov	r1, r4
 80056e4:	4628      	mov	r0, r5
 80056e6:	f000 fcb1 	bl	800604c <_sbrk_r>
 80056ea:	1c43      	adds	r3, r0, #1
 80056ec:	d103      	bne.n	80056f6 <sbrk_aligned+0x26>
 80056ee:	f04f 34ff 	mov.w	r4, #4294967295
 80056f2:	4620      	mov	r0, r4
 80056f4:	bd70      	pop	{r4, r5, r6, pc}
 80056f6:	1cc4      	adds	r4, r0, #3
 80056f8:	f024 0403 	bic.w	r4, r4, #3
 80056fc:	42a0      	cmp	r0, r4
 80056fe:	d0f8      	beq.n	80056f2 <sbrk_aligned+0x22>
 8005700:	1a21      	subs	r1, r4, r0
 8005702:	4628      	mov	r0, r5
 8005704:	f000 fca2 	bl	800604c <_sbrk_r>
 8005708:	3001      	adds	r0, #1
 800570a:	d1f2      	bne.n	80056f2 <sbrk_aligned+0x22>
 800570c:	e7ef      	b.n	80056ee <sbrk_aligned+0x1e>
 800570e:	bf00      	nop
 8005710:	20004bc0 	.word	0x20004bc0

08005714 <_malloc_r>:
 8005714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005718:	1ccd      	adds	r5, r1, #3
 800571a:	f025 0503 	bic.w	r5, r5, #3
 800571e:	3508      	adds	r5, #8
 8005720:	2d0c      	cmp	r5, #12
 8005722:	bf38      	it	cc
 8005724:	250c      	movcc	r5, #12
 8005726:	2d00      	cmp	r5, #0
 8005728:	4606      	mov	r6, r0
 800572a:	db01      	blt.n	8005730 <_malloc_r+0x1c>
 800572c:	42a9      	cmp	r1, r5
 800572e:	d904      	bls.n	800573a <_malloc_r+0x26>
 8005730:	230c      	movs	r3, #12
 8005732:	6033      	str	r3, [r6, #0]
 8005734:	2000      	movs	r0, #0
 8005736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800573a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005810 <_malloc_r+0xfc>
 800573e:	f000 f869 	bl	8005814 <__malloc_lock>
 8005742:	f8d8 3000 	ldr.w	r3, [r8]
 8005746:	461c      	mov	r4, r3
 8005748:	bb44      	cbnz	r4, 800579c <_malloc_r+0x88>
 800574a:	4629      	mov	r1, r5
 800574c:	4630      	mov	r0, r6
 800574e:	f7ff ffbf 	bl	80056d0 <sbrk_aligned>
 8005752:	1c43      	adds	r3, r0, #1
 8005754:	4604      	mov	r4, r0
 8005756:	d158      	bne.n	800580a <_malloc_r+0xf6>
 8005758:	f8d8 4000 	ldr.w	r4, [r8]
 800575c:	4627      	mov	r7, r4
 800575e:	2f00      	cmp	r7, #0
 8005760:	d143      	bne.n	80057ea <_malloc_r+0xd6>
 8005762:	2c00      	cmp	r4, #0
 8005764:	d04b      	beq.n	80057fe <_malloc_r+0xea>
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	4639      	mov	r1, r7
 800576a:	4630      	mov	r0, r6
 800576c:	eb04 0903 	add.w	r9, r4, r3
 8005770:	f000 fc6c 	bl	800604c <_sbrk_r>
 8005774:	4581      	cmp	r9, r0
 8005776:	d142      	bne.n	80057fe <_malloc_r+0xea>
 8005778:	6821      	ldr	r1, [r4, #0]
 800577a:	1a6d      	subs	r5, r5, r1
 800577c:	4629      	mov	r1, r5
 800577e:	4630      	mov	r0, r6
 8005780:	f7ff ffa6 	bl	80056d0 <sbrk_aligned>
 8005784:	3001      	adds	r0, #1
 8005786:	d03a      	beq.n	80057fe <_malloc_r+0xea>
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	442b      	add	r3, r5
 800578c:	6023      	str	r3, [r4, #0]
 800578e:	f8d8 3000 	ldr.w	r3, [r8]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	bb62      	cbnz	r2, 80057f0 <_malloc_r+0xdc>
 8005796:	f8c8 7000 	str.w	r7, [r8]
 800579a:	e00f      	b.n	80057bc <_malloc_r+0xa8>
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	1b52      	subs	r2, r2, r5
 80057a0:	d420      	bmi.n	80057e4 <_malloc_r+0xd0>
 80057a2:	2a0b      	cmp	r2, #11
 80057a4:	d917      	bls.n	80057d6 <_malloc_r+0xc2>
 80057a6:	1961      	adds	r1, r4, r5
 80057a8:	42a3      	cmp	r3, r4
 80057aa:	6025      	str	r5, [r4, #0]
 80057ac:	bf18      	it	ne
 80057ae:	6059      	strne	r1, [r3, #4]
 80057b0:	6863      	ldr	r3, [r4, #4]
 80057b2:	bf08      	it	eq
 80057b4:	f8c8 1000 	streq.w	r1, [r8]
 80057b8:	5162      	str	r2, [r4, r5]
 80057ba:	604b      	str	r3, [r1, #4]
 80057bc:	4630      	mov	r0, r6
 80057be:	f000 f82f 	bl	8005820 <__malloc_unlock>
 80057c2:	f104 000b 	add.w	r0, r4, #11
 80057c6:	1d23      	adds	r3, r4, #4
 80057c8:	f020 0007 	bic.w	r0, r0, #7
 80057cc:	1ac2      	subs	r2, r0, r3
 80057ce:	bf1c      	itt	ne
 80057d0:	1a1b      	subne	r3, r3, r0
 80057d2:	50a3      	strne	r3, [r4, r2]
 80057d4:	e7af      	b.n	8005736 <_malloc_r+0x22>
 80057d6:	6862      	ldr	r2, [r4, #4]
 80057d8:	42a3      	cmp	r3, r4
 80057da:	bf0c      	ite	eq
 80057dc:	f8c8 2000 	streq.w	r2, [r8]
 80057e0:	605a      	strne	r2, [r3, #4]
 80057e2:	e7eb      	b.n	80057bc <_malloc_r+0xa8>
 80057e4:	4623      	mov	r3, r4
 80057e6:	6864      	ldr	r4, [r4, #4]
 80057e8:	e7ae      	b.n	8005748 <_malloc_r+0x34>
 80057ea:	463c      	mov	r4, r7
 80057ec:	687f      	ldr	r7, [r7, #4]
 80057ee:	e7b6      	b.n	800575e <_malloc_r+0x4a>
 80057f0:	461a      	mov	r2, r3
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	42a3      	cmp	r3, r4
 80057f6:	d1fb      	bne.n	80057f0 <_malloc_r+0xdc>
 80057f8:	2300      	movs	r3, #0
 80057fa:	6053      	str	r3, [r2, #4]
 80057fc:	e7de      	b.n	80057bc <_malloc_r+0xa8>
 80057fe:	230c      	movs	r3, #12
 8005800:	6033      	str	r3, [r6, #0]
 8005802:	4630      	mov	r0, r6
 8005804:	f000 f80c 	bl	8005820 <__malloc_unlock>
 8005808:	e794      	b.n	8005734 <_malloc_r+0x20>
 800580a:	6005      	str	r5, [r0, #0]
 800580c:	e7d6      	b.n	80057bc <_malloc_r+0xa8>
 800580e:	bf00      	nop
 8005810:	20004bc4 	.word	0x20004bc4

08005814 <__malloc_lock>:
 8005814:	4801      	ldr	r0, [pc, #4]	@ (800581c <__malloc_lock+0x8>)
 8005816:	f7ff bf00 	b.w	800561a <__retarget_lock_acquire_recursive>
 800581a:	bf00      	nop
 800581c:	20004bbc 	.word	0x20004bbc

08005820 <__malloc_unlock>:
 8005820:	4801      	ldr	r0, [pc, #4]	@ (8005828 <__malloc_unlock+0x8>)
 8005822:	f7ff befb 	b.w	800561c <__retarget_lock_release_recursive>
 8005826:	bf00      	nop
 8005828:	20004bbc 	.word	0x20004bbc

0800582c <__sfputc_r>:
 800582c:	6893      	ldr	r3, [r2, #8]
 800582e:	3b01      	subs	r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	b410      	push	{r4}
 8005834:	6093      	str	r3, [r2, #8]
 8005836:	da08      	bge.n	800584a <__sfputc_r+0x1e>
 8005838:	6994      	ldr	r4, [r2, #24]
 800583a:	42a3      	cmp	r3, r4
 800583c:	db01      	blt.n	8005842 <__sfputc_r+0x16>
 800583e:	290a      	cmp	r1, #10
 8005840:	d103      	bne.n	800584a <__sfputc_r+0x1e>
 8005842:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005846:	f000 bb6d 	b.w	8005f24 <__swbuf_r>
 800584a:	6813      	ldr	r3, [r2, #0]
 800584c:	1c58      	adds	r0, r3, #1
 800584e:	6010      	str	r0, [r2, #0]
 8005850:	7019      	strb	r1, [r3, #0]
 8005852:	4608      	mov	r0, r1
 8005854:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005858:	4770      	bx	lr

0800585a <__sfputs_r>:
 800585a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800585c:	4606      	mov	r6, r0
 800585e:	460f      	mov	r7, r1
 8005860:	4614      	mov	r4, r2
 8005862:	18d5      	adds	r5, r2, r3
 8005864:	42ac      	cmp	r4, r5
 8005866:	d101      	bne.n	800586c <__sfputs_r+0x12>
 8005868:	2000      	movs	r0, #0
 800586a:	e007      	b.n	800587c <__sfputs_r+0x22>
 800586c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005870:	463a      	mov	r2, r7
 8005872:	4630      	mov	r0, r6
 8005874:	f7ff ffda 	bl	800582c <__sfputc_r>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d1f3      	bne.n	8005864 <__sfputs_r+0xa>
 800587c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005880 <_vfiprintf_r>:
 8005880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005884:	460d      	mov	r5, r1
 8005886:	b09d      	sub	sp, #116	@ 0x74
 8005888:	4614      	mov	r4, r2
 800588a:	4698      	mov	r8, r3
 800588c:	4606      	mov	r6, r0
 800588e:	b118      	cbz	r0, 8005898 <_vfiprintf_r+0x18>
 8005890:	6a03      	ldr	r3, [r0, #32]
 8005892:	b90b      	cbnz	r3, 8005898 <_vfiprintf_r+0x18>
 8005894:	f7ff fdbc 	bl	8005410 <__sinit>
 8005898:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800589a:	07d9      	lsls	r1, r3, #31
 800589c:	d405      	bmi.n	80058aa <_vfiprintf_r+0x2a>
 800589e:	89ab      	ldrh	r3, [r5, #12]
 80058a0:	059a      	lsls	r2, r3, #22
 80058a2:	d402      	bmi.n	80058aa <_vfiprintf_r+0x2a>
 80058a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058a6:	f7ff feb8 	bl	800561a <__retarget_lock_acquire_recursive>
 80058aa:	89ab      	ldrh	r3, [r5, #12]
 80058ac:	071b      	lsls	r3, r3, #28
 80058ae:	d501      	bpl.n	80058b4 <_vfiprintf_r+0x34>
 80058b0:	692b      	ldr	r3, [r5, #16]
 80058b2:	b99b      	cbnz	r3, 80058dc <_vfiprintf_r+0x5c>
 80058b4:	4629      	mov	r1, r5
 80058b6:	4630      	mov	r0, r6
 80058b8:	f000 fb72 	bl	8005fa0 <__swsetup_r>
 80058bc:	b170      	cbz	r0, 80058dc <_vfiprintf_r+0x5c>
 80058be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058c0:	07dc      	lsls	r4, r3, #31
 80058c2:	d504      	bpl.n	80058ce <_vfiprintf_r+0x4e>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	b01d      	add	sp, #116	@ 0x74
 80058ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ce:	89ab      	ldrh	r3, [r5, #12]
 80058d0:	0598      	lsls	r0, r3, #22
 80058d2:	d4f7      	bmi.n	80058c4 <_vfiprintf_r+0x44>
 80058d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058d6:	f7ff fea1 	bl	800561c <__retarget_lock_release_recursive>
 80058da:	e7f3      	b.n	80058c4 <_vfiprintf_r+0x44>
 80058dc:	2300      	movs	r3, #0
 80058de:	9309      	str	r3, [sp, #36]	@ 0x24
 80058e0:	2320      	movs	r3, #32
 80058e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80058ea:	2330      	movs	r3, #48	@ 0x30
 80058ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a9c <_vfiprintf_r+0x21c>
 80058f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058f4:	f04f 0901 	mov.w	r9, #1
 80058f8:	4623      	mov	r3, r4
 80058fa:	469a      	mov	sl, r3
 80058fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005900:	b10a      	cbz	r2, 8005906 <_vfiprintf_r+0x86>
 8005902:	2a25      	cmp	r2, #37	@ 0x25
 8005904:	d1f9      	bne.n	80058fa <_vfiprintf_r+0x7a>
 8005906:	ebba 0b04 	subs.w	fp, sl, r4
 800590a:	d00b      	beq.n	8005924 <_vfiprintf_r+0xa4>
 800590c:	465b      	mov	r3, fp
 800590e:	4622      	mov	r2, r4
 8005910:	4629      	mov	r1, r5
 8005912:	4630      	mov	r0, r6
 8005914:	f7ff ffa1 	bl	800585a <__sfputs_r>
 8005918:	3001      	adds	r0, #1
 800591a:	f000 80a7 	beq.w	8005a6c <_vfiprintf_r+0x1ec>
 800591e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005920:	445a      	add	r2, fp
 8005922:	9209      	str	r2, [sp, #36]	@ 0x24
 8005924:	f89a 3000 	ldrb.w	r3, [sl]
 8005928:	2b00      	cmp	r3, #0
 800592a:	f000 809f 	beq.w	8005a6c <_vfiprintf_r+0x1ec>
 800592e:	2300      	movs	r3, #0
 8005930:	f04f 32ff 	mov.w	r2, #4294967295
 8005934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005938:	f10a 0a01 	add.w	sl, sl, #1
 800593c:	9304      	str	r3, [sp, #16]
 800593e:	9307      	str	r3, [sp, #28]
 8005940:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005944:	931a      	str	r3, [sp, #104]	@ 0x68
 8005946:	4654      	mov	r4, sl
 8005948:	2205      	movs	r2, #5
 800594a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800594e:	4853      	ldr	r0, [pc, #332]	@ (8005a9c <_vfiprintf_r+0x21c>)
 8005950:	f7fa fc5e 	bl	8000210 <memchr>
 8005954:	9a04      	ldr	r2, [sp, #16]
 8005956:	b9d8      	cbnz	r0, 8005990 <_vfiprintf_r+0x110>
 8005958:	06d1      	lsls	r1, r2, #27
 800595a:	bf44      	itt	mi
 800595c:	2320      	movmi	r3, #32
 800595e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005962:	0713      	lsls	r3, r2, #28
 8005964:	bf44      	itt	mi
 8005966:	232b      	movmi	r3, #43	@ 0x2b
 8005968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800596c:	f89a 3000 	ldrb.w	r3, [sl]
 8005970:	2b2a      	cmp	r3, #42	@ 0x2a
 8005972:	d015      	beq.n	80059a0 <_vfiprintf_r+0x120>
 8005974:	9a07      	ldr	r2, [sp, #28]
 8005976:	4654      	mov	r4, sl
 8005978:	2000      	movs	r0, #0
 800597a:	f04f 0c0a 	mov.w	ip, #10
 800597e:	4621      	mov	r1, r4
 8005980:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005984:	3b30      	subs	r3, #48	@ 0x30
 8005986:	2b09      	cmp	r3, #9
 8005988:	d94b      	bls.n	8005a22 <_vfiprintf_r+0x1a2>
 800598a:	b1b0      	cbz	r0, 80059ba <_vfiprintf_r+0x13a>
 800598c:	9207      	str	r2, [sp, #28]
 800598e:	e014      	b.n	80059ba <_vfiprintf_r+0x13a>
 8005990:	eba0 0308 	sub.w	r3, r0, r8
 8005994:	fa09 f303 	lsl.w	r3, r9, r3
 8005998:	4313      	orrs	r3, r2
 800599a:	9304      	str	r3, [sp, #16]
 800599c:	46a2      	mov	sl, r4
 800599e:	e7d2      	b.n	8005946 <_vfiprintf_r+0xc6>
 80059a0:	9b03      	ldr	r3, [sp, #12]
 80059a2:	1d19      	adds	r1, r3, #4
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	9103      	str	r1, [sp, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	bfbb      	ittet	lt
 80059ac:	425b      	neglt	r3, r3
 80059ae:	f042 0202 	orrlt.w	r2, r2, #2
 80059b2:	9307      	strge	r3, [sp, #28]
 80059b4:	9307      	strlt	r3, [sp, #28]
 80059b6:	bfb8      	it	lt
 80059b8:	9204      	strlt	r2, [sp, #16]
 80059ba:	7823      	ldrb	r3, [r4, #0]
 80059bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80059be:	d10a      	bne.n	80059d6 <_vfiprintf_r+0x156>
 80059c0:	7863      	ldrb	r3, [r4, #1]
 80059c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059c4:	d132      	bne.n	8005a2c <_vfiprintf_r+0x1ac>
 80059c6:	9b03      	ldr	r3, [sp, #12]
 80059c8:	1d1a      	adds	r2, r3, #4
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	9203      	str	r2, [sp, #12]
 80059ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059d2:	3402      	adds	r4, #2
 80059d4:	9305      	str	r3, [sp, #20]
 80059d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005aac <_vfiprintf_r+0x22c>
 80059da:	7821      	ldrb	r1, [r4, #0]
 80059dc:	2203      	movs	r2, #3
 80059de:	4650      	mov	r0, sl
 80059e0:	f7fa fc16 	bl	8000210 <memchr>
 80059e4:	b138      	cbz	r0, 80059f6 <_vfiprintf_r+0x176>
 80059e6:	9b04      	ldr	r3, [sp, #16]
 80059e8:	eba0 000a 	sub.w	r0, r0, sl
 80059ec:	2240      	movs	r2, #64	@ 0x40
 80059ee:	4082      	lsls	r2, r0
 80059f0:	4313      	orrs	r3, r2
 80059f2:	3401      	adds	r4, #1
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059fa:	4829      	ldr	r0, [pc, #164]	@ (8005aa0 <_vfiprintf_r+0x220>)
 80059fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a00:	2206      	movs	r2, #6
 8005a02:	f7fa fc05 	bl	8000210 <memchr>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d03f      	beq.n	8005a8a <_vfiprintf_r+0x20a>
 8005a0a:	4b26      	ldr	r3, [pc, #152]	@ (8005aa4 <_vfiprintf_r+0x224>)
 8005a0c:	bb1b      	cbnz	r3, 8005a56 <_vfiprintf_r+0x1d6>
 8005a0e:	9b03      	ldr	r3, [sp, #12]
 8005a10:	3307      	adds	r3, #7
 8005a12:	f023 0307 	bic.w	r3, r3, #7
 8005a16:	3308      	adds	r3, #8
 8005a18:	9303      	str	r3, [sp, #12]
 8005a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a1c:	443b      	add	r3, r7
 8005a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a20:	e76a      	b.n	80058f8 <_vfiprintf_r+0x78>
 8005a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a26:	460c      	mov	r4, r1
 8005a28:	2001      	movs	r0, #1
 8005a2a:	e7a8      	b.n	800597e <_vfiprintf_r+0xfe>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	3401      	adds	r4, #1
 8005a30:	9305      	str	r3, [sp, #20]
 8005a32:	4619      	mov	r1, r3
 8005a34:	f04f 0c0a 	mov.w	ip, #10
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a3e:	3a30      	subs	r2, #48	@ 0x30
 8005a40:	2a09      	cmp	r2, #9
 8005a42:	d903      	bls.n	8005a4c <_vfiprintf_r+0x1cc>
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0c6      	beq.n	80059d6 <_vfiprintf_r+0x156>
 8005a48:	9105      	str	r1, [sp, #20]
 8005a4a:	e7c4      	b.n	80059d6 <_vfiprintf_r+0x156>
 8005a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a50:	4604      	mov	r4, r0
 8005a52:	2301      	movs	r3, #1
 8005a54:	e7f0      	b.n	8005a38 <_vfiprintf_r+0x1b8>
 8005a56:	ab03      	add	r3, sp, #12
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	462a      	mov	r2, r5
 8005a5c:	4b12      	ldr	r3, [pc, #72]	@ (8005aa8 <_vfiprintf_r+0x228>)
 8005a5e:	a904      	add	r1, sp, #16
 8005a60:	4630      	mov	r0, r6
 8005a62:	f3af 8000 	nop.w
 8005a66:	4607      	mov	r7, r0
 8005a68:	1c78      	adds	r0, r7, #1
 8005a6a:	d1d6      	bne.n	8005a1a <_vfiprintf_r+0x19a>
 8005a6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a6e:	07d9      	lsls	r1, r3, #31
 8005a70:	d405      	bmi.n	8005a7e <_vfiprintf_r+0x1fe>
 8005a72:	89ab      	ldrh	r3, [r5, #12]
 8005a74:	059a      	lsls	r2, r3, #22
 8005a76:	d402      	bmi.n	8005a7e <_vfiprintf_r+0x1fe>
 8005a78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a7a:	f7ff fdcf 	bl	800561c <__retarget_lock_release_recursive>
 8005a7e:	89ab      	ldrh	r3, [r5, #12]
 8005a80:	065b      	lsls	r3, r3, #25
 8005a82:	f53f af1f 	bmi.w	80058c4 <_vfiprintf_r+0x44>
 8005a86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a88:	e71e      	b.n	80058c8 <_vfiprintf_r+0x48>
 8005a8a:	ab03      	add	r3, sp, #12
 8005a8c:	9300      	str	r3, [sp, #0]
 8005a8e:	462a      	mov	r2, r5
 8005a90:	4b05      	ldr	r3, [pc, #20]	@ (8005aa8 <_vfiprintf_r+0x228>)
 8005a92:	a904      	add	r1, sp, #16
 8005a94:	4630      	mov	r0, r6
 8005a96:	f000 f879 	bl	8005b8c <_printf_i>
 8005a9a:	e7e4      	b.n	8005a66 <_vfiprintf_r+0x1e6>
 8005a9c:	08006240 	.word	0x08006240
 8005aa0:	0800624a 	.word	0x0800624a
 8005aa4:	00000000 	.word	0x00000000
 8005aa8:	0800585b 	.word	0x0800585b
 8005aac:	08006246 	.word	0x08006246

08005ab0 <_printf_common>:
 8005ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab4:	4616      	mov	r6, r2
 8005ab6:	4698      	mov	r8, r3
 8005ab8:	688a      	ldr	r2, [r1, #8]
 8005aba:	690b      	ldr	r3, [r1, #16]
 8005abc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	bfb8      	it	lt
 8005ac4:	4613      	movlt	r3, r2
 8005ac6:	6033      	str	r3, [r6, #0]
 8005ac8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005acc:	4607      	mov	r7, r0
 8005ace:	460c      	mov	r4, r1
 8005ad0:	b10a      	cbz	r2, 8005ad6 <_printf_common+0x26>
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	6033      	str	r3, [r6, #0]
 8005ad6:	6823      	ldr	r3, [r4, #0]
 8005ad8:	0699      	lsls	r1, r3, #26
 8005ada:	bf42      	ittt	mi
 8005adc:	6833      	ldrmi	r3, [r6, #0]
 8005ade:	3302      	addmi	r3, #2
 8005ae0:	6033      	strmi	r3, [r6, #0]
 8005ae2:	6825      	ldr	r5, [r4, #0]
 8005ae4:	f015 0506 	ands.w	r5, r5, #6
 8005ae8:	d106      	bne.n	8005af8 <_printf_common+0x48>
 8005aea:	f104 0a19 	add.w	sl, r4, #25
 8005aee:	68e3      	ldr	r3, [r4, #12]
 8005af0:	6832      	ldr	r2, [r6, #0]
 8005af2:	1a9b      	subs	r3, r3, r2
 8005af4:	42ab      	cmp	r3, r5
 8005af6:	dc26      	bgt.n	8005b46 <_printf_common+0x96>
 8005af8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	3b00      	subs	r3, #0
 8005b00:	bf18      	it	ne
 8005b02:	2301      	movne	r3, #1
 8005b04:	0692      	lsls	r2, r2, #26
 8005b06:	d42b      	bmi.n	8005b60 <_printf_common+0xb0>
 8005b08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b0c:	4641      	mov	r1, r8
 8005b0e:	4638      	mov	r0, r7
 8005b10:	47c8      	blx	r9
 8005b12:	3001      	adds	r0, #1
 8005b14:	d01e      	beq.n	8005b54 <_printf_common+0xa4>
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	6922      	ldr	r2, [r4, #16]
 8005b1a:	f003 0306 	and.w	r3, r3, #6
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	bf02      	ittt	eq
 8005b22:	68e5      	ldreq	r5, [r4, #12]
 8005b24:	6833      	ldreq	r3, [r6, #0]
 8005b26:	1aed      	subeq	r5, r5, r3
 8005b28:	68a3      	ldr	r3, [r4, #8]
 8005b2a:	bf0c      	ite	eq
 8005b2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b30:	2500      	movne	r5, #0
 8005b32:	4293      	cmp	r3, r2
 8005b34:	bfc4      	itt	gt
 8005b36:	1a9b      	subgt	r3, r3, r2
 8005b38:	18ed      	addgt	r5, r5, r3
 8005b3a:	2600      	movs	r6, #0
 8005b3c:	341a      	adds	r4, #26
 8005b3e:	42b5      	cmp	r5, r6
 8005b40:	d11a      	bne.n	8005b78 <_printf_common+0xc8>
 8005b42:	2000      	movs	r0, #0
 8005b44:	e008      	b.n	8005b58 <_printf_common+0xa8>
 8005b46:	2301      	movs	r3, #1
 8005b48:	4652      	mov	r2, sl
 8005b4a:	4641      	mov	r1, r8
 8005b4c:	4638      	mov	r0, r7
 8005b4e:	47c8      	blx	r9
 8005b50:	3001      	adds	r0, #1
 8005b52:	d103      	bne.n	8005b5c <_printf_common+0xac>
 8005b54:	f04f 30ff 	mov.w	r0, #4294967295
 8005b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5c:	3501      	adds	r5, #1
 8005b5e:	e7c6      	b.n	8005aee <_printf_common+0x3e>
 8005b60:	18e1      	adds	r1, r4, r3
 8005b62:	1c5a      	adds	r2, r3, #1
 8005b64:	2030      	movs	r0, #48	@ 0x30
 8005b66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b6a:	4422      	add	r2, r4
 8005b6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b74:	3302      	adds	r3, #2
 8005b76:	e7c7      	b.n	8005b08 <_printf_common+0x58>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	4622      	mov	r2, r4
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	4638      	mov	r0, r7
 8005b80:	47c8      	blx	r9
 8005b82:	3001      	adds	r0, #1
 8005b84:	d0e6      	beq.n	8005b54 <_printf_common+0xa4>
 8005b86:	3601      	adds	r6, #1
 8005b88:	e7d9      	b.n	8005b3e <_printf_common+0x8e>
	...

08005b8c <_printf_i>:
 8005b8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b90:	7e0f      	ldrb	r7, [r1, #24]
 8005b92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b94:	2f78      	cmp	r7, #120	@ 0x78
 8005b96:	4691      	mov	r9, r2
 8005b98:	4680      	mov	r8, r0
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	469a      	mov	sl, r3
 8005b9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ba2:	d807      	bhi.n	8005bb4 <_printf_i+0x28>
 8005ba4:	2f62      	cmp	r7, #98	@ 0x62
 8005ba6:	d80a      	bhi.n	8005bbe <_printf_i+0x32>
 8005ba8:	2f00      	cmp	r7, #0
 8005baa:	f000 80d2 	beq.w	8005d52 <_printf_i+0x1c6>
 8005bae:	2f58      	cmp	r7, #88	@ 0x58
 8005bb0:	f000 80b9 	beq.w	8005d26 <_printf_i+0x19a>
 8005bb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bbc:	e03a      	b.n	8005c34 <_printf_i+0xa8>
 8005bbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bc2:	2b15      	cmp	r3, #21
 8005bc4:	d8f6      	bhi.n	8005bb4 <_printf_i+0x28>
 8005bc6:	a101      	add	r1, pc, #4	@ (adr r1, 8005bcc <_printf_i+0x40>)
 8005bc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bcc:	08005c25 	.word	0x08005c25
 8005bd0:	08005c39 	.word	0x08005c39
 8005bd4:	08005bb5 	.word	0x08005bb5
 8005bd8:	08005bb5 	.word	0x08005bb5
 8005bdc:	08005bb5 	.word	0x08005bb5
 8005be0:	08005bb5 	.word	0x08005bb5
 8005be4:	08005c39 	.word	0x08005c39
 8005be8:	08005bb5 	.word	0x08005bb5
 8005bec:	08005bb5 	.word	0x08005bb5
 8005bf0:	08005bb5 	.word	0x08005bb5
 8005bf4:	08005bb5 	.word	0x08005bb5
 8005bf8:	08005d39 	.word	0x08005d39
 8005bfc:	08005c63 	.word	0x08005c63
 8005c00:	08005cf3 	.word	0x08005cf3
 8005c04:	08005bb5 	.word	0x08005bb5
 8005c08:	08005bb5 	.word	0x08005bb5
 8005c0c:	08005d5b 	.word	0x08005d5b
 8005c10:	08005bb5 	.word	0x08005bb5
 8005c14:	08005c63 	.word	0x08005c63
 8005c18:	08005bb5 	.word	0x08005bb5
 8005c1c:	08005bb5 	.word	0x08005bb5
 8005c20:	08005cfb 	.word	0x08005cfb
 8005c24:	6833      	ldr	r3, [r6, #0]
 8005c26:	1d1a      	adds	r2, r3, #4
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6032      	str	r2, [r6, #0]
 8005c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c34:	2301      	movs	r3, #1
 8005c36:	e09d      	b.n	8005d74 <_printf_i+0x1e8>
 8005c38:	6833      	ldr	r3, [r6, #0]
 8005c3a:	6820      	ldr	r0, [r4, #0]
 8005c3c:	1d19      	adds	r1, r3, #4
 8005c3e:	6031      	str	r1, [r6, #0]
 8005c40:	0606      	lsls	r6, r0, #24
 8005c42:	d501      	bpl.n	8005c48 <_printf_i+0xbc>
 8005c44:	681d      	ldr	r5, [r3, #0]
 8005c46:	e003      	b.n	8005c50 <_printf_i+0xc4>
 8005c48:	0645      	lsls	r5, r0, #25
 8005c4a:	d5fb      	bpl.n	8005c44 <_printf_i+0xb8>
 8005c4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c50:	2d00      	cmp	r5, #0
 8005c52:	da03      	bge.n	8005c5c <_printf_i+0xd0>
 8005c54:	232d      	movs	r3, #45	@ 0x2d
 8005c56:	426d      	negs	r5, r5
 8005c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c5c:	4859      	ldr	r0, [pc, #356]	@ (8005dc4 <_printf_i+0x238>)
 8005c5e:	230a      	movs	r3, #10
 8005c60:	e011      	b.n	8005c86 <_printf_i+0xfa>
 8005c62:	6821      	ldr	r1, [r4, #0]
 8005c64:	6833      	ldr	r3, [r6, #0]
 8005c66:	0608      	lsls	r0, r1, #24
 8005c68:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c6c:	d402      	bmi.n	8005c74 <_printf_i+0xe8>
 8005c6e:	0649      	lsls	r1, r1, #25
 8005c70:	bf48      	it	mi
 8005c72:	b2ad      	uxthmi	r5, r5
 8005c74:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c76:	4853      	ldr	r0, [pc, #332]	@ (8005dc4 <_printf_i+0x238>)
 8005c78:	6033      	str	r3, [r6, #0]
 8005c7a:	bf14      	ite	ne
 8005c7c:	230a      	movne	r3, #10
 8005c7e:	2308      	moveq	r3, #8
 8005c80:	2100      	movs	r1, #0
 8005c82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c86:	6866      	ldr	r6, [r4, #4]
 8005c88:	60a6      	str	r6, [r4, #8]
 8005c8a:	2e00      	cmp	r6, #0
 8005c8c:	bfa2      	ittt	ge
 8005c8e:	6821      	ldrge	r1, [r4, #0]
 8005c90:	f021 0104 	bicge.w	r1, r1, #4
 8005c94:	6021      	strge	r1, [r4, #0]
 8005c96:	b90d      	cbnz	r5, 8005c9c <_printf_i+0x110>
 8005c98:	2e00      	cmp	r6, #0
 8005c9a:	d04b      	beq.n	8005d34 <_printf_i+0x1a8>
 8005c9c:	4616      	mov	r6, r2
 8005c9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ca2:	fb03 5711 	mls	r7, r3, r1, r5
 8005ca6:	5dc7      	ldrb	r7, [r0, r7]
 8005ca8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cac:	462f      	mov	r7, r5
 8005cae:	42bb      	cmp	r3, r7
 8005cb0:	460d      	mov	r5, r1
 8005cb2:	d9f4      	bls.n	8005c9e <_printf_i+0x112>
 8005cb4:	2b08      	cmp	r3, #8
 8005cb6:	d10b      	bne.n	8005cd0 <_printf_i+0x144>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	07df      	lsls	r7, r3, #31
 8005cbc:	d508      	bpl.n	8005cd0 <_printf_i+0x144>
 8005cbe:	6923      	ldr	r3, [r4, #16]
 8005cc0:	6861      	ldr	r1, [r4, #4]
 8005cc2:	4299      	cmp	r1, r3
 8005cc4:	bfde      	ittt	le
 8005cc6:	2330      	movle	r3, #48	@ 0x30
 8005cc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ccc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cd0:	1b92      	subs	r2, r2, r6
 8005cd2:	6122      	str	r2, [r4, #16]
 8005cd4:	f8cd a000 	str.w	sl, [sp]
 8005cd8:	464b      	mov	r3, r9
 8005cda:	aa03      	add	r2, sp, #12
 8005cdc:	4621      	mov	r1, r4
 8005cde:	4640      	mov	r0, r8
 8005ce0:	f7ff fee6 	bl	8005ab0 <_printf_common>
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	d14a      	bne.n	8005d7e <_printf_i+0x1f2>
 8005ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cec:	b004      	add	sp, #16
 8005cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	f043 0320 	orr.w	r3, r3, #32
 8005cf8:	6023      	str	r3, [r4, #0]
 8005cfa:	4833      	ldr	r0, [pc, #204]	@ (8005dc8 <_printf_i+0x23c>)
 8005cfc:	2778      	movs	r7, #120	@ 0x78
 8005cfe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	6831      	ldr	r1, [r6, #0]
 8005d06:	061f      	lsls	r7, r3, #24
 8005d08:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d0c:	d402      	bmi.n	8005d14 <_printf_i+0x188>
 8005d0e:	065f      	lsls	r7, r3, #25
 8005d10:	bf48      	it	mi
 8005d12:	b2ad      	uxthmi	r5, r5
 8005d14:	6031      	str	r1, [r6, #0]
 8005d16:	07d9      	lsls	r1, r3, #31
 8005d18:	bf44      	itt	mi
 8005d1a:	f043 0320 	orrmi.w	r3, r3, #32
 8005d1e:	6023      	strmi	r3, [r4, #0]
 8005d20:	b11d      	cbz	r5, 8005d2a <_printf_i+0x19e>
 8005d22:	2310      	movs	r3, #16
 8005d24:	e7ac      	b.n	8005c80 <_printf_i+0xf4>
 8005d26:	4827      	ldr	r0, [pc, #156]	@ (8005dc4 <_printf_i+0x238>)
 8005d28:	e7e9      	b.n	8005cfe <_printf_i+0x172>
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	f023 0320 	bic.w	r3, r3, #32
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	e7f6      	b.n	8005d22 <_printf_i+0x196>
 8005d34:	4616      	mov	r6, r2
 8005d36:	e7bd      	b.n	8005cb4 <_printf_i+0x128>
 8005d38:	6833      	ldr	r3, [r6, #0]
 8005d3a:	6825      	ldr	r5, [r4, #0]
 8005d3c:	6961      	ldr	r1, [r4, #20]
 8005d3e:	1d18      	adds	r0, r3, #4
 8005d40:	6030      	str	r0, [r6, #0]
 8005d42:	062e      	lsls	r6, r5, #24
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	d501      	bpl.n	8005d4c <_printf_i+0x1c0>
 8005d48:	6019      	str	r1, [r3, #0]
 8005d4a:	e002      	b.n	8005d52 <_printf_i+0x1c6>
 8005d4c:	0668      	lsls	r0, r5, #25
 8005d4e:	d5fb      	bpl.n	8005d48 <_printf_i+0x1bc>
 8005d50:	8019      	strh	r1, [r3, #0]
 8005d52:	2300      	movs	r3, #0
 8005d54:	6123      	str	r3, [r4, #16]
 8005d56:	4616      	mov	r6, r2
 8005d58:	e7bc      	b.n	8005cd4 <_printf_i+0x148>
 8005d5a:	6833      	ldr	r3, [r6, #0]
 8005d5c:	1d1a      	adds	r2, r3, #4
 8005d5e:	6032      	str	r2, [r6, #0]
 8005d60:	681e      	ldr	r6, [r3, #0]
 8005d62:	6862      	ldr	r2, [r4, #4]
 8005d64:	2100      	movs	r1, #0
 8005d66:	4630      	mov	r0, r6
 8005d68:	f7fa fa52 	bl	8000210 <memchr>
 8005d6c:	b108      	cbz	r0, 8005d72 <_printf_i+0x1e6>
 8005d6e:	1b80      	subs	r0, r0, r6
 8005d70:	6060      	str	r0, [r4, #4]
 8005d72:	6863      	ldr	r3, [r4, #4]
 8005d74:	6123      	str	r3, [r4, #16]
 8005d76:	2300      	movs	r3, #0
 8005d78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d7c:	e7aa      	b.n	8005cd4 <_printf_i+0x148>
 8005d7e:	6923      	ldr	r3, [r4, #16]
 8005d80:	4632      	mov	r2, r6
 8005d82:	4649      	mov	r1, r9
 8005d84:	4640      	mov	r0, r8
 8005d86:	47d0      	blx	sl
 8005d88:	3001      	adds	r0, #1
 8005d8a:	d0ad      	beq.n	8005ce8 <_printf_i+0x15c>
 8005d8c:	6823      	ldr	r3, [r4, #0]
 8005d8e:	079b      	lsls	r3, r3, #30
 8005d90:	d413      	bmi.n	8005dba <_printf_i+0x22e>
 8005d92:	68e0      	ldr	r0, [r4, #12]
 8005d94:	9b03      	ldr	r3, [sp, #12]
 8005d96:	4298      	cmp	r0, r3
 8005d98:	bfb8      	it	lt
 8005d9a:	4618      	movlt	r0, r3
 8005d9c:	e7a6      	b.n	8005cec <_printf_i+0x160>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	4632      	mov	r2, r6
 8005da2:	4649      	mov	r1, r9
 8005da4:	4640      	mov	r0, r8
 8005da6:	47d0      	blx	sl
 8005da8:	3001      	adds	r0, #1
 8005daa:	d09d      	beq.n	8005ce8 <_printf_i+0x15c>
 8005dac:	3501      	adds	r5, #1
 8005dae:	68e3      	ldr	r3, [r4, #12]
 8005db0:	9903      	ldr	r1, [sp, #12]
 8005db2:	1a5b      	subs	r3, r3, r1
 8005db4:	42ab      	cmp	r3, r5
 8005db6:	dcf2      	bgt.n	8005d9e <_printf_i+0x212>
 8005db8:	e7eb      	b.n	8005d92 <_printf_i+0x206>
 8005dba:	2500      	movs	r5, #0
 8005dbc:	f104 0619 	add.w	r6, r4, #25
 8005dc0:	e7f5      	b.n	8005dae <_printf_i+0x222>
 8005dc2:	bf00      	nop
 8005dc4:	08006251 	.word	0x08006251
 8005dc8:	08006262 	.word	0x08006262

08005dcc <__sflush_r>:
 8005dcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd4:	0716      	lsls	r6, r2, #28
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	d454      	bmi.n	8005e86 <__sflush_r+0xba>
 8005ddc:	684b      	ldr	r3, [r1, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	dc02      	bgt.n	8005de8 <__sflush_r+0x1c>
 8005de2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	dd48      	ble.n	8005e7a <__sflush_r+0xae>
 8005de8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005dea:	2e00      	cmp	r6, #0
 8005dec:	d045      	beq.n	8005e7a <__sflush_r+0xae>
 8005dee:	2300      	movs	r3, #0
 8005df0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005df4:	682f      	ldr	r7, [r5, #0]
 8005df6:	6a21      	ldr	r1, [r4, #32]
 8005df8:	602b      	str	r3, [r5, #0]
 8005dfa:	d030      	beq.n	8005e5e <__sflush_r+0x92>
 8005dfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	0759      	lsls	r1, r3, #29
 8005e02:	d505      	bpl.n	8005e10 <__sflush_r+0x44>
 8005e04:	6863      	ldr	r3, [r4, #4]
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e0a:	b10b      	cbz	r3, 8005e10 <__sflush_r+0x44>
 8005e0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e0e:	1ad2      	subs	r2, r2, r3
 8005e10:	2300      	movs	r3, #0
 8005e12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e14:	6a21      	ldr	r1, [r4, #32]
 8005e16:	4628      	mov	r0, r5
 8005e18:	47b0      	blx	r6
 8005e1a:	1c43      	adds	r3, r0, #1
 8005e1c:	89a3      	ldrh	r3, [r4, #12]
 8005e1e:	d106      	bne.n	8005e2e <__sflush_r+0x62>
 8005e20:	6829      	ldr	r1, [r5, #0]
 8005e22:	291d      	cmp	r1, #29
 8005e24:	d82b      	bhi.n	8005e7e <__sflush_r+0xb2>
 8005e26:	4a2a      	ldr	r2, [pc, #168]	@ (8005ed0 <__sflush_r+0x104>)
 8005e28:	410a      	asrs	r2, r1
 8005e2a:	07d6      	lsls	r6, r2, #31
 8005e2c:	d427      	bmi.n	8005e7e <__sflush_r+0xb2>
 8005e2e:	2200      	movs	r2, #0
 8005e30:	6062      	str	r2, [r4, #4]
 8005e32:	04d9      	lsls	r1, r3, #19
 8005e34:	6922      	ldr	r2, [r4, #16]
 8005e36:	6022      	str	r2, [r4, #0]
 8005e38:	d504      	bpl.n	8005e44 <__sflush_r+0x78>
 8005e3a:	1c42      	adds	r2, r0, #1
 8005e3c:	d101      	bne.n	8005e42 <__sflush_r+0x76>
 8005e3e:	682b      	ldr	r3, [r5, #0]
 8005e40:	b903      	cbnz	r3, 8005e44 <__sflush_r+0x78>
 8005e42:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e46:	602f      	str	r7, [r5, #0]
 8005e48:	b1b9      	cbz	r1, 8005e7a <__sflush_r+0xae>
 8005e4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e4e:	4299      	cmp	r1, r3
 8005e50:	d002      	beq.n	8005e58 <__sflush_r+0x8c>
 8005e52:	4628      	mov	r0, r5
 8005e54:	f7ff fbf2 	bl	800563c <_free_r>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e5c:	e00d      	b.n	8005e7a <__sflush_r+0xae>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4628      	mov	r0, r5
 8005e62:	47b0      	blx	r6
 8005e64:	4602      	mov	r2, r0
 8005e66:	1c50      	adds	r0, r2, #1
 8005e68:	d1c9      	bne.n	8005dfe <__sflush_r+0x32>
 8005e6a:	682b      	ldr	r3, [r5, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0c6      	beq.n	8005dfe <__sflush_r+0x32>
 8005e70:	2b1d      	cmp	r3, #29
 8005e72:	d001      	beq.n	8005e78 <__sflush_r+0xac>
 8005e74:	2b16      	cmp	r3, #22
 8005e76:	d11e      	bne.n	8005eb6 <__sflush_r+0xea>
 8005e78:	602f      	str	r7, [r5, #0]
 8005e7a:	2000      	movs	r0, #0
 8005e7c:	e022      	b.n	8005ec4 <__sflush_r+0xf8>
 8005e7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e82:	b21b      	sxth	r3, r3
 8005e84:	e01b      	b.n	8005ebe <__sflush_r+0xf2>
 8005e86:	690f      	ldr	r7, [r1, #16]
 8005e88:	2f00      	cmp	r7, #0
 8005e8a:	d0f6      	beq.n	8005e7a <__sflush_r+0xae>
 8005e8c:	0793      	lsls	r3, r2, #30
 8005e8e:	680e      	ldr	r6, [r1, #0]
 8005e90:	bf08      	it	eq
 8005e92:	694b      	ldreq	r3, [r1, #20]
 8005e94:	600f      	str	r7, [r1, #0]
 8005e96:	bf18      	it	ne
 8005e98:	2300      	movne	r3, #0
 8005e9a:	eba6 0807 	sub.w	r8, r6, r7
 8005e9e:	608b      	str	r3, [r1, #8]
 8005ea0:	f1b8 0f00 	cmp.w	r8, #0
 8005ea4:	dde9      	ble.n	8005e7a <__sflush_r+0xae>
 8005ea6:	6a21      	ldr	r1, [r4, #32]
 8005ea8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005eaa:	4643      	mov	r3, r8
 8005eac:	463a      	mov	r2, r7
 8005eae:	4628      	mov	r0, r5
 8005eb0:	47b0      	blx	r6
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	dc08      	bgt.n	8005ec8 <__sflush_r+0xfc>
 8005eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ebe:	81a3      	strh	r3, [r4, #12]
 8005ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ec8:	4407      	add	r7, r0
 8005eca:	eba8 0800 	sub.w	r8, r8, r0
 8005ece:	e7e7      	b.n	8005ea0 <__sflush_r+0xd4>
 8005ed0:	dfbffffe 	.word	0xdfbffffe

08005ed4 <_fflush_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	690b      	ldr	r3, [r1, #16]
 8005ed8:	4605      	mov	r5, r0
 8005eda:	460c      	mov	r4, r1
 8005edc:	b913      	cbnz	r3, 8005ee4 <_fflush_r+0x10>
 8005ede:	2500      	movs	r5, #0
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	bd38      	pop	{r3, r4, r5, pc}
 8005ee4:	b118      	cbz	r0, 8005eee <_fflush_r+0x1a>
 8005ee6:	6a03      	ldr	r3, [r0, #32]
 8005ee8:	b90b      	cbnz	r3, 8005eee <_fflush_r+0x1a>
 8005eea:	f7ff fa91 	bl	8005410 <__sinit>
 8005eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0f3      	beq.n	8005ede <_fflush_r+0xa>
 8005ef6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ef8:	07d0      	lsls	r0, r2, #31
 8005efa:	d404      	bmi.n	8005f06 <_fflush_r+0x32>
 8005efc:	0599      	lsls	r1, r3, #22
 8005efe:	d402      	bmi.n	8005f06 <_fflush_r+0x32>
 8005f00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f02:	f7ff fb8a 	bl	800561a <__retarget_lock_acquire_recursive>
 8005f06:	4628      	mov	r0, r5
 8005f08:	4621      	mov	r1, r4
 8005f0a:	f7ff ff5f 	bl	8005dcc <__sflush_r>
 8005f0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f10:	07da      	lsls	r2, r3, #31
 8005f12:	4605      	mov	r5, r0
 8005f14:	d4e4      	bmi.n	8005ee0 <_fflush_r+0xc>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	059b      	lsls	r3, r3, #22
 8005f1a:	d4e1      	bmi.n	8005ee0 <_fflush_r+0xc>
 8005f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f1e:	f7ff fb7d 	bl	800561c <__retarget_lock_release_recursive>
 8005f22:	e7dd      	b.n	8005ee0 <_fflush_r+0xc>

08005f24 <__swbuf_r>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	460e      	mov	r6, r1
 8005f28:	4614      	mov	r4, r2
 8005f2a:	4605      	mov	r5, r0
 8005f2c:	b118      	cbz	r0, 8005f36 <__swbuf_r+0x12>
 8005f2e:	6a03      	ldr	r3, [r0, #32]
 8005f30:	b90b      	cbnz	r3, 8005f36 <__swbuf_r+0x12>
 8005f32:	f7ff fa6d 	bl	8005410 <__sinit>
 8005f36:	69a3      	ldr	r3, [r4, #24]
 8005f38:	60a3      	str	r3, [r4, #8]
 8005f3a:	89a3      	ldrh	r3, [r4, #12]
 8005f3c:	071a      	lsls	r2, r3, #28
 8005f3e:	d501      	bpl.n	8005f44 <__swbuf_r+0x20>
 8005f40:	6923      	ldr	r3, [r4, #16]
 8005f42:	b943      	cbnz	r3, 8005f56 <__swbuf_r+0x32>
 8005f44:	4621      	mov	r1, r4
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 f82a 	bl	8005fa0 <__swsetup_r>
 8005f4c:	b118      	cbz	r0, 8005f56 <__swbuf_r+0x32>
 8005f4e:	f04f 37ff 	mov.w	r7, #4294967295
 8005f52:	4638      	mov	r0, r7
 8005f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f56:	6823      	ldr	r3, [r4, #0]
 8005f58:	6922      	ldr	r2, [r4, #16]
 8005f5a:	1a98      	subs	r0, r3, r2
 8005f5c:	6963      	ldr	r3, [r4, #20]
 8005f5e:	b2f6      	uxtb	r6, r6
 8005f60:	4283      	cmp	r3, r0
 8005f62:	4637      	mov	r7, r6
 8005f64:	dc05      	bgt.n	8005f72 <__swbuf_r+0x4e>
 8005f66:	4621      	mov	r1, r4
 8005f68:	4628      	mov	r0, r5
 8005f6a:	f7ff ffb3 	bl	8005ed4 <_fflush_r>
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	d1ed      	bne.n	8005f4e <__swbuf_r+0x2a>
 8005f72:	68a3      	ldr	r3, [r4, #8]
 8005f74:	3b01      	subs	r3, #1
 8005f76:	60a3      	str	r3, [r4, #8]
 8005f78:	6823      	ldr	r3, [r4, #0]
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	6022      	str	r2, [r4, #0]
 8005f7e:	701e      	strb	r6, [r3, #0]
 8005f80:	6962      	ldr	r2, [r4, #20]
 8005f82:	1c43      	adds	r3, r0, #1
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d004      	beq.n	8005f92 <__swbuf_r+0x6e>
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	07db      	lsls	r3, r3, #31
 8005f8c:	d5e1      	bpl.n	8005f52 <__swbuf_r+0x2e>
 8005f8e:	2e0a      	cmp	r6, #10
 8005f90:	d1df      	bne.n	8005f52 <__swbuf_r+0x2e>
 8005f92:	4621      	mov	r1, r4
 8005f94:	4628      	mov	r0, r5
 8005f96:	f7ff ff9d 	bl	8005ed4 <_fflush_r>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	d0d9      	beq.n	8005f52 <__swbuf_r+0x2e>
 8005f9e:	e7d6      	b.n	8005f4e <__swbuf_r+0x2a>

08005fa0 <__swsetup_r>:
 8005fa0:	b538      	push	{r3, r4, r5, lr}
 8005fa2:	4b29      	ldr	r3, [pc, #164]	@ (8006048 <__swsetup_r+0xa8>)
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	6818      	ldr	r0, [r3, #0]
 8005fa8:	460c      	mov	r4, r1
 8005faa:	b118      	cbz	r0, 8005fb4 <__swsetup_r+0x14>
 8005fac:	6a03      	ldr	r3, [r0, #32]
 8005fae:	b90b      	cbnz	r3, 8005fb4 <__swsetup_r+0x14>
 8005fb0:	f7ff fa2e 	bl	8005410 <__sinit>
 8005fb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fb8:	0719      	lsls	r1, r3, #28
 8005fba:	d422      	bmi.n	8006002 <__swsetup_r+0x62>
 8005fbc:	06da      	lsls	r2, r3, #27
 8005fbe:	d407      	bmi.n	8005fd0 <__swsetup_r+0x30>
 8005fc0:	2209      	movs	r2, #9
 8005fc2:	602a      	str	r2, [r5, #0]
 8005fc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fc8:	81a3      	strh	r3, [r4, #12]
 8005fca:	f04f 30ff 	mov.w	r0, #4294967295
 8005fce:	e033      	b.n	8006038 <__swsetup_r+0x98>
 8005fd0:	0758      	lsls	r0, r3, #29
 8005fd2:	d512      	bpl.n	8005ffa <__swsetup_r+0x5a>
 8005fd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fd6:	b141      	cbz	r1, 8005fea <__swsetup_r+0x4a>
 8005fd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fdc:	4299      	cmp	r1, r3
 8005fde:	d002      	beq.n	8005fe6 <__swsetup_r+0x46>
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	f7ff fb2b 	bl	800563c <_free_r>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fea:	89a3      	ldrh	r3, [r4, #12]
 8005fec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ff0:	81a3      	strh	r3, [r4, #12]
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	6063      	str	r3, [r4, #4]
 8005ff6:	6923      	ldr	r3, [r4, #16]
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f043 0308 	orr.w	r3, r3, #8
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	6923      	ldr	r3, [r4, #16]
 8006004:	b94b      	cbnz	r3, 800601a <__swsetup_r+0x7a>
 8006006:	89a3      	ldrh	r3, [r4, #12]
 8006008:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800600c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006010:	d003      	beq.n	800601a <__swsetup_r+0x7a>
 8006012:	4621      	mov	r1, r4
 8006014:	4628      	mov	r0, r5
 8006016:	f000 f84f 	bl	80060b8 <__smakebuf_r>
 800601a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601e:	f013 0201 	ands.w	r2, r3, #1
 8006022:	d00a      	beq.n	800603a <__swsetup_r+0x9a>
 8006024:	2200      	movs	r2, #0
 8006026:	60a2      	str	r2, [r4, #8]
 8006028:	6962      	ldr	r2, [r4, #20]
 800602a:	4252      	negs	r2, r2
 800602c:	61a2      	str	r2, [r4, #24]
 800602e:	6922      	ldr	r2, [r4, #16]
 8006030:	b942      	cbnz	r2, 8006044 <__swsetup_r+0xa4>
 8006032:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006036:	d1c5      	bne.n	8005fc4 <__swsetup_r+0x24>
 8006038:	bd38      	pop	{r3, r4, r5, pc}
 800603a:	0799      	lsls	r1, r3, #30
 800603c:	bf58      	it	pl
 800603e:	6962      	ldrpl	r2, [r4, #20]
 8006040:	60a2      	str	r2, [r4, #8]
 8006042:	e7f4      	b.n	800602e <__swsetup_r+0x8e>
 8006044:	2000      	movs	r0, #0
 8006046:	e7f7      	b.n	8006038 <__swsetup_r+0x98>
 8006048:	2000001c 	.word	0x2000001c

0800604c <_sbrk_r>:
 800604c:	b538      	push	{r3, r4, r5, lr}
 800604e:	4d06      	ldr	r5, [pc, #24]	@ (8006068 <_sbrk_r+0x1c>)
 8006050:	2300      	movs	r3, #0
 8006052:	4604      	mov	r4, r0
 8006054:	4608      	mov	r0, r1
 8006056:	602b      	str	r3, [r5, #0]
 8006058:	f7fa fdf2 	bl	8000c40 <_sbrk>
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	d102      	bne.n	8006066 <_sbrk_r+0x1a>
 8006060:	682b      	ldr	r3, [r5, #0]
 8006062:	b103      	cbz	r3, 8006066 <_sbrk_r+0x1a>
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	bd38      	pop	{r3, r4, r5, pc}
 8006068:	20004bb8 	.word	0x20004bb8

0800606c <__swhatbuf_r>:
 800606c:	b570      	push	{r4, r5, r6, lr}
 800606e:	460c      	mov	r4, r1
 8006070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006074:	2900      	cmp	r1, #0
 8006076:	b096      	sub	sp, #88	@ 0x58
 8006078:	4615      	mov	r5, r2
 800607a:	461e      	mov	r6, r3
 800607c:	da0d      	bge.n	800609a <__swhatbuf_r+0x2e>
 800607e:	89a3      	ldrh	r3, [r4, #12]
 8006080:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006084:	f04f 0100 	mov.w	r1, #0
 8006088:	bf14      	ite	ne
 800608a:	2340      	movne	r3, #64	@ 0x40
 800608c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006090:	2000      	movs	r0, #0
 8006092:	6031      	str	r1, [r6, #0]
 8006094:	602b      	str	r3, [r5, #0]
 8006096:	b016      	add	sp, #88	@ 0x58
 8006098:	bd70      	pop	{r4, r5, r6, pc}
 800609a:	466a      	mov	r2, sp
 800609c:	f000 f848 	bl	8006130 <_fstat_r>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	dbec      	blt.n	800607e <__swhatbuf_r+0x12>
 80060a4:	9901      	ldr	r1, [sp, #4]
 80060a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80060aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80060ae:	4259      	negs	r1, r3
 80060b0:	4159      	adcs	r1, r3
 80060b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80060b6:	e7eb      	b.n	8006090 <__swhatbuf_r+0x24>

080060b8 <__smakebuf_r>:
 80060b8:	898b      	ldrh	r3, [r1, #12]
 80060ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060bc:	079d      	lsls	r5, r3, #30
 80060be:	4606      	mov	r6, r0
 80060c0:	460c      	mov	r4, r1
 80060c2:	d507      	bpl.n	80060d4 <__smakebuf_r+0x1c>
 80060c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	6123      	str	r3, [r4, #16]
 80060cc:	2301      	movs	r3, #1
 80060ce:	6163      	str	r3, [r4, #20]
 80060d0:	b003      	add	sp, #12
 80060d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060d4:	ab01      	add	r3, sp, #4
 80060d6:	466a      	mov	r2, sp
 80060d8:	f7ff ffc8 	bl	800606c <__swhatbuf_r>
 80060dc:	9f00      	ldr	r7, [sp, #0]
 80060de:	4605      	mov	r5, r0
 80060e0:	4639      	mov	r1, r7
 80060e2:	4630      	mov	r0, r6
 80060e4:	f7ff fb16 	bl	8005714 <_malloc_r>
 80060e8:	b948      	cbnz	r0, 80060fe <__smakebuf_r+0x46>
 80060ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060ee:	059a      	lsls	r2, r3, #22
 80060f0:	d4ee      	bmi.n	80060d0 <__smakebuf_r+0x18>
 80060f2:	f023 0303 	bic.w	r3, r3, #3
 80060f6:	f043 0302 	orr.w	r3, r3, #2
 80060fa:	81a3      	strh	r3, [r4, #12]
 80060fc:	e7e2      	b.n	80060c4 <__smakebuf_r+0xc>
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	6020      	str	r0, [r4, #0]
 8006102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	9b01      	ldr	r3, [sp, #4]
 800610a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800610e:	b15b      	cbz	r3, 8006128 <__smakebuf_r+0x70>
 8006110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006114:	4630      	mov	r0, r6
 8006116:	f000 f81d 	bl	8006154 <_isatty_r>
 800611a:	b128      	cbz	r0, 8006128 <__smakebuf_r+0x70>
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	f023 0303 	bic.w	r3, r3, #3
 8006122:	f043 0301 	orr.w	r3, r3, #1
 8006126:	81a3      	strh	r3, [r4, #12]
 8006128:	89a3      	ldrh	r3, [r4, #12]
 800612a:	431d      	orrs	r5, r3
 800612c:	81a5      	strh	r5, [r4, #12]
 800612e:	e7cf      	b.n	80060d0 <__smakebuf_r+0x18>

08006130 <_fstat_r>:
 8006130:	b538      	push	{r3, r4, r5, lr}
 8006132:	4d07      	ldr	r5, [pc, #28]	@ (8006150 <_fstat_r+0x20>)
 8006134:	2300      	movs	r3, #0
 8006136:	4604      	mov	r4, r0
 8006138:	4608      	mov	r0, r1
 800613a:	4611      	mov	r1, r2
 800613c:	602b      	str	r3, [r5, #0]
 800613e:	f7fa fd56 	bl	8000bee <_fstat>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	d102      	bne.n	800614c <_fstat_r+0x1c>
 8006146:	682b      	ldr	r3, [r5, #0]
 8006148:	b103      	cbz	r3, 800614c <_fstat_r+0x1c>
 800614a:	6023      	str	r3, [r4, #0]
 800614c:	bd38      	pop	{r3, r4, r5, pc}
 800614e:	bf00      	nop
 8006150:	20004bb8 	.word	0x20004bb8

08006154 <_isatty_r>:
 8006154:	b538      	push	{r3, r4, r5, lr}
 8006156:	4d06      	ldr	r5, [pc, #24]	@ (8006170 <_isatty_r+0x1c>)
 8006158:	2300      	movs	r3, #0
 800615a:	4604      	mov	r4, r0
 800615c:	4608      	mov	r0, r1
 800615e:	602b      	str	r3, [r5, #0]
 8006160:	f7fa fd55 	bl	8000c0e <_isatty>
 8006164:	1c43      	adds	r3, r0, #1
 8006166:	d102      	bne.n	800616e <_isatty_r+0x1a>
 8006168:	682b      	ldr	r3, [r5, #0]
 800616a:	b103      	cbz	r3, 800616e <_isatty_r+0x1a>
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	bd38      	pop	{r3, r4, r5, pc}
 8006170:	20004bb8 	.word	0x20004bb8

08006174 <_init>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	bf00      	nop
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr

08006180 <_fini>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	bf00      	nop
 8006184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006186:	bc08      	pop	{r3}
 8006188:	469e      	mov	lr, r3
 800618a:	4770      	bx	lr
