# Hi there ğŸ‘‹

## About Me
- ğŸ“ Master's student in Electrical Engineering at National Chung Cheng University (CCU)
- ğŸ’» Interested in Verilog programming

---

## ğŸ“‚ Projects

- **[FIR_Filter_Design](https://github.com/lu0425/FIR_Filter_Design)** - 21-tap FIR filter implementation
- **[Transformer_Attention_Mechanism](https://github.com/lu0425/Transformer_Attention_Mechanism)** - Hardware attention mechanism
- **[IEEE754_Floating_Point_Number_Multiplier](https://github.com/lu0425/IEEE754_Floating_Point_Number_Multiplier)** - IEEE 754 multiplier
- **[Coordinate_Calculator](https://github.com/lu0425/Coordinate_Calculator)** - Coordinate transformation
- **[Heptagons_Area_Sorting_System](https://github.com/lu0425/Heptagons_Area_Sorting_System)** - Area calculation & sorting

---

## ğŸ› ï¸ Technical Skills

| Category | Tools & Languages |
|----------|-------------------|
| **HDL** | Verilog |
| **Programming** | Python, C, MATLAB |
| **Simulation** | VCS |
| **Analog Design** | Laker, HSPICE |
| **Digital Backend** | Innovus, PrimeTime |

---

## ğŸ“Š GitHub Stats

<div align="center">

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=lu0425&layout=compact&theme=default)

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=lu0425&show_icons=true&theme=default)

</div>
