//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10.03 (64-bit)
//Created Time: Mon Mar 17 16:58:43 2025

`timescale 100 ps/100 ps
module DDS_II_DA(
	clk_i,
	rst_n_i,
	sine_o,
	data_valid_o
);
input clk_i;
input rst_n_i;
output [13:0] sine_o;
output data_valid_o;
wire GND;
wire VCC;
wire clk_i;
wire data_valid_o;
wire rst_n_i;
wire [13:0] sine_o;
wire \u_dds_compiler_core/w_phase_valid ;
wire \u_dds_compiler_core/w0_phase_valid ;
wire [27:0] \u_dds_compiler_core/w_chX_poff ;
wire [27:0] \u_dds_compiler_core/w_chX_pinc ;
wire [27:14] \u_dds_compiler_core/w0_phase_out ;
wire \u_dds_compiler_core/u_dds_pha_gen/n50_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n9_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n8_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n7_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n50_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n53_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n53_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n52_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n52_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n221_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n221_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n220_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n220_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n219_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n219_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n218_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n218_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n217_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n217_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n195_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n195_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n194_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n194_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n136_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n10_6 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_gen/local_cnt ;
wire [27:0] \u_dds_compiler_core/u_dds_pha_gen/accu_reg ;
wire [27:0] \u_dds_compiler_core/u_dds_pha_gen/accu_off ;
wire [27:14] \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] ;
wire \u_dds_compiler_core/u_dds_lut_table/n603_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n604_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n605_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n606_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n607_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n609_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n610_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n612_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n603_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n605_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n605_5 ;
wire \u_dds_compiler_core/u_dds_lut_table/n606_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n606_5 ;
wire \u_dds_compiler_core/u_dds_lut_table/n610_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_22 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_41 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_42 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_45 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_47 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n608_5 ;
wire \u_dds_compiler_core/u_dds_lut_table/n611_5 ;
wire \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n613_5 ;
wire [10:0] \u_dds_compiler_core/u_dds_lut_table/lut_addr ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/r1_addr ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] ;
wire [7:0] \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] ;
wire [27:14] \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[0] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[1] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[2] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[3] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[4] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[5] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[6] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] ;
wire [12:0] \u_dds_compiler_core/u_dds_lut_table/rom_douta ;
wire [12:0] \u_dds_compiler_core/u_dds_lut_table/rom_doutb ;
wire [35:9] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO ;
wire [35:9] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO_0 ;
wire [35:7] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO_1 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0  (
	.D(rst_n_i),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0 .INIT=1'b0;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n50_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n50_5 ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n50_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n50_s0 .INIT=4'h4;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n9_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n9_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n9_s0 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n8_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n8_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n8_s0 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n7_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n7_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n7_s0 .INIT=16'h7F80;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n50_s1  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.I3(\u_dds_compiler_core/w_phase_valid ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n50_5 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n50_s1 .INIT=16'h0100;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n8_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n9_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n10_6 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n52_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n53_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n54_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n55_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n56_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n57_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n58_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n59_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n60_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n61_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n62_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n63_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n64_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n65_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n66_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n67_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n68_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n69_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n70_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n71_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n72_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n73_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n74_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n75_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n76_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n77_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n78_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n79_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n136_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n194_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n195_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n196_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n197_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n198_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n199_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n200_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n201_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n202_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n203_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n204_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n205_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n206_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n207_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n7_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n50_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0 .INIT=1'b0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n79_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n79_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n79_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n78_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n78_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n78_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n77_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n77_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n77_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n76_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n76_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n76_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n75_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n75_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n75_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n74_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n74_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n74_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n73_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n73_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n73_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n72_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n72_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n72_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n71_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n71_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n71_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n70_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n70_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n70_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n69_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n69_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n69_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n68_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n68_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n68_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n67_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n67_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n67_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n66_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n66_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n66_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n65_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n65_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n65_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n64_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n64_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n64_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n63_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n63_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n63_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n62_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n62_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n62_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n61_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n61_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n61_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n60_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n60_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n60_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n59_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n59_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n59_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n58_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n58_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n58_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n57_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n57_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n57_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n56_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n56_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n56_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n55_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n55_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n55_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n54_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n54_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n54_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n54_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n53_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/w_chX_pinc [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n54_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n53_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n53_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n53_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n52_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/w_chX_pinc [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n53_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n52_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n52_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n52_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n221_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n221_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n221_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n221_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n220_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n221_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n220_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n220_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n220_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n219_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n220_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n219_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n219_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n219_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n218_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n219_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n218_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n218_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n218_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n217_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n218_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n217_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n217_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n217_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n216_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n217_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n216_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n216_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n215_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n215_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n215_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n214_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n214_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n214_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n213_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n213_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n213_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n212_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n212_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n212_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n211_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n211_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n211_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n210_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n210_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n210_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n209_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n209_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n209_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n208_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n208_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n208_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n207_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n207_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n207_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n206_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n206_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n206_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n205_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n205_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n205_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n204_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n204_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n204_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n203_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n203_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n203_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n202_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n202_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n202_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n201_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n201_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n201_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n200_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n200_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n200_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n199_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n199_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n199_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n198_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n198_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n198_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n197_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n197_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n197_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n196_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n196_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n196_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n196_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n195_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n196_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n195_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n195_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n195_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n194_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n195_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n194_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n194_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n194_s .ALU_MODE=0;
INV \u_dds_compiler_core/u_dds_pha_gen/n136_s2  (
	.I(rst_n_i),
	.O(\u_dds_compiler_core/u_dds_pha_gen/n136_5 )
);
LUT1 \u_dds_compiler_core/u_dds_pha_gen/n10_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n10_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n10_s2 .INIT=2'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n603_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [23]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n603_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n603_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n603_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n604_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [23]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n603_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n604_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n604_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n605_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n605_4 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n605_5 ),
	.I3(\u_dds_compiler_core/w0_phase_out [22]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n605_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n605_s0 .INIT=16'h1FE0;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n606_s0  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n606_4 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n606_5 ),
	.I2(\u_dds_compiler_core/w0_phase_out [21]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n606_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n606_s0 .INIT=8'hB4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n607_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [19]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n606_5 ),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/w0_phase_out [20]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n607_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n607_s0 .INIT=16'h0BF4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n609_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [18]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n605_5 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n609_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n609_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n610_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [16]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n610_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [17]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n610_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n610_s0 .INIT=16'hF40B;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n612_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [14]),
	.I2(\u_dds_compiler_core/w0_phase_out [15]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n612_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n612_s0 .INIT=8'h4B;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s36  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [13]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s36 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s37  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [13]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s37 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s38  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s38 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s39  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s39 .INIT=16'h0777;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [12]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n531_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n531_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s28 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [11]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s29 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n532_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s30 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n532_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s31 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s28 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s29 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_37 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n533_39 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s30 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n533_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s31 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n534_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n534_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n535_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n535_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s30 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s31 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n536_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s32 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n536_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s33 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s28 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s29 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_37 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n537_39 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s30 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n537_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s31 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n538_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n538_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n539_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n539_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n540_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n540_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n541_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n541_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n542_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s28 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n542_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s29 .INIT=16'hDD0D;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n543_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n543_22 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n543_23 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s15 .INIT=8'hF8;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n603_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [22]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n605_4 ),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n605_5 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n603_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n603_s1 .INIT=16'hF400;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n605_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [21]),
	.I1(\u_dds_compiler_core/w0_phase_out [20]),
	.I2(\u_dds_compiler_core/w0_phase_out [19]),
	.I3(\u_dds_compiler_core/w0_phase_out [18]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n605_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n605_s1 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n605_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [17]),
	.I1(\u_dds_compiler_core/w0_phase_out [16]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n610_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n605_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n605_s2 .INIT=16'h00F1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n606_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [19]),
	.I1(\u_dds_compiler_core/w0_phase_out [20]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n606_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n606_s1 .INIT=8'h0E;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n606_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [18]),
	.I1(\u_dds_compiler_core/w0_phase_out [25]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n605_5 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n606_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n606_s2 .INIT=8'hD0;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n610_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [14]),
	.I1(\u_dds_compiler_core/w0_phase_out [15]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n610_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n610_s1 .INIT=8'h0E;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_37 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_39 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s22 .INIT=16'h007F;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_45 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [13]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s23 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_47 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [13]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s24 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n531_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_45 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [12]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s22 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n531_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_47 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [12]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s23 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s22 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n532_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s23 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n534_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n534_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n535_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n535_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n536_37 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s22 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n536_39 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s23 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n538_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n538_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n539_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n539_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s22 .INIT=16'hFE01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s23 .INIT=16'hFE01;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n541_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s22 .INIT=8'hE1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n541_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s23 .INIT=8'hE1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n542_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n542_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s23 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n543_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_22 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s16 .INIT=8'hCA;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n543_s17  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_23 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s17 .INIT=16'hAC00;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [14]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [15]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s25 .INIT=16'h0001;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n530_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s26 .INIT=8'h01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s27 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n536_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n536_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_41 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s29 .INIT=16'h1000;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n536_38 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n536_39 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_42 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s30 .INIT=16'h1000;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n532_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s24 .INIT=4'h1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n532_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s25 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s24 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n536_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s25 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s26 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n536_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s27 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_45 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s32 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_41 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s24 .INIT=16'hEF10;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_47 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s33 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_42 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s25 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s24 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s25 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n608_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [19]),
	.I1(\u_dds_compiler_core/w0_phase_out [18]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n605_5 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n608_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n608_s1 .INIT=16'h59AA;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n611_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [16]),
	.I1(\u_dds_compiler_core/w0_phase_out [14]),
	.I2(\u_dds_compiler_core/w0_phase_out [15]),
	.I3(\u_dds_compiler_core/w0_phase_out [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n611_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n611_s1 .INIT=16'h55A9;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n530_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n531_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n532_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n533_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n534_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n535_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n536_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n537_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n538_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n539_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n540_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n541_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n542_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n543_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n603_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n604_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n605_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n606_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n607_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n608_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n609_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n610_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n611_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n612_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n613_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [27]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [26]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [25]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [24]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [23]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [22]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [21]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [20]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [19]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [18]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [17]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [16]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [15]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [14]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w0_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[4] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[5] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(data_valid_o)
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[2]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[2]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[2] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[2] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[3] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[3] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[4] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[4] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[5]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[5] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[6] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[5] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[6] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0 .INIT=1'b0;
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n530_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n530_s34  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n530_s35  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n531_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n531_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n531_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n532_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n532_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n532_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n533_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n533_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n533_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n534_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n534_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n534_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n535_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n535_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n535_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n536_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n536_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n536_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n537_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n537_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n537_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n538_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n538_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n538_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n539_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n539_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n539_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n540_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n540_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n540_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n541_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n541_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n541_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n542_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n542_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n542_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_25 )
);
LUT1 \u_dds_compiler_core/u_dds_lut_table/n613_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [14]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n613_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n613_s2 .INIT=2'h1;
DFFRE \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_12_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/rom_douta [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_12_s0 .INIT=1'b0;
pROMX9 \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({\u_dds_compiler_core/u_dds_lut_table/lut_addr [10:0], GND, GND, GND}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO [35:9], \u_dds_compiler_core/u_dds_lut_table/rom_douta [8:0]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_00=288'hFEFF7FBFDFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_01=288'hFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_02=288'hFC7E7F3F9FCFE7F3F9FCFE7F5FAFD7EBF5FAFD7EBF5FAFDFEFF7FBFDFEFF7FBFDFEFF7FB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_03=288'hFA7D3E9F5FAFD7EBF5FAFD7EDF6FB7DBEDF6FB7DFEFF7FBFDFEFF7FBFE3F1F8FC7E3F1F8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_04=288'hF7FBFDFEFF7FC3E1F0F87C3E1F1F8FC7E3F1F97CBE5F2F97CBE7F3F9FCFE7F3FA7D3E9F4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_05=288'hF47A3D1E8F4FA7D3E9F57ABD5EAF57AFD7EBF5FB3D9ECF67B3DBEDF6FB7DBEEF77BBDDEE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_06=288'hF0783C1E1F0F87C3E2F178BC5E3F1F8FC7E4F2793C9E5F2F97CBE6F379BCDE7F3F9FCFE8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_07=288'hEBF5FAFD7EC763B1D9ECF67B5DAED76BB7DBEDF73B9DCEE777BBDDEF77BBDDEEFF7FBFE0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_08=288'hE67339BCDE6F3B9DCEE7F3FA1D0E8743A3D1E8F4BA5D2E9F4FA7D4EA753ABD5EAF5BADD6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_09=288'hE070783C2E170B87C3E1F1389C5E2F178DC6E371F8FC7E472393C9E4F2B95CAE5F2F97CC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0A=288'hD9ED369B5DAEDB6DB6DBEDF71B8DC6E773BADD6EF77BBDE6F37BBDDEEFB7DBEDFEFF81C0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0B=288'hD2E9B4DA7D3EA351A9D4EA755AAD5EAF59ACD6EB75BAED76BF5FB0D86C763B1D96CB67B3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0C=288'hCB65B2F97CC6633399CD66B379BCE6733B9DCF67B3F9FD068343A1D168B47A3D269349A5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0D=288'hC2E1B0D87C46231389C562B178BC66331B8DC763B1F8FC86432391C964B2793CA6532B95;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0E=288'hBA5D2EB75BB5DAEF78BC5E6F37ABD5EEF97CBEDF6FD7EBFDFF0181C0E0B0583C1E130985;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0F=288'hB0D86C562B1D92C965B2D9ACF67B45A2D36AB55AED76CB6DB6DD6EB7DC2E171B8DCAE573;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_10=288'hA65369D4EA7D42A151A954AA754AA556AB56ABD5EB159ACD6AB55BAE572BB5EAF57EBF60;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_11=288'h9BCE271399D4EA773C9E4F67D3E9FD028341A150E8744A2D168D47A3D229149A552A974C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_12=288'h90486452391C924B259349E512894CAA552B964B65B2E97CBE613198CCA67349A4D66D36;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_13=288'h84C26150B864321B0E87C3E21118944A27148AC562D178C462331A8DC6E391D8EC7A3F20;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_14=288'h783C1E2F279BD1E8F57B3DDEEF87CBE9F6FB7E3F5FCFF7FC0203028140E090582C1A0F08;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_15=288'h6AB59AED86CB65B4DB6E375BCDE6FB81C2E271B8DC8E57339DCEE874BA9D6EC763B5DCEF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_16=288'h5D2ED78BD5EAF97EC060B0986C3623158CC76432592CA65B319ACE67B3DA0D16934DA8D4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_17=288'h4EA793EA050A8946A452A994CA7542A554AB562B55CAE57AC162B259AD16AB65B2DD70B9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_18=288'h40205028241A110A8643A21128A45A311A8E47A4120914924D28954B25D30994D26D389C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_19=288'h30988C66432998CE68341A4D46B361B4DC6F381C4E4733A1D4EC773C1E4F47B3E1F4FC7F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1A=288'h209088644229188E4824928964C269389E5028948A6542A958AE582C968B65C2E978BE60;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1B=288'h0F8804222118944C27140A4542B160B45C2F180C464331A0D46C371C0E4743B1E0F47C40;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1C=288'hFEFFBFE000080806040301C10090502C180D0703C2011090502A160B860321A0D8703A1E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1D=288'hECF6BB7DDEF77FC1E1F178FC9E6F3FA3D3EAF5FB3DBEEF87C7E5F3FA7D7EDF7FC7EBF7FC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1E=288'hDA6DB6FB8DCEEB77BDDF6FF81C1E17138BC6E3F2393CAE67379DCFE8747A5D4EAF5BAFD8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1F=288'hC7E432392C9E572D97CC667379CCEE7B3FA0D168F49A5D36A353AAD5EB35BAFD86C765B3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_20=288'hB45A6D56BB65BADF70B8DCEE975BB5E2F37ABDDF2FD7FC06070584C2E1B0F89C562F198D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_21=288'h9FD068543A251A8F48A552E994DA7D42A352AA556AD57ACD6AB75CAF57EC161B1D92CB66;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_22=288'h8B45E331A8DC763D1F90C8A47249349E512A95CB25B2F984C667349ACDA71399D4F27B3E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_23=288'h763B5DCF078BC9E8F57B3E1F2FA7E3F5FD0080C0A090583422130A864361D1088C4A2715;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_24=288'h6030986C46331D90CA65B319CCF68B49A6D56B35DB2DA6DB75BCE070B89C8E5733A1D2EA;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_25=288'h4A2552C984CA6D389D4FA8144A3522994EA9552AD5AAE582C564B45AAD970B95DAF17ABF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_26=288'h3319CD26A361B4DC70389CCE8763B9E0F47B3E9F90081412110A8744229168C4723D2292;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_27=288'h1B8E0743B1E8F88041219108C4724928984D27140A2532A158AE592D170BA5F30184C664;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_28=288'h03824140C0683C2012098542C180C86C381E0F88444241289C502A158B45C30188C86835;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_29=288'hEB763B3DBEE77BBFE1F1793CBE7F4FABD9EDF7FC3E5F3FAFDBF1F9FDFF3FDFF008080805;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2A=288'hD269B4FA9D56B35BAFD8ECB69B5DBEE375BCDEEFF81C2E1F178DC8E572F9BCEE8747A7D4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2B=288'hB8DCAE976BBDE6F57CBF5FF0382C261B0F89C5E331D8FC8E4B2996CBE67359CCF67F43A2;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2C=288'h9ECFA8142A1D168D48A552E9B4FA854AA955ABD62B55CAED7EC362B2596CF69B55B2DD6F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2D=288'h83C26170C8744223138AC5A311A8DC763F20914924B2794CAA592E97CC667349B4E2733B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2E=288'h68B4DA8D66C369B6DD6FB81C4E47339DD2EB763B9E0F179BD5ECF87D3F1FAFF80C0A0906;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2F=288'h4D26D3A9F50A8948A6542A556AD57AC164B45B2DD72BB5E2F980C261B158EC8653319CCF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_30=288'h3098CCA67341A8D86E381C4E6753B9E0F47C3F1FD028342A19108A462351E9149A512C98;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_31=288'h140A8582D178C466351B0E0743C1F0FC82432291C904A26138A05129954AE582D170BC60;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_32=288'hF77BFE3F3FAFDFF3FAFE7F80002020140E09058341E10090502C180D06C3A1F1088C4826;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_33=288'hD96D36DB8DD6F37BBFE0F0F8BC7E4F2F99CEE874BA9D6EBF67B7DDEFF87C7E4F37A3D5EC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_34=288'hBB5E2F57CBF5FF0383C2E1F138BC6E3F2192CA65B319ACE67B41A1D1E974FA9D5EB75FB0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_35=288'h9CCEA793EA050A8946A452A994EA854AA955ABD66B75DAFD86C765B3DA6D56CB75C2E574;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_36=288'h7D3F1FD00814120D08854321D10894522D188D46E3B1F90C8E4B2794CAE5B2F98CCE6B37;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_37=288'h5DAF57EC161B158EC965B359ED169B55AED96DB75BEE171B95CEE975BB1DCF0793D1ECF8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_38=288'h3D9F4FE8141A150E8945A351E9149A552E994DA753EA151A954EA955AB55EB159AD56EB9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_39=288'h1D0F07C40211108C48251309C5029150AC582D170BC6031190CC68359B4DE71399D4EE79;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3A=288'hFBFEBF9FE00008080604028180E0804828170C86C3A1F1088C4A27148AC5A2F188CC6A37;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3B=288'hDA6DB73BBDEEFF83C3E2F1F93CCE7743A5D4EB763B5DCEF783C7E5F3FA7D7EDF7FC7E7F5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3C=288'hB85CEEB77BCDEEFB7FC16130D88C56331D90C9E572F99CDE773FA1D1E9B51AAD66BB61B2;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3D=288'h964BA61329A4DA733B9ECFE8343A3522954CA7542A555ABD66B75DAFD86C966B45AAD96E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3E=288'h733A1D4EC77BC5E6F57BBE9F8FE8040A090784C2E1B0F894522D188D4723F2191C964F29;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3F=288'h4FA8548A6542A95AAF58ACD6AB85D2F17CC061B158EC965B39A0D26A359B2DB6EB7DC2E4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .BIT_WIDTH=9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .RESET_MODE="SYNC";
pROMX9 \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({\u_dds_compiler_core/u_dds_lut_table/lut_addr [10:0], GND, GND, GND}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO_0 [35:9], \u_dds_compiler_core/u_dds_lut_table/rom_doutb [5:0], \u_dds_compiler_core/u_dds_lut_table/rom_douta [11:9]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_00=288'h97C3DEEDF63ABD2E7F2F91C5E17FFF9F9FAFCBDFECF4F9BC7DFEE767ADD3E873793C6E1F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_01=288'h278DC3E07F3F3F6F9FC3DBEAF378FC1DDED75FA9D0E6F2B8FC4E0FFBF5F7FA7C7DDEBF47;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_02=288'hB7D5E7F2787BDDBEBF53A3CEE5F238BC2FF7EFF1F5F97BFD9E8F2F8BBFDCECF5BA5CFE67;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_03=288'h4B9FCCE471785FFFE7E7EDF2F7FB3D3E6F1F83BBD9EB74FA1CDE571F87C0FEFEBEFF4F8F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_04=288'hDBE7F0F6FABCFE3F0777B5D7EA7479BCAE3F1383FEFDFE3E9F1F77AFD1E5F177BB7D8EAF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_05=288'h6BAFD4E8F3B97C8E2F07FDFBFC7D7E5EFF5FA3CBE2EFF73B3D6E973F99C9E370F81FCFCF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_06=288'hFFF9F8FAFCBDFECF4F9BC7DFEE767ADD3E873793C6E1F03FBFAFBFD3E1EDF579FC9E1EF7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_07=288'h8FC1DDECF5BA7D0E6F2B8FC3E07F7F5F7FA7C7DDEAF3F93C3DEEDF63ABD1E772F91C5E17;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_08=288'h1F89C0FEFEBEFF4F8FBBD7E7F2787BDDBEC757A5CFE5F238BC2FFFF3F3F6F97BFD9E9F37;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_09=288'hAFCFE4F0F7BB7D8EAF4B9DCBE471785FFFE7E7EDF2F7FB3D3E6F1F83BBD9EB74FA1CDE57;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0A=288'h3B97C8E2F0BFFFCFC7D7E5EFF67A7CDE3F0773B3D6E9F439BCAE3F0F81FDFD7DFE9F1F77;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0B=288'hCBDFECF4797C5DFEE767ADD3E873393C6E1F03FBFAFBFD3E1EDF579FC9E1EF76FB1D4E8F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0C=288'h57A5CFE67278DC2FFFF3F3F6F9FC3DBEAF3F8FC1DDED75FA9D1E772F8FC4E0FFBF7F8FAF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0D=288'hE3EBF2F7FB3D3E6F1F7FB9D9EB74FA1CDE571F89C0FEFEBEFF4F8FBBD7E8F2F87BDDBEC7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0E=288'h6FB1D5E973F99C9E2F0BFFFCFCFDBE7F0F6FABCFE3F0777B5D7EA7479DCBE471783FEFDF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_0F=288'hFBF7F8FAFC7DDEBF4797C5DFEE767ADD3E873393C6E1F03FBFAFBFD3E3EEF5F9FC9E1EF7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_10=288'h83BBDAEBF53A3CEE5F238BC2FF7EFF1F5F97BFD9E9F378FC1DDED75BA7D0E6F2B8FC4E0F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_11=288'h0BFFFCFCFDBE7F0F6FABCFE4F0F7BB7D8EA7479DCBE471785FFFE7E7EDF3F87B7D3E6F1F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_12=288'h93C3DEEDF63ABD2E7F3393C6E1F03FBFAFB7CFE1EDF579FC9E1EF76FB1D5E973F99C9E37;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_13=288'h1B87C0FEFEBEFF4F8FBBD7E8F2787BDDBEC757A5CFE67278DC3E07F7F5F7FA7C7DDEAF3F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_14=288'h9FC9E1EF76FB1D5E973F99C9E370F81FDFD7DFE9F1F77AFD1E4F0F7BB7D8EAF4B9FCCE4F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_15=288'h238BC2FFFF3F3F6F9FC3DBEAF3F93C3DEEDF63ABD2E7F3393C6E1F03FBFAFBFCFE1EDF57;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_16=288'hA7CDE3F0777B5D7EA7479DCBE471785FFFE7E7EDF3F87B7D5E7F2787BDDBEC753A3CEE5F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_17=288'h278DC3E07F7F5F7FA7C7DDEBF4797C5DFEE767ADD3E873795C7E2707FDFBFC7D7E5EFF67;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_18=288'hA7CDE3F0777B5D7EA7479DCBE471785FFFE7E7EDF3F87B7D5E7F2787BDDBEC757A5CFE67;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_19=288'h278DC3E07F7F5F7FA7C7DDEBF4797C5DFEE767ADD3E873795C7E2707FDFBFC7D7E5EFF67;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1A=288'hA3CBE2EFF73B3D6E9F479DCBE471785FFFE7E7EDF3F87B7D5E7F2787BDDBEC757A5CFE67;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1B=288'h1F89C1FF7EFF1F5F97BFD9EAF3F93C3DEEDF63ABD2E7F3393C6E1F03FBFAFBFD3E3EEF5F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1C=288'h9B47A0CEF6BAFD4E8F3B97C8E2F0BFFFCFCFDBE7F0F77AFD1E5F177FB9D9EB74FA1CDE57;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1D=288'h1303BEDDEE36BB2D7EB353A6D1E833B9ACC657258FC66270D83C06F775B7DA6C75DABD46;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1E=288'h873D9BCC6572790C6E2B0F84C0EFB77B8DAECB5FADD569F49A1CF66F3195C963F1989C36;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_1F=288'hFB77B8DAECF61ADD569F49A1CF66F3196C9E431B8AC3E1303BEDDEE36BB3D86B755A7D26;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_20=288'h6F3195C963F1989C3E1303BEDDEE36BB2D7EB755A7D26873D9BCC6572590C6E2B0F84C0E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_21=288'hDF69B1D76AF53A6D1E833B9ACBE53258FC66270D83C06F777B8DAECB5FACD4E9B47A1CF6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_22=288'h4F218DC561F0981DFEF373B6D9EC35BABD4697459FCE6672D94C8E3B1788C2E0B01BDDD6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_23=288'hBB57A8D2E8B3F9DCD65F2991C76331386C1E037BBADC6D765AFD66A74FA4D0E7B3798CAE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_24=288'h230B83C06F775B7DA6CB5FACD4E9B49A1CF66F3195C9E431B8AC3E1305BFDE6E76DB3D8E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_25=288'h8B419DCD65F2991C7E331386C1E077DBBDC6D767B0D6EAB4FA4D167F3999CB653238EC5E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_26=288'hF373B6D9EC75DABD469747A0CEE6B3195C963F198AC3E1303BEDE6E76DB3D86BB57A8D2E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_27=288'h57258FC662B0F84C0EFF79B9DB6CF63AED5EA34DA3D06773598CAE4B1F8DC561F0981DFE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_28=288'hB755A8D2E8B3F9DCD65F2992C7E331387C26077DBBDCEDB67B0D76AF51A5D1E833B9ACC6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_29=288'h16857FBEDEAEF74B95BED969B3D92C35FAE566AD54A8D3A9749A350E817EBDDE36BB3D86;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2A=288'h72B357AA5469D4CA4D1A8941BF5EEF376B9DC2DD6BB459AC760AED6EB155A95429B4AA45;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2B=288'hCEE16DB55A2CB62B0576B558AAD4A9F4DA551E8B42BFDF2F577BA5CADF6CB559EC961AFD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2C=288'h228D43A05FAF778BB5CEE16EB5DA2CD63B057AB758AAD4EA14DA5D228B43A05F6F778BAD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2D=288'h7AB758AB54EA14EA5D228D43A05FAF778BB5CEE16EB5DA2CD63B057AB758AB54EA14EA5D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2E=288'hCAE16DB55A2CB62B0576B558AAD4EA14DA5D228B43A05F6F778BADCEE16EB5DA2CD63B05;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_2F=288'h1A8941BF5F2F376BA5C6DF6CB4D9EC961AFD72B557AA54A9F4DA551E8B42BFDF6F577BAD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_30=288'h66AF54A953E994AA3D16857FBEDEAF175B95C2DB6BB4596C760AF56EB156A9D469D4BA4D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_31=288'hB2D367B258ABF5CAD55EAB52A85369548A2D0E817EBDDE2ED73B8DBAD769B3592C35FAE5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_32=288'hFA77399B4CE632E964A64F24B157EBB5AABD56A550A6D2E9146A1D02FD7BBCDDAE971B75;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_33=288'h3E190A83C1605009ECEE713699CC25D2B94C9A49218FC7235178AC4A1F0D854220B03804;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_34=288'h7E3B1A8C45627108742E1306824067F3C9D4DE6B32984B6552892C8E411E8DC662D1488C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_35=288'hBE592A93C9645208EC6E311689C461D0C8541E0B02804F677389B4CE632E964A64F24914;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_36=288'hFA77399B4D2632F964AA4F2591C823D1B8CC5A291187C32150782C0E013E9DCE66D3498C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_37=288'h3213078240A013D9DCE26D3398CBA592A93C9645208EC6E33168A4461F0C8541E0B03804;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_38=288'h662F148943E1B0B8441A07019F4F275379ACCA612E95CA64D249147E3B1A8C4562711874;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_39=288'h9647218F47235178AC4A210E85C260F04814FE7B3B9C4DA673197CB2552792C8E411E8DC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3A=288'hC5DEEC753A24B2390C7A391A8BC5627108742E13078240A013D9DCE26D3498CBE5B2A944;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3B=288'hF1F4F77ABCDE0EE763A5CEE571381BCDB6CB5DA8D26833596C96331184FF7EBEDF0F67A3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3C=288'h1988C27FBF5F6F87B3D1E2EF76BA9D0E672385BEDD6D361ACD368B3D98CA6431586C17F3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3D=288'h3D9ACB64B1988C27FBF5F6F97B3D1E4EF76BADD2E672389BEDD6DB65ACD46933D9ACB643;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3E=288'h61AAD368B3D98CA6431986C17FBF5F4F87B3D1E2EF76BADD0E672389BEDD6DB61ACD4693;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .INIT_RAM_3F=288'h7DBADB6CB59A8D26833596C963B1184C07F3F1F2F77ABCDE0EE763A9CEE571B85BCDC6D3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .BIT_WIDTH=9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s .RESET_MODE="SYNC";
pROMX9 \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({\u_dds_compiler_core/u_dds_lut_table/lut_addr [10:0], GND, GND, GND}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO_1 [35:7], \u_dds_compiler_core/u_dds_lut_table/rom_doutb [12:6]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_00=288'h008040201008040201008040201000000000000000000000000000000000000000000000;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_01=288'h0180C0603010080402010080402010080402010080402010080402008040201008040201;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_02=288'h0201008040201008040201008040201008030180C06030180C06030180C06030180C0603;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_03=288'h030180C06030180A05028140A05028140A05028140A05028140A05028140A04020100804;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_04=288'h0381C0E070381C0E070381C0E070381C0E070381C0C06030180C06030180C06030180C06;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_05=288'h048241209048241209048201008040201008040201008040201008040201008040200E07;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_06=288'h05028140A05028140A05028140A05028140A05028140A050241209048241209048241209;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_07=288'h06030180C06030180C06030180C0582C160B0582C160B0582C160B0582C160B0582C160B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_08=288'h070381C0D068341A0D068341A0D068341A0D068341A0D068341A0C06030180C06030180C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_09=288'h0783C1E0F0783C1E0F0783C1E0F0783C1C0E070381C0E070381C0E070381C0E070381C0E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0A=288'h088442211088402010080402010080402010080402010080402010080401E0F0783C1E0F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0B=288'h090482412090482412090482412090482412090442211088442211088442211088442211;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0C=288'h0A05028140A05028130984C26130984C26130984C26130984C26130984C2613090482412;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0D=288'h0A8542A150A8542A150A8542A150A8542A150A8542A140A05028140A05028140A0502814;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0E=288'h0B85C2E170B85C2E170B8582C160B0582C160B0582C160B0582C160B0582C160B0582A15;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_0F=288'h0C06030180C06030180C06030180C06030180C06030180C05C2E170B85C2E170B85C2E17;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_10=288'h0D068341A0D068341A0D06834190C86432190C86432190C86432190C86432190C8643219;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_11=288'h0E06C361B0D86C361B0D86C361B0D86C361B0D86C361B0D86C341A0D068341A0D068341A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_12=288'h0E8743A1D0E8743A1D0E8743A1D0E870381C0E070381C0E070381C0E070381C0E070381C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_13=288'h0F87C3E1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0E8743A1D0E8743A1D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_14=288'h100804020100804020100804020100803E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_15=288'h110884421108844221108844221108844221108844221108844221108804020100804020;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_16=288'h1188C46231188C46231188C46231188C4422110884422110884422110884422110884422;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_17=288'h128944A251209048241209048241209048241209048241209048241208C46231188C4623;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_18=288'h130984C26130984C26130984C26130984A25128944A25128944A25128944A25128944A25;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_19=288'h140A050281389C4E271389C4E271389C4E271389C4E271389C4E27138984C26130984C26;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1A=288'h148A45229148A45229148A45229148A45028140A05028140A05028140A05028140A05028;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1B=288'h158AC562A150A8542A150A8542A150A8542A150A8542A150A8542A150A45229148A45229;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1C=288'h160B0582C160B0582C160B0582C160AC562B158AC562B158AC562B158AC562B158AC562B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1D=288'h170B85A2D168B45A2D168B45A2D168B45A2D168B45A2D168B45A2D160B0582C160B0582C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1E=288'h178BC5E2F178BC5E2F178BC5E2F170B85C2E170B85C2E170B85C2E170B85C2E170B85C2E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_1F=288'h180C06030180C06030180C06030180C06030180C06030180C05E2F178BC5E2F178BC5E2F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_20=288'h190C86432190C86432190C86231188C46231188C46231188C46231188C46231188C46231;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_21=288'h198CC6633198CC6633198CC6633198CC6633198CC6633190C86432190C86432190C86432;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_22=288'h1A8D46A351A8D46A341A0D068341A0D068341A0D068341A0D068341A0D068341A0D06633;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_23=288'h1B0D86C361B0D86C361B0D86C361B0D86C361B0D46A351A8D46A351A8D46A351A8D46A35;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_24=288'h1C0E070381B8DC6E371B8DC6E371B8DC6E371B8DC6E371B8DC6E371B8DC6C361B0D86C36;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_25=288'h1C8E472391C8E472391C8E472391C8E070381C0E070381C0E070381C0E070381C0E07038;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_26=288'h1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E872391C8E472391C8E47239;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_27=288'h1E0F0783C1E0F0783C1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D8EC763A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_28=288'h1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F0783C1E0F0783C1E0F0783C1E0F0783C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_29=288'h1F8FC7C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87A3D1E8F47A3D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2A=288'h20100804020100804020100803F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2B=288'h209048241209048241209048241209048241209048240201008040201008040201008040;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2C=288'h2190C8643211088442211088442211088442211088442211088442211088442209048241;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2D=288'h2211088442211088442211088442190C86432190C86432190C86432190C86432190C8643;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2E=288'h229148A45229148A45229148A45229148A45229148A45221108844221108844221108844;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_2F=288'h2391C8E46231188C46231188C46231188C46231188C46231188C46231188C45229148A45;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_30=288'h241209048241209048241208E472391C8E472391C8E472391C8E472391C8E472391C8E47;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_31=288'h249249249249249249249249249249249249249249048241209048241209048241209048;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_32=288'h25128944A25128944A25128944A25128944A25128944A25128944A251249249249249249;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_33=288'h26130984C26130984B2592C964B2592C964B2592C964B2592C964B2592C964B2592C964B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_34=288'h269349A4D269349A4D269349A4D26930984C26130984C26130984C26130984C26130984C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_35=288'h271389C4E271389C4E271389C4E271389C4E271389C4E269349A4D269349A4D269349A4D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_36=288'h2793C9E4F2793C9E4F2793C9E4F2793C9E4F2793C9E4F2793C9E4F2793C9C4E271389C4E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_37=288'h28944A25128944A05028140A05028140A05028140A05028140A05028140A05028140A050;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_38=288'h29148A45229148A45229148A45128944A25128944A25128944A25128944A25128944A251;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_39=288'h2994CA6532994CA6532994CA6532994CA65329148A45229148A45229148A45229148A452;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3A=288'h2A150A8542A150A8542A150A8542A150A8542A150A8542A150A6532994CA6532994CA653;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3B=288'h2A954AA552A954AA552A954AA552A954AA552A954AA552A954AA552A954A8542A150A854;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3C=288'h2B95CAE562B158AC562B158AC562B158AC562B158AC562B158AC562B158AC562B158AC55;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3D=288'h2C160B0582C160B0572B95CAE572B95CAE572B95CAE572B95CAE572B95CAE572B95CAE57;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3E=288'h2C964B2592C964B2592C964B2582C160B0582C160B0582C160B0582C160B0582C160B058;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .INIT_RAM_3F=288'h2D168B45A2D168B45A2D168B45A2D168B4592C964B2592C964B2592C964B2592C964B259;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .BIT_WIDTH=9;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_2_s .RESET_MODE="SYNC";
endmodule
