

================================================================
== Vivado HLS Report for 'compute_attention'
================================================================
* Date:           Tue Nov 11 11:22:22 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        flash_attention_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 19.761 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   471297|   471297| 9.313 ms | 9.313 ms |  471297|  471297|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   471296|   471296|      1841|          -|          -|   256|    no    |
        | + Loop 1.1   |      211|      211|        92|          8|          1|    16|    yes   |
        | + Loop 1.2   |      181|      181|        17|         11|          1|    16|    yes   |
        | + Loop 1.3   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.4   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.5   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.6   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.7   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.8   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.9   |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.10  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.11  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.12  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.13  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.14  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.15  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.16  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.17  |       87|       87|        13|          5|          1|    16|    yes   |
        | + Loop 1.18  |       87|       87|        13|          5|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 92
  * Pipeline-1: initiation interval (II) = 11, depth = 17
  * Pipeline-2: initiation interval (II) = 5, depth = 13
  * Pipeline-3: initiation interval (II) = 5, depth = 13
  * Pipeline-4: initiation interval (II) = 5, depth = 13
  * Pipeline-5: initiation interval (II) = 5, depth = 13
  * Pipeline-6: initiation interval (II) = 5, depth = 13
  * Pipeline-7: initiation interval (II) = 5, depth = 13
  * Pipeline-8: initiation interval (II) = 5, depth = 13
  * Pipeline-9: initiation interval (II) = 5, depth = 13
  * Pipeline-10: initiation interval (II) = 5, depth = 13
  * Pipeline-11: initiation interval (II) = 5, depth = 13
  * Pipeline-12: initiation interval (II) = 5, depth = 13
  * Pipeline-13: initiation interval (II) = 5, depth = 13
  * Pipeline-14: initiation interval (II) = 5, depth = 13
  * Pipeline-15: initiation interval (II) = 5, depth = 13
  * Pipeline-16: initiation interval (II) = 5, depth = 13
  * Pipeline-17: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 357
* Pipeline : 18
  Pipeline-0 : II = 8, D = 92, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 }
  Pipeline-1 : II = 11, D = 17, States = { 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 }
  Pipeline-2 : II = 5, D = 13, States = { 134 135 136 137 138 139 140 141 142 143 144 145 146 }
  Pipeline-3 : II = 5, D = 13, States = { 148 149 150 151 152 153 154 155 156 157 158 159 160 }
  Pipeline-4 : II = 5, D = 13, States = { 162 163 164 165 166 167 168 169 170 171 172 173 174 }
  Pipeline-5 : II = 5, D = 13, States = { 176 177 178 179 180 181 182 183 184 185 186 187 188 }
  Pipeline-6 : II = 5, D = 13, States = { 190 191 192 193 194 195 196 197 198 199 200 201 202 }
  Pipeline-7 : II = 5, D = 13, States = { 204 205 206 207 208 209 210 211 212 213 214 215 216 }
  Pipeline-8 : II = 5, D = 13, States = { 218 219 220 221 222 223 224 225 226 227 228 229 230 }
  Pipeline-9 : II = 5, D = 13, States = { 232 233 234 235 236 237 238 239 240 241 242 243 244 }
  Pipeline-10 : II = 5, D = 13, States = { 246 247 248 249 250 251 252 253 254 255 256 257 258 }
  Pipeline-11 : II = 5, D = 13, States = { 260 261 262 263 264 265 266 267 268 269 270 271 272 }
  Pipeline-12 : II = 5, D = 13, States = { 274 275 276 277 278 279 280 281 282 283 284 285 286 }
  Pipeline-13 : II = 5, D = 13, States = { 288 289 290 291 292 293 294 295 296 297 298 299 300 }
  Pipeline-14 : II = 5, D = 13, States = { 302 303 304 305 306 307 308 309 310 311 312 313 314 }
  Pipeline-15 : II = 5, D = 13, States = { 316 317 318 319 320 321 322 323 324 325 326 327 328 }
  Pipeline-16 : II = 5, D = 13, States = { 330 331 332 333 334 335 336 337 338 339 340 341 342 }
  Pipeline-17 : II = 5, D = 13, States = { 344 345 346 347 348 349 350 351 352 353 354 355 356 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 95 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 3 
95 --> 96 
96 --> 113 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 96 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 147 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 134 
147 --> 148 
148 --> 161 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 148 
161 --> 162 
162 --> 175 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 162 
175 --> 176 
176 --> 189 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 176 
189 --> 190 
190 --> 203 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 190 
203 --> 204 
204 --> 217 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 204 
217 --> 218 
218 --> 231 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 218 
231 --> 232 
232 --> 245 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 232 
245 --> 246 
246 --> 259 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 246 
259 --> 260 
260 --> 273 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 260 
273 --> 274 
274 --> 287 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 274 
287 --> 288 
288 --> 301 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 288 
301 --> 302 
302 --> 315 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 302 
315 --> 316 
316 --> 329 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 316 
329 --> 330 
330 --> 343 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 330 
343 --> 344 
344 --> 357 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 344 
357 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 358 [1/1] (1.76ns)   --->   "br label %.preheader2" [flash_atten.cpp:80]   --->   Operation 358 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.61>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i9 [ 0, %0 ], [ %add_ln80, %hls_label_4_end ]" [flash_atten.cpp:80]   --->   Operation 359 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%b_0 = phi i3 [ 0, %0 ], [ %select_ln89_1, %hls_label_4_end ]" [flash_atten.cpp:89]   --->   Operation 360 'phi' 'b_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln81_1, %hls_label_4_end ]" [flash_atten.cpp:81]   --->   Operation 361 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%h_0 = phi i3 [ 0, %0 ], [ %select_ln81, %hls_label_4_end ]" [flash_atten.cpp:81]   --->   Operation 362 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%attn_row_15_2 = phi float [ undef, %0 ], [ %attn_row_15_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 363 'phi' 'attn_row_15_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%attn_row_14_2 = phi float [ undef, %0 ], [ %attn_row_14_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 364 'phi' 'attn_row_14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%attn_row_13_2 = phi float [ undef, %0 ], [ %attn_row_13_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 365 'phi' 'attn_row_13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%attn_row_12_2 = phi float [ undef, %0 ], [ %attn_row_12_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 366 'phi' 'attn_row_12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%attn_row_11_2 = phi float [ undef, %0 ], [ %attn_row_11_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 367 'phi' 'attn_row_11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%attn_row_10_2 = phi float [ undef, %0 ], [ %attn_row_10_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 368 'phi' 'attn_row_10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%attn_row_9_2 = phi float [ undef, %0 ], [ %attn_row_9_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 369 'phi' 'attn_row_9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%attn_row_8_2 = phi float [ undef, %0 ], [ %attn_row_8_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 370 'phi' 'attn_row_8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%attn_row_7_2 = phi float [ undef, %0 ], [ %attn_row_7_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 371 'phi' 'attn_row_7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%attn_row_6_2 = phi float [ undef, %0 ], [ %attn_row_6_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 372 'phi' 'attn_row_6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%attn_row_5_2 = phi float [ undef, %0 ], [ %attn_row_5_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 373 'phi' 'attn_row_5_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%attn_row_4_2 = phi float [ undef, %0 ], [ %attn_row_4_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 374 'phi' 'attn_row_4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%attn_row_3_2 = phi float [ undef, %0 ], [ %attn_row_3_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 375 'phi' 'attn_row_3_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%attn_row_2_2 = phi float [ undef, %0 ], [ %attn_row_2_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 376 'phi' 'attn_row_2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%attn_row_1_2 = phi float [ undef, %0 ], [ %attn_row_1_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 377 'phi' 'attn_row_1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%attn_row_0_2 = phi float [ undef, %0 ], [ %attn_row_0_5, %hls_label_4_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 378 'phi' 'attn_row_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tq_0 = phi i5 [ 0, %0 ], [ %tq, %hls_label_4_end ]"   --->   Operation 379 'phi' 'tq_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (1.66ns)   --->   "%icmp_ln80 = icmp eq i9 %indvar_flatten45, -256" [flash_atten.cpp:80]   --->   Operation 380 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (1.82ns)   --->   "%add_ln80 = add i9 %indvar_flatten45, 1" [flash_atten.cpp:80]   --->   Operation 381 'add' 'add_ln80' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %33, label %.preheader3.preheader" [flash_atten.cpp:80]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (1.65ns)   --->   "%b = add i3 1, %b_0" [flash_atten.cpp:80]   --->   Operation 383 'add' 'b' <Predicate = (!icmp_ln80)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 384 'speclooptripcount' 'empty_57' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (1.55ns)   --->   "%icmp_ln81 = icmp eq i8 %indvar_flatten, 64" [flash_atten.cpp:81]   --->   Operation 385 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.98ns)   --->   "%select_ln89 = select i1 %icmp_ln81, i3 0, i3 %h_0" [flash_atten.cpp:89]   --->   Operation 386 'select' 'select_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.98ns)   --->   "%select_ln89_1 = select i1 %icmp_ln81, i3 %b, i3 %b_0" [flash_atten.cpp:89]   --->   Operation 387 'select' 'select_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln89_1, i4 0)" [flash_atten.cpp:89]   --->   Operation 388 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %tmp_86 to i8" [flash_atten.cpp:89]   --->   Operation 389 'zext' 'zext_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_4)   --->   "%trunc_ln89 = trunc i3 %h_0 to i2" [flash_atten.cpp:89]   --->   Operation 390 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_4)   --->   "%select_ln89_2 = select i1 %icmp_ln81, i2 0, i2 %trunc_ln89" [flash_atten.cpp:89]   --->   Operation 391 'select' 'select_ln89_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln81, true" [flash_atten.cpp:89]   --->   Operation 392 'xor' 'xor_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (1.36ns)   --->   "%icmp_ln82 = icmp eq i5 %tq_0, -16" [flash_atten.cpp:82]   --->   Operation 393 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln80)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %icmp_ln82, %xor_ln89" [flash_atten.cpp:89]   --->   Operation 394 'and' 'and_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (1.65ns)   --->   "%h = add i3 1, %select_ln89" [flash_atten.cpp:81]   --->   Operation 395 'add' 'h' <Predicate = (!icmp_ln80)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_3)   --->   "%or_ln89 = or i1 %and_ln89, %icmp_ln81" [flash_atten.cpp:89]   --->   Operation 396 'or' 'or_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln89_3 = select i1 %or_ln89, i5 0, i5 %tq_0" [flash_atten.cpp:89]   --->   Operation 397 'select' 'select_ln89_3' <Predicate = (!icmp_ln80)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_4)   --->   "%trunc_ln89_1 = trunc i3 %h to i2" [flash_atten.cpp:89]   --->   Operation 398 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_4 = select i1 %and_ln89, i2 %trunc_ln89_1, i2 %select_ln89_2" [flash_atten.cpp:89]   --->   Operation 399 'select' 'select_ln89_4' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.98ns)   --->   "%select_ln81 = select i1 %and_ln89, i3 %h, i3 %select_ln89" [flash_atten.cpp:81]   --->   Operation 400 'select' 'select_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %select_ln89_3 to i8" [flash_atten.cpp:113]   --->   Operation 401 'zext' 'zext_ln113' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (1.87ns)   --->   "%add_ln113 = add i8 %zext_ln89, %zext_ln113" [flash_atten.cpp:113]   --->   Operation 402 'add' 'add_ln113' <Predicate = (!icmp_ln80)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_87 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln113, i4 0)" [flash_atten.cpp:113]   --->   Operation 403 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i12 %tmp_87 to i64" [flash_atten.cpp:113]   --->   Operation 404 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%OUT_0_addr = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:113]   --->   Operation 405 'getelementptr' 'OUT_0_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln113 = or i12 %tmp_87, 1" [flash_atten.cpp:113]   --->   Operation 406 'or' 'or_ln113' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i12 %or_ln113 to i64" [flash_atten.cpp:113]   --->   Operation 407 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%OUT_0_addr_1 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:113]   --->   Operation 408 'getelementptr' 'OUT_0_addr_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln113_1 = or i12 %tmp_87, 2" [flash_atten.cpp:113]   --->   Operation 409 'or' 'or_ln113_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i12 %or_ln113_1 to i64" [flash_atten.cpp:113]   --->   Operation 410 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%OUT_0_addr_2 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:113]   --->   Operation 411 'getelementptr' 'OUT_0_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln113_2 = or i12 %tmp_87, 3" [flash_atten.cpp:113]   --->   Operation 412 'or' 'or_ln113_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i12 %or_ln113_2 to i64" [flash_atten.cpp:113]   --->   Operation 413 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%OUT_0_addr_3 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:113]   --->   Operation 414 'getelementptr' 'OUT_0_addr_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln113_3 = or i12 %tmp_87, 4" [flash_atten.cpp:113]   --->   Operation 415 'or' 'or_ln113_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i12 %or_ln113_3 to i64" [flash_atten.cpp:113]   --->   Operation 416 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%OUT_0_addr_4 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:113]   --->   Operation 417 'getelementptr' 'OUT_0_addr_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln113_4 = or i12 %tmp_87, 5" [flash_atten.cpp:113]   --->   Operation 418 'or' 'or_ln113_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i12 %or_ln113_4 to i64" [flash_atten.cpp:113]   --->   Operation 419 'zext' 'zext_ln113_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%OUT_0_addr_5 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:113]   --->   Operation 420 'getelementptr' 'OUT_0_addr_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln113_5 = or i12 %tmp_87, 6" [flash_atten.cpp:113]   --->   Operation 421 'or' 'or_ln113_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i12 %or_ln113_5 to i64" [flash_atten.cpp:113]   --->   Operation 422 'zext' 'zext_ln113_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%OUT_0_addr_6 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:113]   --->   Operation 423 'getelementptr' 'OUT_0_addr_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln113_6 = or i12 %tmp_87, 7" [flash_atten.cpp:113]   --->   Operation 424 'or' 'or_ln113_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i12 %or_ln113_6 to i64" [flash_atten.cpp:113]   --->   Operation 425 'zext' 'zext_ln113_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%OUT_0_addr_7 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:113]   --->   Operation 426 'getelementptr' 'OUT_0_addr_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln113_7 = or i12 %tmp_87, 8" [flash_atten.cpp:113]   --->   Operation 427 'or' 'or_ln113_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i12 %or_ln113_7 to i64" [flash_atten.cpp:113]   --->   Operation 428 'zext' 'zext_ln113_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%OUT_0_addr_8 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:113]   --->   Operation 429 'getelementptr' 'OUT_0_addr_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln113_8 = or i12 %tmp_87, 9" [flash_atten.cpp:113]   --->   Operation 430 'or' 'or_ln113_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i12 %or_ln113_8 to i64" [flash_atten.cpp:113]   --->   Operation 431 'zext' 'zext_ln113_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%OUT_0_addr_9 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:113]   --->   Operation 432 'getelementptr' 'OUT_0_addr_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln113_9 = or i12 %tmp_87, 10" [flash_atten.cpp:113]   --->   Operation 433 'or' 'or_ln113_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i12 %or_ln113_9 to i64" [flash_atten.cpp:113]   --->   Operation 434 'zext' 'zext_ln113_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%OUT_0_addr_10 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:113]   --->   Operation 435 'getelementptr' 'OUT_0_addr_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln113_10 = or i12 %tmp_87, 11" [flash_atten.cpp:113]   --->   Operation 436 'or' 'or_ln113_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i12 %or_ln113_10 to i64" [flash_atten.cpp:113]   --->   Operation 437 'zext' 'zext_ln113_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%OUT_0_addr_11 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:113]   --->   Operation 438 'getelementptr' 'OUT_0_addr_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln113_11 = or i12 %tmp_87, 12" [flash_atten.cpp:113]   --->   Operation 439 'or' 'or_ln113_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i12 %or_ln113_11 to i64" [flash_atten.cpp:113]   --->   Operation 440 'zext' 'zext_ln113_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%OUT_0_addr_12 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:113]   --->   Operation 441 'getelementptr' 'OUT_0_addr_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln113_12 = or i12 %tmp_87, 13" [flash_atten.cpp:113]   --->   Operation 442 'or' 'or_ln113_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i12 %or_ln113_12 to i64" [flash_atten.cpp:113]   --->   Operation 443 'zext' 'zext_ln113_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%OUT_0_addr_13 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:113]   --->   Operation 444 'getelementptr' 'OUT_0_addr_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln113_13 = or i12 %tmp_87, 14" [flash_atten.cpp:113]   --->   Operation 445 'or' 'or_ln113_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i12 %or_ln113_13 to i64" [flash_atten.cpp:113]   --->   Operation 446 'zext' 'zext_ln113_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%OUT_0_addr_14 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:113]   --->   Operation 447 'getelementptr' 'OUT_0_addr_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln113_14 = or i12 %tmp_87, 15" [flash_atten.cpp:113]   --->   Operation 448 'or' 'or_ln113_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i12 %or_ln113_14 to i64" [flash_atten.cpp:113]   --->   Operation 449 'zext' 'zext_ln113_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%OUT_0_addr_15 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:113]   --->   Operation 450 'getelementptr' 'OUT_0_addr_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%OUT_1_addr = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:113]   --->   Operation 451 'getelementptr' 'OUT_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%OUT_1_addr_1 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:113]   --->   Operation 452 'getelementptr' 'OUT_1_addr_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%OUT_1_addr_2 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:113]   --->   Operation 453 'getelementptr' 'OUT_1_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%OUT_1_addr_3 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:113]   --->   Operation 454 'getelementptr' 'OUT_1_addr_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%OUT_1_addr_4 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:113]   --->   Operation 455 'getelementptr' 'OUT_1_addr_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%OUT_1_addr_5 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:113]   --->   Operation 456 'getelementptr' 'OUT_1_addr_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%OUT_1_addr_6 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:113]   --->   Operation 457 'getelementptr' 'OUT_1_addr_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%OUT_1_addr_7 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:113]   --->   Operation 458 'getelementptr' 'OUT_1_addr_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%OUT_1_addr_8 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:113]   --->   Operation 459 'getelementptr' 'OUT_1_addr_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%OUT_1_addr_9 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:113]   --->   Operation 460 'getelementptr' 'OUT_1_addr_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%OUT_1_addr_10 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:113]   --->   Operation 461 'getelementptr' 'OUT_1_addr_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%OUT_1_addr_11 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:113]   --->   Operation 462 'getelementptr' 'OUT_1_addr_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%OUT_1_addr_12 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:113]   --->   Operation 463 'getelementptr' 'OUT_1_addr_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%OUT_1_addr_13 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:113]   --->   Operation 464 'getelementptr' 'OUT_1_addr_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%OUT_1_addr_14 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:113]   --->   Operation 465 'getelementptr' 'OUT_1_addr_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%OUT_1_addr_15 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:113]   --->   Operation 466 'getelementptr' 'OUT_1_addr_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%OUT_2_addr = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:113]   --->   Operation 467 'getelementptr' 'OUT_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%OUT_2_addr_1 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:113]   --->   Operation 468 'getelementptr' 'OUT_2_addr_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%OUT_2_addr_2 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:113]   --->   Operation 469 'getelementptr' 'OUT_2_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%OUT_2_addr_3 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:113]   --->   Operation 470 'getelementptr' 'OUT_2_addr_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%OUT_2_addr_4 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:113]   --->   Operation 471 'getelementptr' 'OUT_2_addr_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%OUT_2_addr_5 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:113]   --->   Operation 472 'getelementptr' 'OUT_2_addr_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%OUT_2_addr_6 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:113]   --->   Operation 473 'getelementptr' 'OUT_2_addr_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%OUT_2_addr_7 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:113]   --->   Operation 474 'getelementptr' 'OUT_2_addr_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%OUT_2_addr_8 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:113]   --->   Operation 475 'getelementptr' 'OUT_2_addr_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%OUT_2_addr_9 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:113]   --->   Operation 476 'getelementptr' 'OUT_2_addr_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%OUT_2_addr_10 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:113]   --->   Operation 477 'getelementptr' 'OUT_2_addr_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%OUT_2_addr_11 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:113]   --->   Operation 478 'getelementptr' 'OUT_2_addr_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%OUT_2_addr_12 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:113]   --->   Operation 479 'getelementptr' 'OUT_2_addr_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%OUT_2_addr_13 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:113]   --->   Operation 480 'getelementptr' 'OUT_2_addr_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%OUT_2_addr_14 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:113]   --->   Operation 481 'getelementptr' 'OUT_2_addr_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%OUT_2_addr_15 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:113]   --->   Operation 482 'getelementptr' 'OUT_2_addr_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%OUT_3_addr = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:113]   --->   Operation 483 'getelementptr' 'OUT_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%OUT_3_addr_1 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:113]   --->   Operation 484 'getelementptr' 'OUT_3_addr_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%OUT_3_addr_2 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:113]   --->   Operation 485 'getelementptr' 'OUT_3_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%OUT_3_addr_3 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:113]   --->   Operation 486 'getelementptr' 'OUT_3_addr_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%OUT_3_addr_4 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:113]   --->   Operation 487 'getelementptr' 'OUT_3_addr_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%OUT_3_addr_5 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:113]   --->   Operation 488 'getelementptr' 'OUT_3_addr_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%OUT_3_addr_6 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:113]   --->   Operation 489 'getelementptr' 'OUT_3_addr_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%OUT_3_addr_7 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:113]   --->   Operation 490 'getelementptr' 'OUT_3_addr_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%OUT_3_addr_8 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:113]   --->   Operation 491 'getelementptr' 'OUT_3_addr_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%OUT_3_addr_9 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:113]   --->   Operation 492 'getelementptr' 'OUT_3_addr_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%OUT_3_addr_10 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:113]   --->   Operation 493 'getelementptr' 'OUT_3_addr_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%OUT_3_addr_11 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:113]   --->   Operation 494 'getelementptr' 'OUT_3_addr_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%OUT_3_addr_12 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:113]   --->   Operation 495 'getelementptr' 'OUT_3_addr_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%OUT_3_addr_13 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:113]   --->   Operation 496 'getelementptr' 'OUT_3_addr_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%OUT_3_addr_14 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:113]   --->   Operation 497 'getelementptr' 'OUT_3_addr_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%OUT_3_addr_15 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:113]   --->   Operation 498 'getelementptr' 'OUT_3_addr_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%Q_0_addr = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:89]   --->   Operation 499 'getelementptr' 'Q_0_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%Q_0_addr_16 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:89]   --->   Operation 500 'getelementptr' 'Q_0_addr_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%Q_0_addr_17 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:89]   --->   Operation 501 'getelementptr' 'Q_0_addr_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%Q_0_addr_18 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:89]   --->   Operation 502 'getelementptr' 'Q_0_addr_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%Q_0_addr_19 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:89]   --->   Operation 503 'getelementptr' 'Q_0_addr_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%Q_0_addr_20 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:89]   --->   Operation 504 'getelementptr' 'Q_0_addr_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%Q_0_addr_21 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:89]   --->   Operation 505 'getelementptr' 'Q_0_addr_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%Q_0_addr_22 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:89]   --->   Operation 506 'getelementptr' 'Q_0_addr_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%Q_0_addr_23 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:89]   --->   Operation 507 'getelementptr' 'Q_0_addr_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%Q_0_addr_24 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:89]   --->   Operation 508 'getelementptr' 'Q_0_addr_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%Q_0_addr_25 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:89]   --->   Operation 509 'getelementptr' 'Q_0_addr_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%Q_0_addr_26 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:89]   --->   Operation 510 'getelementptr' 'Q_0_addr_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%Q_0_addr_27 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:89]   --->   Operation 511 'getelementptr' 'Q_0_addr_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%Q_0_addr_28 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:89]   --->   Operation 512 'getelementptr' 'Q_0_addr_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%Q_0_addr_29 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:89]   --->   Operation 513 'getelementptr' 'Q_0_addr_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%Q_0_addr_30 = getelementptr [1024 x float]* @Q_0, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:89]   --->   Operation 514 'getelementptr' 'Q_0_addr_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%Q_1_addr = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:89]   --->   Operation 515 'getelementptr' 'Q_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%Q_1_addr_16 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:89]   --->   Operation 516 'getelementptr' 'Q_1_addr_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%Q_1_addr_17 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:89]   --->   Operation 517 'getelementptr' 'Q_1_addr_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%Q_1_addr_18 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:89]   --->   Operation 518 'getelementptr' 'Q_1_addr_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%Q_1_addr_19 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:89]   --->   Operation 519 'getelementptr' 'Q_1_addr_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%Q_1_addr_20 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:89]   --->   Operation 520 'getelementptr' 'Q_1_addr_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%Q_1_addr_21 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:89]   --->   Operation 521 'getelementptr' 'Q_1_addr_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%Q_1_addr_22 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:89]   --->   Operation 522 'getelementptr' 'Q_1_addr_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%Q_1_addr_23 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:89]   --->   Operation 523 'getelementptr' 'Q_1_addr_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%Q_1_addr_24 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:89]   --->   Operation 524 'getelementptr' 'Q_1_addr_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%Q_1_addr_25 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:89]   --->   Operation 525 'getelementptr' 'Q_1_addr_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%Q_1_addr_26 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:89]   --->   Operation 526 'getelementptr' 'Q_1_addr_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%Q_1_addr_27 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:89]   --->   Operation 527 'getelementptr' 'Q_1_addr_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%Q_1_addr_28 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:89]   --->   Operation 528 'getelementptr' 'Q_1_addr_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%Q_1_addr_29 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:89]   --->   Operation 529 'getelementptr' 'Q_1_addr_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%Q_1_addr_30 = getelementptr [1024 x float]* @Q_1, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:89]   --->   Operation 530 'getelementptr' 'Q_1_addr_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%Q_2_addr = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:89]   --->   Operation 531 'getelementptr' 'Q_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%Q_2_addr_16 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:89]   --->   Operation 532 'getelementptr' 'Q_2_addr_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%Q_2_addr_17 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:89]   --->   Operation 533 'getelementptr' 'Q_2_addr_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%Q_2_addr_18 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:89]   --->   Operation 534 'getelementptr' 'Q_2_addr_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%Q_2_addr_19 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:89]   --->   Operation 535 'getelementptr' 'Q_2_addr_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%Q_2_addr_20 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:89]   --->   Operation 536 'getelementptr' 'Q_2_addr_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%Q_2_addr_21 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:89]   --->   Operation 537 'getelementptr' 'Q_2_addr_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%Q_2_addr_22 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:89]   --->   Operation 538 'getelementptr' 'Q_2_addr_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%Q_2_addr_23 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:89]   --->   Operation 539 'getelementptr' 'Q_2_addr_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%Q_2_addr_24 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:89]   --->   Operation 540 'getelementptr' 'Q_2_addr_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%Q_2_addr_25 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:89]   --->   Operation 541 'getelementptr' 'Q_2_addr_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%Q_2_addr_26 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:89]   --->   Operation 542 'getelementptr' 'Q_2_addr_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%Q_2_addr_27 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:89]   --->   Operation 543 'getelementptr' 'Q_2_addr_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%Q_2_addr_28 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:89]   --->   Operation 544 'getelementptr' 'Q_2_addr_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%Q_2_addr_29 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:89]   --->   Operation 545 'getelementptr' 'Q_2_addr_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%Q_2_addr_30 = getelementptr [1024 x float]* @Q_2, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:89]   --->   Operation 546 'getelementptr' 'Q_2_addr_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%Q_3_addr = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_1" [flash_atten.cpp:89]   --->   Operation 547 'getelementptr' 'Q_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%Q_3_addr_16 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_2" [flash_atten.cpp:89]   --->   Operation 548 'getelementptr' 'Q_3_addr_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%Q_3_addr_17 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_3" [flash_atten.cpp:89]   --->   Operation 549 'getelementptr' 'Q_3_addr_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%Q_3_addr_18 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_4" [flash_atten.cpp:89]   --->   Operation 550 'getelementptr' 'Q_3_addr_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%Q_3_addr_19 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_5" [flash_atten.cpp:89]   --->   Operation 551 'getelementptr' 'Q_3_addr_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%Q_3_addr_20 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_6" [flash_atten.cpp:89]   --->   Operation 552 'getelementptr' 'Q_3_addr_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%Q_3_addr_21 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_7" [flash_atten.cpp:89]   --->   Operation 553 'getelementptr' 'Q_3_addr_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%Q_3_addr_22 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_8" [flash_atten.cpp:89]   --->   Operation 554 'getelementptr' 'Q_3_addr_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%Q_3_addr_23 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_9" [flash_atten.cpp:89]   --->   Operation 555 'getelementptr' 'Q_3_addr_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%Q_3_addr_24 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_10" [flash_atten.cpp:89]   --->   Operation 556 'getelementptr' 'Q_3_addr_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%Q_3_addr_25 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_11" [flash_atten.cpp:89]   --->   Operation 557 'getelementptr' 'Q_3_addr_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%Q_3_addr_26 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_12" [flash_atten.cpp:89]   --->   Operation 558 'getelementptr' 'Q_3_addr_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%Q_3_addr_27 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_13" [flash_atten.cpp:89]   --->   Operation 559 'getelementptr' 'Q_3_addr_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%Q_3_addr_28 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_14" [flash_atten.cpp:89]   --->   Operation 560 'getelementptr' 'Q_3_addr_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%Q_3_addr_29 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_15" [flash_atten.cpp:89]   --->   Operation 561 'getelementptr' 'Q_3_addr_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%Q_3_addr_30 = getelementptr [1024 x float]* @Q_3, i64 0, i64 %zext_ln113_16" [flash_atten.cpp:89]   --->   Operation 562 'getelementptr' 'Q_3_addr_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (1.76ns)   --->   "br label %.preheader1" [flash_atten.cpp:84]   --->   Operation 563 'br' <Predicate = (!icmp_ln80)> <Delay = 1.76>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "ret void" [flash_atten.cpp:118]   --->   Operation 564 'ret' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%tk_0 = phi i5 [ 0, %.preheader3.preheader ], [ %tk, %hls_label_1_end ]"   --->   Operation 565 'phi' 'tk_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (1.36ns)   --->   "%icmp_ln84 = icmp eq i5 %tk_0, -16" [flash_atten.cpp:84]   --->   Operation 566 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (1.78ns)   --->   "%tk = add i5 %tk_0, 1" [flash_atten.cpp:84]   --->   Operation 567 'add' 'tk' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader.preheader, label %hls_label_1_begin" [flash_atten.cpp:84]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [flash_atten.cpp:84]   --->   Operation 569 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %tk_0 to i8" [flash_atten.cpp:89]   --->   Operation 570 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (1.87ns)   --->   "%add_ln89 = add i8 %zext_ln89, %zext_ln89_1" [flash_atten.cpp:89]   --->   Operation 571 'add' 'add_ln89' <Predicate = (!icmp_ln84)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_90 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln89, i4 0)" [flash_atten.cpp:89]   --->   Operation 572 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i12 %tmp_90 to i64" [flash_atten.cpp:89]   --->   Operation 573 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%K_0_addr = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_2" [flash_atten.cpp:89]   --->   Operation 574 'getelementptr' 'K_0_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln89_1 = or i12 %tmp_90, 1" [flash_atten.cpp:89]   --->   Operation 575 'or' 'or_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i12 %or_ln89_1 to i64" [flash_atten.cpp:89]   --->   Operation 576 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%K_0_addr_16 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_3" [flash_atten.cpp:89]   --->   Operation 577 'getelementptr' 'K_0_addr_16' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%K_1_addr = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_2" [flash_atten.cpp:89]   --->   Operation 578 'getelementptr' 'K_1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%K_1_addr_16 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_3" [flash_atten.cpp:89]   --->   Operation 579 'getelementptr' 'K_1_addr_16' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%K_2_addr = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_2" [flash_atten.cpp:89]   --->   Operation 580 'getelementptr' 'K_2_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%K_2_addr_16 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_3" [flash_atten.cpp:89]   --->   Operation 581 'getelementptr' 'K_2_addr_16' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%K_3_addr = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_2" [flash_atten.cpp:89]   --->   Operation 582 'getelementptr' 'K_3_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%K_3_addr_16 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_3" [flash_atten.cpp:89]   --->   Operation 583 'getelementptr' 'K_3_addr_16' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 584 [2/2] (3.25ns)   --->   "%Q_0_load = load float* %Q_0_addr, align 16" [flash_atten.cpp:89]   --->   Operation 584 'load' 'Q_0_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 585 [2/2] (3.25ns)   --->   "%Q_1_load = load float* %Q_1_addr, align 16" [flash_atten.cpp:89]   --->   Operation 585 'load' 'Q_1_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 586 [2/2] (3.25ns)   --->   "%Q_2_load = load float* %Q_2_addr, align 16" [flash_atten.cpp:89]   --->   Operation 586 'load' 'Q_2_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 587 [2/2] (3.25ns)   --->   "%Q_3_load = load float* %Q_3_addr, align 16" [flash_atten.cpp:89]   --->   Operation 587 'load' 'Q_3_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 588 [2/2] (3.25ns)   --->   "%K_0_load = load float* %K_0_addr, align 16" [flash_atten.cpp:89]   --->   Operation 588 'load' 'K_0_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 589 [2/2] (3.25ns)   --->   "%K_1_load = load float* %K_1_addr, align 16" [flash_atten.cpp:89]   --->   Operation 589 'load' 'K_1_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 590 [2/2] (3.25ns)   --->   "%K_2_load = load float* %K_2_addr, align 16" [flash_atten.cpp:89]   --->   Operation 590 'load' 'K_2_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 591 [2/2] (3.25ns)   --->   "%K_3_load = load float* %K_3_addr, align 16" [flash_atten.cpp:89]   --->   Operation 591 'load' 'K_3_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 592 [2/2] (3.25ns)   --->   "%Q_0_load_1 = load float* %Q_0_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 592 'load' 'Q_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 593 [2/2] (3.25ns)   --->   "%Q_1_load_1 = load float* %Q_1_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 593 'load' 'Q_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 594 [2/2] (3.25ns)   --->   "%Q_2_load_1 = load float* %Q_2_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 594 'load' 'Q_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 595 [2/2] (3.25ns)   --->   "%Q_3_load_1 = load float* %Q_3_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 595 'load' 'Q_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 596 [2/2] (3.25ns)   --->   "%K_0_load_1 = load float* %K_0_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 596 'load' 'K_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 597 [2/2] (3.25ns)   --->   "%K_1_load_1 = load float* %K_1_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 597 'load' 'K_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 598 [2/2] (3.25ns)   --->   "%K_2_load_1 = load float* %K_2_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 598 'load' 'K_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 599 [2/2] (3.25ns)   --->   "%K_3_load_1 = load float* %K_3_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 599 'load' 'K_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i5 %tk_0 to i4" [flash_atten.cpp:92]   --->   Operation 600 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln89_2 = or i12 %tmp_90, 2" [flash_atten.cpp:89]   --->   Operation 601 'or' 'or_ln89_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i12 %or_ln89_2 to i64" [flash_atten.cpp:89]   --->   Operation 602 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%K_0_addr_17 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_4" [flash_atten.cpp:89]   --->   Operation 603 'getelementptr' 'K_0_addr_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%or_ln89_3 = or i12 %tmp_90, 3" [flash_atten.cpp:89]   --->   Operation 604 'or' 'or_ln89_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i12 %or_ln89_3 to i64" [flash_atten.cpp:89]   --->   Operation 605 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%K_0_addr_18 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_5" [flash_atten.cpp:89]   --->   Operation 606 'getelementptr' 'K_0_addr_18' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%K_1_addr_17 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_4" [flash_atten.cpp:89]   --->   Operation 607 'getelementptr' 'K_1_addr_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%K_1_addr_18 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_5" [flash_atten.cpp:89]   --->   Operation 608 'getelementptr' 'K_1_addr_18' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%K_2_addr_17 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_4" [flash_atten.cpp:89]   --->   Operation 609 'getelementptr' 'K_2_addr_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%K_2_addr_18 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_5" [flash_atten.cpp:89]   --->   Operation 610 'getelementptr' 'K_2_addr_18' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%K_3_addr_17 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_4" [flash_atten.cpp:89]   --->   Operation 611 'getelementptr' 'K_3_addr_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%K_3_addr_18 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_5" [flash_atten.cpp:89]   --->   Operation 612 'getelementptr' 'K_3_addr_18' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 613 [1/2] (3.25ns)   --->   "%Q_0_load = load float* %Q_0_addr, align 16" [flash_atten.cpp:89]   --->   Operation 613 'load' 'Q_0_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 614 [1/2] (3.25ns)   --->   "%Q_1_load = load float* %Q_1_addr, align 16" [flash_atten.cpp:89]   --->   Operation 614 'load' 'Q_1_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 615 [1/2] (3.25ns)   --->   "%Q_2_load = load float* %Q_2_addr, align 16" [flash_atten.cpp:89]   --->   Operation 615 'load' 'Q_2_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 616 [1/2] (3.25ns)   --->   "%Q_3_load = load float* %Q_3_addr, align 16" [flash_atten.cpp:89]   --->   Operation 616 'load' 'Q_3_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 617 [1/1] (1.95ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load, float %Q_1_load, float %Q_2_load, float %Q_3_load, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 617 'mux' 'tmp_17' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/2] (3.25ns)   --->   "%K_0_load = load float* %K_0_addr, align 16" [flash_atten.cpp:89]   --->   Operation 618 'load' 'K_0_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 619 [1/2] (3.25ns)   --->   "%K_1_load = load float* %K_1_addr, align 16" [flash_atten.cpp:89]   --->   Operation 619 'load' 'K_1_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 620 [1/2] (3.25ns)   --->   "%K_2_load = load float* %K_2_addr, align 16" [flash_atten.cpp:89]   --->   Operation 620 'load' 'K_2_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 621 [1/2] (3.25ns)   --->   "%K_3_load = load float* %K_3_addr, align 16" [flash_atten.cpp:89]   --->   Operation 621 'load' 'K_3_load' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 622 [1/1] (1.95ns)   --->   "%tmp_18 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load, float %K_1_load, float %K_2_load, float %K_3_load, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 622 'mux' 'tmp_18' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/2] (3.25ns)   --->   "%Q_0_load_1 = load float* %Q_0_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 623 'load' 'Q_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 624 [1/2] (3.25ns)   --->   "%Q_1_load_1 = load float* %Q_1_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 624 'load' 'Q_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 625 [1/2] (3.25ns)   --->   "%Q_2_load_1 = load float* %Q_2_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 625 'load' 'Q_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 626 [1/2] (3.25ns)   --->   "%Q_3_load_1 = load float* %Q_3_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 626 'load' 'Q_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 627 [1/1] (1.95ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_1, float %Q_1_load_1, float %Q_2_load_1, float %Q_3_load_1, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 627 'mux' 'tmp_19' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/2] (3.25ns)   --->   "%K_0_load_1 = load float* %K_0_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 628 'load' 'K_0_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 629 [1/2] (3.25ns)   --->   "%K_1_load_1 = load float* %K_1_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 629 'load' 'K_1_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 630 [1/2] (3.25ns)   --->   "%K_2_load_1 = load float* %K_2_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 630 'load' 'K_2_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 631 [1/2] (3.25ns)   --->   "%K_3_load_1 = load float* %K_3_addr_16, align 4" [flash_atten.cpp:89]   --->   Operation 631 'load' 'K_3_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 632 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_1, float %K_1_load_1, float %K_2_load_1, float %K_3_load_1, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 632 'mux' 'tmp_20' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [2/2] (3.25ns)   --->   "%Q_0_load_2 = load float* %Q_0_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 633 'load' 'Q_0_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 634 [2/2] (3.25ns)   --->   "%Q_1_load_2 = load float* %Q_1_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 634 'load' 'Q_1_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 635 [2/2] (3.25ns)   --->   "%Q_2_load_2 = load float* %Q_2_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 635 'load' 'Q_2_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 636 [2/2] (3.25ns)   --->   "%Q_3_load_2 = load float* %Q_3_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 636 'load' 'Q_3_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 637 [2/2] (3.25ns)   --->   "%K_0_load_2 = load float* %K_0_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 637 'load' 'K_0_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 638 [2/2] (3.25ns)   --->   "%K_1_load_2 = load float* %K_1_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 638 'load' 'K_1_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 639 [2/2] (3.25ns)   --->   "%K_2_load_2 = load float* %K_2_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 639 'load' 'K_2_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 640 [2/2] (3.25ns)   --->   "%K_3_load_2 = load float* %K_3_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 640 'load' 'K_3_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 641 [2/2] (3.25ns)   --->   "%Q_0_load_3 = load float* %Q_0_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 641 'load' 'Q_0_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 642 [2/2] (3.25ns)   --->   "%Q_1_load_3 = load float* %Q_1_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 642 'load' 'Q_1_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 643 [2/2] (3.25ns)   --->   "%Q_2_load_3 = load float* %Q_2_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 643 'load' 'Q_2_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 644 [2/2] (3.25ns)   --->   "%Q_3_load_3 = load float* %Q_3_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 644 'load' 'Q_3_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 645 [2/2] (3.25ns)   --->   "%K_0_load_3 = load float* %K_0_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 645 'load' 'K_0_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 646 [2/2] (3.25ns)   --->   "%K_1_load_3 = load float* %K_1_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 646 'load' 'K_1_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 647 [2/2] (3.25ns)   --->   "%K_2_load_3 = load float* %K_2_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 647 'load' 'K_2_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 648 [2/2] (3.25ns)   --->   "%K_3_load_3 = load float* %K_3_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 648 'load' 'K_3_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%or_ln89_4 = or i12 %tmp_90, 4" [flash_atten.cpp:89]   --->   Operation 649 'or' 'or_ln89_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i12 %or_ln89_4 to i64" [flash_atten.cpp:89]   --->   Operation 650 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%K_0_addr_19 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_6" [flash_atten.cpp:89]   --->   Operation 651 'getelementptr' 'K_0_addr_19' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%or_ln89_5 = or i12 %tmp_90, 5" [flash_atten.cpp:89]   --->   Operation 652 'or' 'or_ln89_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i12 %or_ln89_5 to i64" [flash_atten.cpp:89]   --->   Operation 653 'zext' 'zext_ln89_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%K_0_addr_20 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_7" [flash_atten.cpp:89]   --->   Operation 654 'getelementptr' 'K_0_addr_20' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%K_1_addr_19 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_6" [flash_atten.cpp:89]   --->   Operation 655 'getelementptr' 'K_1_addr_19' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%K_1_addr_20 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_7" [flash_atten.cpp:89]   --->   Operation 656 'getelementptr' 'K_1_addr_20' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%K_2_addr_19 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_6" [flash_atten.cpp:89]   --->   Operation 657 'getelementptr' 'K_2_addr_19' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%K_2_addr_20 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_7" [flash_atten.cpp:89]   --->   Operation 658 'getelementptr' 'K_2_addr_20' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%K_3_addr_19 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_6" [flash_atten.cpp:89]   --->   Operation 659 'getelementptr' 'K_3_addr_19' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%K_3_addr_20 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_7" [flash_atten.cpp:89]   --->   Operation 660 'getelementptr' 'K_3_addr_20' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 661 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_17, %tmp_18" [flash_atten.cpp:89]   --->   Operation 661 'fmul' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_19, %tmp_20" [flash_atten.cpp:89]   --->   Operation 662 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/2] (3.25ns)   --->   "%Q_0_load_2 = load float* %Q_0_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 663 'load' 'Q_0_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 664 [1/2] (3.25ns)   --->   "%Q_1_load_2 = load float* %Q_1_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 664 'load' 'Q_1_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 665 [1/2] (3.25ns)   --->   "%Q_2_load_2 = load float* %Q_2_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 665 'load' 'Q_2_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 666 [1/2] (3.25ns)   --->   "%Q_3_load_2 = load float* %Q_3_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 666 'load' 'Q_3_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 667 [1/1] (1.95ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_2, float %Q_1_load_2, float %Q_2_load_2, float %Q_3_load_2, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 667 'mux' 'tmp_21' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/2] (3.25ns)   --->   "%K_0_load_2 = load float* %K_0_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 668 'load' 'K_0_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 669 [1/2] (3.25ns)   --->   "%K_1_load_2 = load float* %K_1_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 669 'load' 'K_1_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 670 [1/2] (3.25ns)   --->   "%K_2_load_2 = load float* %K_2_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 670 'load' 'K_2_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 671 [1/2] (3.25ns)   --->   "%K_3_load_2 = load float* %K_3_addr_17, align 8" [flash_atten.cpp:89]   --->   Operation 671 'load' 'K_3_load_2' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 672 [1/1] (1.95ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_2, float %K_1_load_2, float %K_2_load_2, float %K_3_load_2, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 672 'mux' 'tmp_22' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/2] (3.25ns)   --->   "%Q_0_load_3 = load float* %Q_0_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 673 'load' 'Q_0_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 674 [1/2] (3.25ns)   --->   "%Q_1_load_3 = load float* %Q_1_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 674 'load' 'Q_1_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 675 [1/2] (3.25ns)   --->   "%Q_2_load_3 = load float* %Q_2_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 675 'load' 'Q_2_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 676 [1/2] (3.25ns)   --->   "%Q_3_load_3 = load float* %Q_3_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 676 'load' 'Q_3_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 677 [1/1] (1.95ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_3, float %Q_1_load_3, float %Q_2_load_3, float %Q_3_load_3, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 677 'mux' 'tmp_23' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [1/2] (3.25ns)   --->   "%K_0_load_3 = load float* %K_0_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 678 'load' 'K_0_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 679 [1/2] (3.25ns)   --->   "%K_1_load_3 = load float* %K_1_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 679 'load' 'K_1_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 680 [1/2] (3.25ns)   --->   "%K_2_load_3 = load float* %K_2_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 680 'load' 'K_2_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 681 [1/2] (3.25ns)   --->   "%K_3_load_3 = load float* %K_3_addr_18, align 4" [flash_atten.cpp:89]   --->   Operation 681 'load' 'K_3_load_3' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 682 [1/1] (1.95ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_3, float %K_1_load_3, float %K_2_load_3, float %K_3_load_3, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 682 'mux' 'tmp_24' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 683 [2/2] (3.25ns)   --->   "%Q_0_load_4 = load float* %Q_0_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 683 'load' 'Q_0_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 684 [2/2] (3.25ns)   --->   "%Q_1_load_4 = load float* %Q_1_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 684 'load' 'Q_1_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 685 [2/2] (3.25ns)   --->   "%Q_2_load_4 = load float* %Q_2_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 685 'load' 'Q_2_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 686 [2/2] (3.25ns)   --->   "%Q_3_load_4 = load float* %Q_3_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 686 'load' 'Q_3_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 687 [2/2] (3.25ns)   --->   "%K_0_load_4 = load float* %K_0_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 687 'load' 'K_0_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 688 [2/2] (3.25ns)   --->   "%K_1_load_4 = load float* %K_1_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 688 'load' 'K_1_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 689 [2/2] (3.25ns)   --->   "%K_2_load_4 = load float* %K_2_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 689 'load' 'K_2_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 690 [2/2] (3.25ns)   --->   "%K_3_load_4 = load float* %K_3_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 690 'load' 'K_3_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 691 [2/2] (3.25ns)   --->   "%Q_0_load_5 = load float* %Q_0_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 691 'load' 'Q_0_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 692 [2/2] (3.25ns)   --->   "%Q_1_load_5 = load float* %Q_1_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 692 'load' 'Q_1_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 693 [2/2] (3.25ns)   --->   "%Q_2_load_5 = load float* %Q_2_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 693 'load' 'Q_2_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 694 [2/2] (3.25ns)   --->   "%Q_3_load_5 = load float* %Q_3_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 694 'load' 'Q_3_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 695 [2/2] (3.25ns)   --->   "%K_0_load_5 = load float* %K_0_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 695 'load' 'K_0_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 696 [2/2] (3.25ns)   --->   "%K_1_load_5 = load float* %K_1_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 696 'load' 'K_1_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 697 [2/2] (3.25ns)   --->   "%K_2_load_5 = load float* %K_2_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 697 'load' 'K_2_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 698 [2/2] (3.25ns)   --->   "%K_3_load_5 = load float* %K_3_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 698 'load' 'K_3_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%or_ln89_6 = or i12 %tmp_90, 6" [flash_atten.cpp:89]   --->   Operation 699 'or' 'or_ln89_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln89_8 = zext i12 %or_ln89_6 to i64" [flash_atten.cpp:89]   --->   Operation 700 'zext' 'zext_ln89_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%K_0_addr_21 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_8" [flash_atten.cpp:89]   --->   Operation 701 'getelementptr' 'K_0_addr_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln89_7 = or i12 %tmp_90, 7" [flash_atten.cpp:89]   --->   Operation 702 'or' 'or_ln89_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln89_9 = zext i12 %or_ln89_7 to i64" [flash_atten.cpp:89]   --->   Operation 703 'zext' 'zext_ln89_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%K_0_addr_22 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_9" [flash_atten.cpp:89]   --->   Operation 704 'getelementptr' 'K_0_addr_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%K_1_addr_21 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_8" [flash_atten.cpp:89]   --->   Operation 705 'getelementptr' 'K_1_addr_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (0.00ns)   --->   "%K_1_addr_22 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_9" [flash_atten.cpp:89]   --->   Operation 706 'getelementptr' 'K_1_addr_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%K_2_addr_21 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_8" [flash_atten.cpp:89]   --->   Operation 707 'getelementptr' 'K_2_addr_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.00ns)   --->   "%K_2_addr_22 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_9" [flash_atten.cpp:89]   --->   Operation 708 'getelementptr' 'K_2_addr_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%K_3_addr_21 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_8" [flash_atten.cpp:89]   --->   Operation 709 'getelementptr' 'K_3_addr_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns)   --->   "%K_3_addr_22 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_9" [flash_atten.cpp:89]   --->   Operation 710 'getelementptr' 'K_3_addr_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 711 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_17, %tmp_18" [flash_atten.cpp:89]   --->   Operation 711 'fmul' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_19, %tmp_20" [flash_atten.cpp:89]   --->   Operation 712 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_21, %tmp_22" [flash_atten.cpp:89]   --->   Operation 713 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 714 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_23, %tmp_24" [flash_atten.cpp:89]   --->   Operation 714 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/2] (3.25ns)   --->   "%Q_0_load_4 = load float* %Q_0_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 715 'load' 'Q_0_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 716 [1/2] (3.25ns)   --->   "%Q_1_load_4 = load float* %Q_1_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 716 'load' 'Q_1_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 717 [1/2] (3.25ns)   --->   "%Q_2_load_4 = load float* %Q_2_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 717 'load' 'Q_2_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 718 [1/2] (3.25ns)   --->   "%Q_3_load_4 = load float* %Q_3_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 718 'load' 'Q_3_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 719 [1/1] (1.95ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_4, float %Q_1_load_4, float %Q_2_load_4, float %Q_3_load_4, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 719 'mux' 'tmp_25' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 720 [1/2] (3.25ns)   --->   "%K_0_load_4 = load float* %K_0_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 720 'load' 'K_0_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 721 [1/2] (3.25ns)   --->   "%K_1_load_4 = load float* %K_1_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 721 'load' 'K_1_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 722 [1/2] (3.25ns)   --->   "%K_2_load_4 = load float* %K_2_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 722 'load' 'K_2_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 723 [1/2] (3.25ns)   --->   "%K_3_load_4 = load float* %K_3_addr_19, align 16" [flash_atten.cpp:89]   --->   Operation 723 'load' 'K_3_load_4' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 724 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_4, float %K_1_load_4, float %K_2_load_4, float %K_3_load_4, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 724 'mux' 'tmp_26' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 725 [1/2] (3.25ns)   --->   "%Q_0_load_5 = load float* %Q_0_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 725 'load' 'Q_0_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 726 [1/2] (3.25ns)   --->   "%Q_1_load_5 = load float* %Q_1_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 726 'load' 'Q_1_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 727 [1/2] (3.25ns)   --->   "%Q_2_load_5 = load float* %Q_2_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 727 'load' 'Q_2_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 728 [1/2] (3.25ns)   --->   "%Q_3_load_5 = load float* %Q_3_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 728 'load' 'Q_3_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 729 [1/1] (1.95ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_5, float %Q_1_load_5, float %Q_2_load_5, float %Q_3_load_5, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 729 'mux' 'tmp_27' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 730 [1/2] (3.25ns)   --->   "%K_0_load_5 = load float* %K_0_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 730 'load' 'K_0_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 731 [1/2] (3.25ns)   --->   "%K_1_load_5 = load float* %K_1_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 731 'load' 'K_1_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 732 [1/2] (3.25ns)   --->   "%K_2_load_5 = load float* %K_2_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 732 'load' 'K_2_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 733 [1/2] (3.25ns)   --->   "%K_3_load_5 = load float* %K_3_addr_20, align 4" [flash_atten.cpp:89]   --->   Operation 733 'load' 'K_3_load_5' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 734 [1/1] (1.95ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_5, float %K_1_load_5, float %K_2_load_5, float %K_3_load_5, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 734 'mux' 'tmp_28' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [2/2] (3.25ns)   --->   "%Q_0_load_6 = load float* %Q_0_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 735 'load' 'Q_0_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 736 [2/2] (3.25ns)   --->   "%Q_1_load_6 = load float* %Q_1_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 736 'load' 'Q_1_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 737 [2/2] (3.25ns)   --->   "%Q_2_load_6 = load float* %Q_2_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 737 'load' 'Q_2_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 738 [2/2] (3.25ns)   --->   "%Q_3_load_6 = load float* %Q_3_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 738 'load' 'Q_3_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 739 [2/2] (3.25ns)   --->   "%K_0_load_6 = load float* %K_0_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 739 'load' 'K_0_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 740 [2/2] (3.25ns)   --->   "%K_1_load_6 = load float* %K_1_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 740 'load' 'K_1_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 741 [2/2] (3.25ns)   --->   "%K_2_load_6 = load float* %K_2_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 741 'load' 'K_2_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 742 [2/2] (3.25ns)   --->   "%K_3_load_6 = load float* %K_3_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 742 'load' 'K_3_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 743 [2/2] (3.25ns)   --->   "%Q_0_load_7 = load float* %Q_0_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 743 'load' 'Q_0_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 744 [2/2] (3.25ns)   --->   "%Q_1_load_7 = load float* %Q_1_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 744 'load' 'Q_1_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 745 [2/2] (3.25ns)   --->   "%Q_2_load_7 = load float* %Q_2_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 745 'load' 'Q_2_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 746 [2/2] (3.25ns)   --->   "%Q_3_load_7 = load float* %Q_3_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 746 'load' 'Q_3_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 747 [2/2] (3.25ns)   --->   "%K_0_load_7 = load float* %K_0_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 747 'load' 'K_0_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 748 [2/2] (3.25ns)   --->   "%K_1_load_7 = load float* %K_1_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 748 'load' 'K_1_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 749 [2/2] (3.25ns)   --->   "%K_2_load_7 = load float* %K_2_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 749 'load' 'K_2_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 750 [2/2] (3.25ns)   --->   "%K_3_load_7 = load float* %K_3_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 750 'load' 'K_3_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 751 [1/1] (0.00ns)   --->   "%or_ln89_8 = or i12 %tmp_90, 8" [flash_atten.cpp:89]   --->   Operation 751 'or' 'or_ln89_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln89_10 = zext i12 %or_ln89_8 to i64" [flash_atten.cpp:89]   --->   Operation 752 'zext' 'zext_ln89_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%K_0_addr_23 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_10" [flash_atten.cpp:89]   --->   Operation 753 'getelementptr' 'K_0_addr_23' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%or_ln89_9 = or i12 %tmp_90, 9" [flash_atten.cpp:89]   --->   Operation 754 'or' 'or_ln89_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln89_11 = zext i12 %or_ln89_9 to i64" [flash_atten.cpp:89]   --->   Operation 755 'zext' 'zext_ln89_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%K_0_addr_24 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_11" [flash_atten.cpp:89]   --->   Operation 756 'getelementptr' 'K_0_addr_24' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (0.00ns)   --->   "%K_1_addr_23 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_10" [flash_atten.cpp:89]   --->   Operation 757 'getelementptr' 'K_1_addr_23' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%K_1_addr_24 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_11" [flash_atten.cpp:89]   --->   Operation 758 'getelementptr' 'K_1_addr_24' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 759 [1/1] (0.00ns)   --->   "%K_2_addr_23 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_10" [flash_atten.cpp:89]   --->   Operation 759 'getelementptr' 'K_2_addr_23' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%K_2_addr_24 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_11" [flash_atten.cpp:89]   --->   Operation 760 'getelementptr' 'K_2_addr_24' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (0.00ns)   --->   "%K_3_addr_23 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_10" [flash_atten.cpp:89]   --->   Operation 761 'getelementptr' 'K_3_addr_23' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%K_3_addr_24 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_11" [flash_atten.cpp:89]   --->   Operation 762 'getelementptr' 'K_3_addr_24' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 763 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_17, %tmp_18" [flash_atten.cpp:89]   --->   Operation 763 'fmul' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_19, %tmp_20" [flash_atten.cpp:89]   --->   Operation 764 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_21, %tmp_22" [flash_atten.cpp:89]   --->   Operation 765 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_23, %tmp_24" [flash_atten.cpp:89]   --->   Operation 766 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [4/4] (5.70ns)   --->   "%tmp_4_4 = fmul float %tmp_25, %tmp_26" [flash_atten.cpp:89]   --->   Operation 767 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [4/4] (5.70ns)   --->   "%tmp_4_5 = fmul float %tmp_27, %tmp_28" [flash_atten.cpp:89]   --->   Operation 768 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/2] (3.25ns)   --->   "%Q_0_load_6 = load float* %Q_0_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 769 'load' 'Q_0_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 770 [1/2] (3.25ns)   --->   "%Q_1_load_6 = load float* %Q_1_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 770 'load' 'Q_1_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 771 [1/2] (3.25ns)   --->   "%Q_2_load_6 = load float* %Q_2_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 771 'load' 'Q_2_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 772 [1/2] (3.25ns)   --->   "%Q_3_load_6 = load float* %Q_3_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 772 'load' 'Q_3_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 773 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_6, float %Q_1_load_6, float %Q_2_load_6, float %Q_3_load_6, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 773 'mux' 'tmp_29' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/2] (3.25ns)   --->   "%K_0_load_6 = load float* %K_0_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 774 'load' 'K_0_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 775 [1/2] (3.25ns)   --->   "%K_1_load_6 = load float* %K_1_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 775 'load' 'K_1_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 776 [1/2] (3.25ns)   --->   "%K_2_load_6 = load float* %K_2_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 776 'load' 'K_2_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 777 [1/2] (3.25ns)   --->   "%K_3_load_6 = load float* %K_3_addr_21, align 8" [flash_atten.cpp:89]   --->   Operation 777 'load' 'K_3_load_6' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 778 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_6, float %K_1_load_6, float %K_2_load_6, float %K_3_load_6, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 778 'mux' 'tmp_30' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/2] (3.25ns)   --->   "%Q_0_load_7 = load float* %Q_0_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 779 'load' 'Q_0_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 780 [1/2] (3.25ns)   --->   "%Q_1_load_7 = load float* %Q_1_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 780 'load' 'Q_1_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 781 [1/2] (3.25ns)   --->   "%Q_2_load_7 = load float* %Q_2_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 781 'load' 'Q_2_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 782 [1/2] (3.25ns)   --->   "%Q_3_load_7 = load float* %Q_3_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 782 'load' 'Q_3_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 783 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_7, float %Q_1_load_7, float %Q_2_load_7, float %Q_3_load_7, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 783 'mux' 'tmp_31' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [1/2] (3.25ns)   --->   "%K_0_load_7 = load float* %K_0_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 784 'load' 'K_0_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 785 [1/2] (3.25ns)   --->   "%K_1_load_7 = load float* %K_1_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 785 'load' 'K_1_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 786 [1/2] (3.25ns)   --->   "%K_2_load_7 = load float* %K_2_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 786 'load' 'K_2_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 787 [1/2] (3.25ns)   --->   "%K_3_load_7 = load float* %K_3_addr_22, align 4" [flash_atten.cpp:89]   --->   Operation 787 'load' 'K_3_load_7' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 788 [1/1] (1.95ns)   --->   "%tmp_32 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_7, float %K_1_load_7, float %K_2_load_7, float %K_3_load_7, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 788 'mux' 'tmp_32' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [2/2] (3.25ns)   --->   "%Q_0_load_8 = load float* %Q_0_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 789 'load' 'Q_0_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 790 [2/2] (3.25ns)   --->   "%Q_1_load_8 = load float* %Q_1_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 790 'load' 'Q_1_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 791 [2/2] (3.25ns)   --->   "%Q_2_load_8 = load float* %Q_2_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 791 'load' 'Q_2_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 792 [2/2] (3.25ns)   --->   "%Q_3_load_8 = load float* %Q_3_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 792 'load' 'Q_3_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 793 [2/2] (3.25ns)   --->   "%K_0_load_8 = load float* %K_0_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 793 'load' 'K_0_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 794 [2/2] (3.25ns)   --->   "%K_1_load_8 = load float* %K_1_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 794 'load' 'K_1_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 795 [2/2] (3.25ns)   --->   "%K_2_load_8 = load float* %K_2_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 795 'load' 'K_2_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 796 [2/2] (3.25ns)   --->   "%K_3_load_8 = load float* %K_3_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 796 'load' 'K_3_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 797 [2/2] (3.25ns)   --->   "%Q_0_load_9 = load float* %Q_0_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 797 'load' 'Q_0_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 798 [2/2] (3.25ns)   --->   "%Q_1_load_9 = load float* %Q_1_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 798 'load' 'Q_1_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 799 [2/2] (3.25ns)   --->   "%Q_2_load_9 = load float* %Q_2_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 799 'load' 'Q_2_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 800 [2/2] (3.25ns)   --->   "%Q_3_load_9 = load float* %Q_3_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 800 'load' 'Q_3_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 801 [2/2] (3.25ns)   --->   "%K_0_load_9 = load float* %K_0_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 801 'load' 'K_0_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 802 [2/2] (3.25ns)   --->   "%K_1_load_9 = load float* %K_1_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 802 'load' 'K_1_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 803 [2/2] (3.25ns)   --->   "%K_2_load_9 = load float* %K_2_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 803 'load' 'K_2_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 804 [2/2] (3.25ns)   --->   "%K_3_load_9 = load float* %K_3_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 804 'load' 'K_3_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln89_10 = or i12 %tmp_90, 10" [flash_atten.cpp:89]   --->   Operation 805 'or' 'or_ln89_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln89_12 = zext i12 %or_ln89_10 to i64" [flash_atten.cpp:89]   --->   Operation 806 'zext' 'zext_ln89_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%K_0_addr_25 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_12" [flash_atten.cpp:89]   --->   Operation 807 'getelementptr' 'K_0_addr_25' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%or_ln89_11 = or i12 %tmp_90, 11" [flash_atten.cpp:89]   --->   Operation 808 'or' 'or_ln89_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln89_13 = zext i12 %or_ln89_11 to i64" [flash_atten.cpp:89]   --->   Operation 809 'zext' 'zext_ln89_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%K_0_addr_26 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_13" [flash_atten.cpp:89]   --->   Operation 810 'getelementptr' 'K_0_addr_26' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%K_1_addr_25 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_12" [flash_atten.cpp:89]   --->   Operation 811 'getelementptr' 'K_1_addr_25' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "%K_1_addr_26 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_13" [flash_atten.cpp:89]   --->   Operation 812 'getelementptr' 'K_1_addr_26' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 813 [1/1] (0.00ns)   --->   "%K_2_addr_25 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_12" [flash_atten.cpp:89]   --->   Operation 813 'getelementptr' 'K_2_addr_25' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 814 [1/1] (0.00ns)   --->   "%K_2_addr_26 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_13" [flash_atten.cpp:89]   --->   Operation 814 'getelementptr' 'K_2_addr_26' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 815 [1/1] (0.00ns)   --->   "%K_3_addr_25 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_12" [flash_atten.cpp:89]   --->   Operation 815 'getelementptr' 'K_3_addr_25' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%K_3_addr_26 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_13" [flash_atten.cpp:89]   --->   Operation 816 'getelementptr' 'K_3_addr_26' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_8 : Operation 817 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_17, %tmp_18" [flash_atten.cpp:89]   --->   Operation 817 'fmul' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 818 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_19, %tmp_20" [flash_atten.cpp:89]   --->   Operation 818 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 819 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_21, %tmp_22" [flash_atten.cpp:89]   --->   Operation 819 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 820 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_23, %tmp_24" [flash_atten.cpp:89]   --->   Operation 820 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [3/4] (5.70ns)   --->   "%tmp_4_4 = fmul float %tmp_25, %tmp_26" [flash_atten.cpp:89]   --->   Operation 821 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 822 [3/4] (5.70ns)   --->   "%tmp_4_5 = fmul float %tmp_27, %tmp_28" [flash_atten.cpp:89]   --->   Operation 822 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 823 [4/4] (5.70ns)   --->   "%tmp_4_6 = fmul float %tmp_29, %tmp_30" [flash_atten.cpp:89]   --->   Operation 823 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 824 [4/4] (5.70ns)   --->   "%tmp_4_7 = fmul float %tmp_31, %tmp_32" [flash_atten.cpp:89]   --->   Operation 824 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 825 [1/2] (3.25ns)   --->   "%Q_0_load_8 = load float* %Q_0_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 825 'load' 'Q_0_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 826 [1/2] (3.25ns)   --->   "%Q_1_load_8 = load float* %Q_1_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 826 'load' 'Q_1_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 827 [1/2] (3.25ns)   --->   "%Q_2_load_8 = load float* %Q_2_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 827 'load' 'Q_2_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 828 [1/2] (3.25ns)   --->   "%Q_3_load_8 = load float* %Q_3_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 828 'load' 'Q_3_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 829 [1/1] (1.95ns)   --->   "%tmp_33 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_8, float %Q_1_load_8, float %Q_2_load_8, float %Q_3_load_8, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 829 'mux' 'tmp_33' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 830 [1/2] (3.25ns)   --->   "%K_0_load_8 = load float* %K_0_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 830 'load' 'K_0_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 831 [1/2] (3.25ns)   --->   "%K_1_load_8 = load float* %K_1_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 831 'load' 'K_1_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 832 [1/2] (3.25ns)   --->   "%K_2_load_8 = load float* %K_2_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 832 'load' 'K_2_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 833 [1/2] (3.25ns)   --->   "%K_3_load_8 = load float* %K_3_addr_23, align 16" [flash_atten.cpp:89]   --->   Operation 833 'load' 'K_3_load_8' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 834 [1/1] (1.95ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_8, float %K_1_load_8, float %K_2_load_8, float %K_3_load_8, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 834 'mux' 'tmp_34' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 835 [1/2] (3.25ns)   --->   "%Q_0_load_9 = load float* %Q_0_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 835 'load' 'Q_0_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 836 [1/2] (3.25ns)   --->   "%Q_1_load_9 = load float* %Q_1_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 836 'load' 'Q_1_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 837 [1/2] (3.25ns)   --->   "%Q_2_load_9 = load float* %Q_2_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 837 'load' 'Q_2_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 838 [1/2] (3.25ns)   --->   "%Q_3_load_9 = load float* %Q_3_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 838 'load' 'Q_3_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 839 [1/1] (1.95ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_9, float %Q_1_load_9, float %Q_2_load_9, float %Q_3_load_9, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 839 'mux' 'tmp_35' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 840 [1/2] (3.25ns)   --->   "%K_0_load_9 = load float* %K_0_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 840 'load' 'K_0_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 841 [1/2] (3.25ns)   --->   "%K_1_load_9 = load float* %K_1_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 841 'load' 'K_1_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 842 [1/2] (3.25ns)   --->   "%K_2_load_9 = load float* %K_2_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 842 'load' 'K_2_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 843 [1/2] (3.25ns)   --->   "%K_3_load_9 = load float* %K_3_addr_24, align 4" [flash_atten.cpp:89]   --->   Operation 843 'load' 'K_3_load_9' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 844 [1/1] (1.95ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_9, float %K_1_load_9, float %K_2_load_9, float %K_3_load_9, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 844 'mux' 'tmp_36' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [2/2] (3.25ns)   --->   "%Q_0_load_10 = load float* %Q_0_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 845 'load' 'Q_0_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 846 [2/2] (3.25ns)   --->   "%Q_1_load_10 = load float* %Q_1_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 846 'load' 'Q_1_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 847 [2/2] (3.25ns)   --->   "%Q_2_load_10 = load float* %Q_2_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 847 'load' 'Q_2_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 848 [2/2] (3.25ns)   --->   "%Q_3_load_10 = load float* %Q_3_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 848 'load' 'Q_3_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 849 [2/2] (3.25ns)   --->   "%K_0_load_10 = load float* %K_0_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 849 'load' 'K_0_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 850 [2/2] (3.25ns)   --->   "%K_1_load_10 = load float* %K_1_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 850 'load' 'K_1_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 851 [2/2] (3.25ns)   --->   "%K_2_load_10 = load float* %K_2_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 851 'load' 'K_2_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 852 [2/2] (3.25ns)   --->   "%K_3_load_10 = load float* %K_3_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 852 'load' 'K_3_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 853 [2/2] (3.25ns)   --->   "%Q_0_load_11 = load float* %Q_0_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 853 'load' 'Q_0_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 854 [2/2] (3.25ns)   --->   "%Q_1_load_11 = load float* %Q_1_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 854 'load' 'Q_1_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 855 [2/2] (3.25ns)   --->   "%Q_2_load_11 = load float* %Q_2_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 855 'load' 'Q_2_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 856 [2/2] (3.25ns)   --->   "%Q_3_load_11 = load float* %Q_3_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 856 'load' 'Q_3_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 857 [2/2] (3.25ns)   --->   "%K_0_load_11 = load float* %K_0_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 857 'load' 'K_0_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 858 [2/2] (3.25ns)   --->   "%K_1_load_11 = load float* %K_1_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 858 'load' 'K_1_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 859 [2/2] (3.25ns)   --->   "%K_2_load_11 = load float* %K_2_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 859 'load' 'K_2_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 860 [2/2] (3.25ns)   --->   "%K_3_load_11 = load float* %K_3_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 860 'load' 'K_3_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln89_12 = or i12 %tmp_90, 12" [flash_atten.cpp:89]   --->   Operation 861 'or' 'or_ln89_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln89_14 = zext i12 %or_ln89_12 to i64" [flash_atten.cpp:89]   --->   Operation 862 'zext' 'zext_ln89_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 863 [1/1] (0.00ns)   --->   "%K_0_addr_27 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_14" [flash_atten.cpp:89]   --->   Operation 863 'getelementptr' 'K_0_addr_27' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 864 [1/1] (0.00ns)   --->   "%or_ln89_13 = or i12 %tmp_90, 13" [flash_atten.cpp:89]   --->   Operation 864 'or' 'or_ln89_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln89_15 = zext i12 %or_ln89_13 to i64" [flash_atten.cpp:89]   --->   Operation 865 'zext' 'zext_ln89_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 866 [1/1] (0.00ns)   --->   "%K_0_addr_28 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_15" [flash_atten.cpp:89]   --->   Operation 866 'getelementptr' 'K_0_addr_28' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 867 [1/1] (0.00ns)   --->   "%K_1_addr_27 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_14" [flash_atten.cpp:89]   --->   Operation 867 'getelementptr' 'K_1_addr_27' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 868 [1/1] (0.00ns)   --->   "%K_1_addr_28 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_15" [flash_atten.cpp:89]   --->   Operation 868 'getelementptr' 'K_1_addr_28' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 869 [1/1] (0.00ns)   --->   "%K_2_addr_27 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_14" [flash_atten.cpp:89]   --->   Operation 869 'getelementptr' 'K_2_addr_27' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 870 [1/1] (0.00ns)   --->   "%K_2_addr_28 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_15" [flash_atten.cpp:89]   --->   Operation 870 'getelementptr' 'K_2_addr_28' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 871 [1/1] (0.00ns)   --->   "%K_3_addr_27 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_14" [flash_atten.cpp:89]   --->   Operation 871 'getelementptr' 'K_3_addr_27' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 872 [1/1] (0.00ns)   --->   "%K_3_addr_28 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_15" [flash_atten.cpp:89]   --->   Operation 872 'getelementptr' 'K_3_addr_28' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_9 : Operation 873 [5/5] (7.25ns)   --->   "%dot_s = fadd float %tmp_4, 0.000000e+00" [flash_atten.cpp:89]   --->   Operation 873 'fadd' 'dot_s' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 874 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_21, %tmp_22" [flash_atten.cpp:89]   --->   Operation 874 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 875 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_23, %tmp_24" [flash_atten.cpp:89]   --->   Operation 875 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 876 [2/4] (5.70ns)   --->   "%tmp_4_4 = fmul float %tmp_25, %tmp_26" [flash_atten.cpp:89]   --->   Operation 876 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 877 [2/4] (5.70ns)   --->   "%tmp_4_5 = fmul float %tmp_27, %tmp_28" [flash_atten.cpp:89]   --->   Operation 877 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 878 [3/4] (5.70ns)   --->   "%tmp_4_6 = fmul float %tmp_29, %tmp_30" [flash_atten.cpp:89]   --->   Operation 878 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 879 [3/4] (5.70ns)   --->   "%tmp_4_7 = fmul float %tmp_31, %tmp_32" [flash_atten.cpp:89]   --->   Operation 879 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 880 [4/4] (5.70ns)   --->   "%tmp_4_8 = fmul float %tmp_33, %tmp_34" [flash_atten.cpp:89]   --->   Operation 880 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 881 [4/4] (5.70ns)   --->   "%tmp_4_9 = fmul float %tmp_35, %tmp_36" [flash_atten.cpp:89]   --->   Operation 881 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 882 [1/2] (3.25ns)   --->   "%Q_0_load_10 = load float* %Q_0_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 882 'load' 'Q_0_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 883 [1/2] (3.25ns)   --->   "%Q_1_load_10 = load float* %Q_1_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 883 'load' 'Q_1_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 884 [1/2] (3.25ns)   --->   "%Q_2_load_10 = load float* %Q_2_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 884 'load' 'Q_2_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 885 [1/2] (3.25ns)   --->   "%Q_3_load_10 = load float* %Q_3_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 885 'load' 'Q_3_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 886 [1/1] (1.95ns)   --->   "%tmp_37 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_10, float %Q_1_load_10, float %Q_2_load_10, float %Q_3_load_10, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 886 'mux' 'tmp_37' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 887 [1/2] (3.25ns)   --->   "%K_0_load_10 = load float* %K_0_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 887 'load' 'K_0_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 888 [1/2] (3.25ns)   --->   "%K_1_load_10 = load float* %K_1_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 888 'load' 'K_1_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 889 [1/2] (3.25ns)   --->   "%K_2_load_10 = load float* %K_2_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 889 'load' 'K_2_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 890 [1/2] (3.25ns)   --->   "%K_3_load_10 = load float* %K_3_addr_25, align 8" [flash_atten.cpp:89]   --->   Operation 890 'load' 'K_3_load_10' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 891 [1/1] (1.95ns)   --->   "%tmp_38 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_10, float %K_1_load_10, float %K_2_load_10, float %K_3_load_10, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 891 'mux' 'tmp_38' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 892 [1/2] (3.25ns)   --->   "%Q_0_load_11 = load float* %Q_0_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 892 'load' 'Q_0_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 893 [1/2] (3.25ns)   --->   "%Q_1_load_11 = load float* %Q_1_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 893 'load' 'Q_1_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 894 [1/2] (3.25ns)   --->   "%Q_2_load_11 = load float* %Q_2_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 894 'load' 'Q_2_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 895 [1/2] (3.25ns)   --->   "%Q_3_load_11 = load float* %Q_3_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 895 'load' 'Q_3_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 896 [1/1] (1.95ns)   --->   "%tmp_39 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_11, float %Q_1_load_11, float %Q_2_load_11, float %Q_3_load_11, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 896 'mux' 'tmp_39' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 897 [1/2] (3.25ns)   --->   "%K_0_load_11 = load float* %K_0_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 897 'load' 'K_0_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 898 [1/2] (3.25ns)   --->   "%K_1_load_11 = load float* %K_1_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 898 'load' 'K_1_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 899 [1/2] (3.25ns)   --->   "%K_2_load_11 = load float* %K_2_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 899 'load' 'K_2_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 900 [1/2] (3.25ns)   --->   "%K_3_load_11 = load float* %K_3_addr_26, align 4" [flash_atten.cpp:89]   --->   Operation 900 'load' 'K_3_load_11' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 901 [1/1] (1.95ns)   --->   "%tmp_40 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_11, float %K_1_load_11, float %K_2_load_11, float %K_3_load_11, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 901 'mux' 'tmp_40' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [2/2] (3.25ns)   --->   "%Q_0_load_12 = load float* %Q_0_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 902 'load' 'Q_0_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 903 [2/2] (3.25ns)   --->   "%Q_1_load_12 = load float* %Q_1_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 903 'load' 'Q_1_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 904 [2/2] (3.25ns)   --->   "%Q_2_load_12 = load float* %Q_2_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 904 'load' 'Q_2_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 905 [2/2] (3.25ns)   --->   "%Q_3_load_12 = load float* %Q_3_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 905 'load' 'Q_3_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 906 [2/2] (3.25ns)   --->   "%K_0_load_12 = load float* %K_0_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 906 'load' 'K_0_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 907 [2/2] (3.25ns)   --->   "%K_1_load_12 = load float* %K_1_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 907 'load' 'K_1_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 908 [2/2] (3.25ns)   --->   "%K_2_load_12 = load float* %K_2_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 908 'load' 'K_2_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 909 [2/2] (3.25ns)   --->   "%K_3_load_12 = load float* %K_3_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 909 'load' 'K_3_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 910 [2/2] (3.25ns)   --->   "%Q_0_load_13 = load float* %Q_0_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 910 'load' 'Q_0_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 911 [2/2] (3.25ns)   --->   "%Q_1_load_13 = load float* %Q_1_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 911 'load' 'Q_1_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 912 [2/2] (3.25ns)   --->   "%Q_2_load_13 = load float* %Q_2_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 912 'load' 'Q_2_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 913 [2/2] (3.25ns)   --->   "%Q_3_load_13 = load float* %Q_3_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 913 'load' 'Q_3_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 914 [2/2] (3.25ns)   --->   "%K_0_load_13 = load float* %K_0_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 914 'load' 'K_0_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 915 [2/2] (3.25ns)   --->   "%K_1_load_13 = load float* %K_1_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 915 'load' 'K_1_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 916 [2/2] (3.25ns)   --->   "%K_2_load_13 = load float* %K_2_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 916 'load' 'K_2_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 917 [2/2] (3.25ns)   --->   "%K_3_load_13 = load float* %K_3_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 917 'load' 'K_3_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln89_14 = or i12 %tmp_90, 14" [flash_atten.cpp:89]   --->   Operation 918 'or' 'or_ln89_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln89_16 = zext i12 %or_ln89_14 to i64" [flash_atten.cpp:89]   --->   Operation 919 'zext' 'zext_ln89_16' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 920 [1/1] (0.00ns)   --->   "%K_0_addr_29 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_16" [flash_atten.cpp:89]   --->   Operation 920 'getelementptr' 'K_0_addr_29' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 921 [1/1] (0.00ns)   --->   "%or_ln89_15 = or i12 %tmp_90, 15" [flash_atten.cpp:89]   --->   Operation 921 'or' 'or_ln89_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln89_17 = zext i12 %or_ln89_15 to i64" [flash_atten.cpp:89]   --->   Operation 922 'zext' 'zext_ln89_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 923 [1/1] (0.00ns)   --->   "%K_0_addr_30 = getelementptr [1024 x float]* @K_0, i64 0, i64 %zext_ln89_17" [flash_atten.cpp:89]   --->   Operation 923 'getelementptr' 'K_0_addr_30' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 924 [1/1] (0.00ns)   --->   "%K_1_addr_29 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_16" [flash_atten.cpp:89]   --->   Operation 924 'getelementptr' 'K_1_addr_29' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 925 [1/1] (0.00ns)   --->   "%K_1_addr_30 = getelementptr [1024 x float]* @K_1, i64 0, i64 %zext_ln89_17" [flash_atten.cpp:89]   --->   Operation 925 'getelementptr' 'K_1_addr_30' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 926 [1/1] (0.00ns)   --->   "%K_2_addr_29 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_16" [flash_atten.cpp:89]   --->   Operation 926 'getelementptr' 'K_2_addr_29' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 927 [1/1] (0.00ns)   --->   "%K_2_addr_30 = getelementptr [1024 x float]* @K_2, i64 0, i64 %zext_ln89_17" [flash_atten.cpp:89]   --->   Operation 927 'getelementptr' 'K_2_addr_30' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 928 [1/1] (0.00ns)   --->   "%K_3_addr_29 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_16" [flash_atten.cpp:89]   --->   Operation 928 'getelementptr' 'K_3_addr_29' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 929 [1/1] (0.00ns)   --->   "%K_3_addr_30 = getelementptr [1024 x float]* @K_3, i64 0, i64 %zext_ln89_17" [flash_atten.cpp:89]   --->   Operation 929 'getelementptr' 'K_3_addr_30' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_10 : Operation 930 [4/5] (7.25ns)   --->   "%dot_s = fadd float %tmp_4, 0.000000e+00" [flash_atten.cpp:89]   --->   Operation 930 'fadd' 'dot_s' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 931 [1/4] (5.70ns)   --->   "%tmp_4_4 = fmul float %tmp_25, %tmp_26" [flash_atten.cpp:89]   --->   Operation 931 'fmul' 'tmp_4_4' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 932 [1/4] (5.70ns)   --->   "%tmp_4_5 = fmul float %tmp_27, %tmp_28" [flash_atten.cpp:89]   --->   Operation 932 'fmul' 'tmp_4_5' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 933 [2/4] (5.70ns)   --->   "%tmp_4_6 = fmul float %tmp_29, %tmp_30" [flash_atten.cpp:89]   --->   Operation 933 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 934 [2/4] (5.70ns)   --->   "%tmp_4_7 = fmul float %tmp_31, %tmp_32" [flash_atten.cpp:89]   --->   Operation 934 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 935 [3/4] (5.70ns)   --->   "%tmp_4_8 = fmul float %tmp_33, %tmp_34" [flash_atten.cpp:89]   --->   Operation 935 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 936 [3/4] (5.70ns)   --->   "%tmp_4_9 = fmul float %tmp_35, %tmp_36" [flash_atten.cpp:89]   --->   Operation 936 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 937 [4/4] (5.70ns)   --->   "%tmp_4_s = fmul float %tmp_37, %tmp_38" [flash_atten.cpp:89]   --->   Operation 937 'fmul' 'tmp_4_s' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 938 [4/4] (5.70ns)   --->   "%tmp_4_10 = fmul float %tmp_39, %tmp_40" [flash_atten.cpp:89]   --->   Operation 938 'fmul' 'tmp_4_10' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 939 [1/2] (3.25ns)   --->   "%Q_0_load_12 = load float* %Q_0_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 939 'load' 'Q_0_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 940 [1/2] (3.25ns)   --->   "%Q_1_load_12 = load float* %Q_1_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 940 'load' 'Q_1_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 941 [1/2] (3.25ns)   --->   "%Q_2_load_12 = load float* %Q_2_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 941 'load' 'Q_2_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 942 [1/2] (3.25ns)   --->   "%Q_3_load_12 = load float* %Q_3_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 942 'load' 'Q_3_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 943 [1/1] (1.95ns)   --->   "%tmp_41 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_12, float %Q_1_load_12, float %Q_2_load_12, float %Q_3_load_12, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 943 'mux' 'tmp_41' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 944 [1/2] (3.25ns)   --->   "%K_0_load_12 = load float* %K_0_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 944 'load' 'K_0_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 945 [1/2] (3.25ns)   --->   "%K_1_load_12 = load float* %K_1_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 945 'load' 'K_1_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 946 [1/2] (3.25ns)   --->   "%K_2_load_12 = load float* %K_2_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 946 'load' 'K_2_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 947 [1/2] (3.25ns)   --->   "%K_3_load_12 = load float* %K_3_addr_27, align 16" [flash_atten.cpp:89]   --->   Operation 947 'load' 'K_3_load_12' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 948 [1/1] (1.95ns)   --->   "%tmp_42 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_12, float %K_1_load_12, float %K_2_load_12, float %K_3_load_12, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 948 'mux' 'tmp_42' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 949 [1/2] (3.25ns)   --->   "%Q_0_load_13 = load float* %Q_0_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 949 'load' 'Q_0_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 950 [1/2] (3.25ns)   --->   "%Q_1_load_13 = load float* %Q_1_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 950 'load' 'Q_1_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 951 [1/2] (3.25ns)   --->   "%Q_2_load_13 = load float* %Q_2_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 951 'load' 'Q_2_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 952 [1/2] (3.25ns)   --->   "%Q_3_load_13 = load float* %Q_3_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 952 'load' 'Q_3_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 953 [1/1] (1.95ns)   --->   "%tmp_43 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_13, float %Q_1_load_13, float %Q_2_load_13, float %Q_3_load_13, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 953 'mux' 'tmp_43' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 954 [1/2] (3.25ns)   --->   "%K_0_load_13 = load float* %K_0_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 954 'load' 'K_0_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 955 [1/2] (3.25ns)   --->   "%K_1_load_13 = load float* %K_1_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 955 'load' 'K_1_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 956 [1/2] (3.25ns)   --->   "%K_2_load_13 = load float* %K_2_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 956 'load' 'K_2_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 957 [1/2] (3.25ns)   --->   "%K_3_load_13 = load float* %K_3_addr_28, align 4" [flash_atten.cpp:89]   --->   Operation 957 'load' 'K_3_load_13' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 958 [1/1] (1.95ns)   --->   "%tmp_44 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_13, float %K_1_load_13, float %K_2_load_13, float %K_3_load_13, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 958 'mux' 'tmp_44' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 959 [2/2] (3.25ns)   --->   "%Q_0_load_14 = load float* %Q_0_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 959 'load' 'Q_0_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 960 [2/2] (3.25ns)   --->   "%Q_1_load_14 = load float* %Q_1_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 960 'load' 'Q_1_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 961 [2/2] (3.25ns)   --->   "%Q_2_load_14 = load float* %Q_2_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 961 'load' 'Q_2_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 962 [2/2] (3.25ns)   --->   "%Q_3_load_14 = load float* %Q_3_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 962 'load' 'Q_3_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 963 [2/2] (3.25ns)   --->   "%K_0_load_14 = load float* %K_0_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 963 'load' 'K_0_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 964 [2/2] (3.25ns)   --->   "%K_1_load_14 = load float* %K_1_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 964 'load' 'K_1_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 965 [2/2] (3.25ns)   --->   "%K_2_load_14 = load float* %K_2_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 965 'load' 'K_2_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 966 [2/2] (3.25ns)   --->   "%K_3_load_14 = load float* %K_3_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 966 'load' 'K_3_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 967 [2/2] (3.25ns)   --->   "%Q_0_load_15 = load float* %Q_0_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 967 'load' 'Q_0_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 968 [2/2] (3.25ns)   --->   "%Q_1_load_15 = load float* %Q_1_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 968 'load' 'Q_1_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 969 [2/2] (3.25ns)   --->   "%Q_2_load_15 = load float* %Q_2_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 969 'load' 'Q_2_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 970 [2/2] (3.25ns)   --->   "%Q_3_load_15 = load float* %Q_3_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 970 'load' 'Q_3_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 971 [2/2] (3.25ns)   --->   "%K_0_load_15 = load float* %K_0_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 971 'load' 'K_0_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 972 [2/2] (3.25ns)   --->   "%K_1_load_15 = load float* %K_1_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 972 'load' 'K_1_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 973 [2/2] (3.25ns)   --->   "%K_2_load_15 = load float* %K_2_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 973 'load' 'K_2_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 974 [2/2] (3.25ns)   --->   "%K_3_load_15 = load float* %K_3_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 974 'load' 'K_3_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 975 [3/5] (7.25ns)   --->   "%dot_s = fadd float %tmp_4, 0.000000e+00" [flash_atten.cpp:89]   --->   Operation 975 'fadd' 'dot_s' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 976 [1/4] (5.70ns)   --->   "%tmp_4_6 = fmul float %tmp_29, %tmp_30" [flash_atten.cpp:89]   --->   Operation 976 'fmul' 'tmp_4_6' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 977 [1/4] (5.70ns)   --->   "%tmp_4_7 = fmul float %tmp_31, %tmp_32" [flash_atten.cpp:89]   --->   Operation 977 'fmul' 'tmp_4_7' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 978 [2/4] (5.70ns)   --->   "%tmp_4_8 = fmul float %tmp_33, %tmp_34" [flash_atten.cpp:89]   --->   Operation 978 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 979 [2/4] (5.70ns)   --->   "%tmp_4_9 = fmul float %tmp_35, %tmp_36" [flash_atten.cpp:89]   --->   Operation 979 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 980 [3/4] (5.70ns)   --->   "%tmp_4_s = fmul float %tmp_37, %tmp_38" [flash_atten.cpp:89]   --->   Operation 980 'fmul' 'tmp_4_s' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 981 [3/4] (5.70ns)   --->   "%tmp_4_10 = fmul float %tmp_39, %tmp_40" [flash_atten.cpp:89]   --->   Operation 981 'fmul' 'tmp_4_10' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 982 [4/4] (5.70ns)   --->   "%tmp_4_11 = fmul float %tmp_41, %tmp_42" [flash_atten.cpp:89]   --->   Operation 982 'fmul' 'tmp_4_11' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 983 [4/4] (5.70ns)   --->   "%tmp_4_12 = fmul float %tmp_43, %tmp_44" [flash_atten.cpp:89]   --->   Operation 983 'fmul' 'tmp_4_12' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 984 [1/2] (3.25ns)   --->   "%Q_0_load_14 = load float* %Q_0_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 984 'load' 'Q_0_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 985 [1/2] (3.25ns)   --->   "%Q_1_load_14 = load float* %Q_1_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 985 'load' 'Q_1_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 986 [1/2] (3.25ns)   --->   "%Q_2_load_14 = load float* %Q_2_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 986 'load' 'Q_2_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 987 [1/2] (3.25ns)   --->   "%Q_3_load_14 = load float* %Q_3_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 987 'load' 'Q_3_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 988 [1/1] (1.95ns)   --->   "%tmp_45 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_14, float %Q_1_load_14, float %Q_2_load_14, float %Q_3_load_14, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 988 'mux' 'tmp_45' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 989 [1/2] (3.25ns)   --->   "%K_0_load_14 = load float* %K_0_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 989 'load' 'K_0_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 990 [1/2] (3.25ns)   --->   "%K_1_load_14 = load float* %K_1_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 990 'load' 'K_1_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 991 [1/2] (3.25ns)   --->   "%K_2_load_14 = load float* %K_2_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 991 'load' 'K_2_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 992 [1/2] (3.25ns)   --->   "%K_3_load_14 = load float* %K_3_addr_29, align 8" [flash_atten.cpp:89]   --->   Operation 992 'load' 'K_3_load_14' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 993 [1/1] (1.95ns)   --->   "%tmp_46 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_14, float %K_1_load_14, float %K_2_load_14, float %K_3_load_14, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 993 'mux' 'tmp_46' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 994 [1/2] (3.25ns)   --->   "%Q_0_load_15 = load float* %Q_0_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 994 'load' 'Q_0_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 995 [1/2] (3.25ns)   --->   "%Q_1_load_15 = load float* %Q_1_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 995 'load' 'Q_1_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 996 [1/2] (3.25ns)   --->   "%Q_2_load_15 = load float* %Q_2_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 996 'load' 'Q_2_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 997 [1/2] (3.25ns)   --->   "%Q_3_load_15 = load float* %Q_3_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 997 'load' 'Q_3_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 998 [1/1] (1.95ns)   --->   "%tmp_47 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %Q_0_load_15, float %Q_1_load_15, float %Q_2_load_15, float %Q_3_load_15, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 998 'mux' 'tmp_47' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 999 [1/2] (3.25ns)   --->   "%K_0_load_15 = load float* %K_0_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 999 'load' 'K_0_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1000 [1/2] (3.25ns)   --->   "%K_1_load_15 = load float* %K_1_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 1000 'load' 'K_1_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1001 [1/2] (3.25ns)   --->   "%K_2_load_15 = load float* %K_2_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 1001 'load' 'K_2_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1002 [1/2] (3.25ns)   --->   "%K_3_load_15 = load float* %K_3_addr_30, align 4" [flash_atten.cpp:89]   --->   Operation 1002 'load' 'K_3_load_15' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1003 [1/1] (1.95ns)   --->   "%tmp_50 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %K_0_load_15, float %K_1_load_15, float %K_2_load_15, float %K_3_load_15, i2 %select_ln89_4)" [flash_atten.cpp:89]   --->   Operation 1003 'mux' 'tmp_50' <Predicate = (!icmp_ln84)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 1004 [2/5] (7.25ns)   --->   "%dot_s = fadd float %tmp_4, 0.000000e+00" [flash_atten.cpp:89]   --->   Operation 1004 'fadd' 'dot_s' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1005 [1/4] (5.70ns)   --->   "%tmp_4_8 = fmul float %tmp_33, %tmp_34" [flash_atten.cpp:89]   --->   Operation 1005 'fmul' 'tmp_4_8' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1006 [1/4] (5.70ns)   --->   "%tmp_4_9 = fmul float %tmp_35, %tmp_36" [flash_atten.cpp:89]   --->   Operation 1006 'fmul' 'tmp_4_9' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1007 [2/4] (5.70ns)   --->   "%tmp_4_s = fmul float %tmp_37, %tmp_38" [flash_atten.cpp:89]   --->   Operation 1007 'fmul' 'tmp_4_s' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1008 [2/4] (5.70ns)   --->   "%tmp_4_10 = fmul float %tmp_39, %tmp_40" [flash_atten.cpp:89]   --->   Operation 1008 'fmul' 'tmp_4_10' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1009 [3/4] (5.70ns)   --->   "%tmp_4_11 = fmul float %tmp_41, %tmp_42" [flash_atten.cpp:89]   --->   Operation 1009 'fmul' 'tmp_4_11' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1010 [3/4] (5.70ns)   --->   "%tmp_4_12 = fmul float %tmp_43, %tmp_44" [flash_atten.cpp:89]   --->   Operation 1010 'fmul' 'tmp_4_12' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1011 [4/4] (5.70ns)   --->   "%tmp_4_13 = fmul float %tmp_45, %tmp_46" [flash_atten.cpp:89]   --->   Operation 1011 'fmul' 'tmp_4_13' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1012 [4/4] (5.70ns)   --->   "%tmp_4_14 = fmul float %tmp_47, %tmp_50" [flash_atten.cpp:89]   --->   Operation 1012 'fmul' 'tmp_4_14' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 1013 [1/5] (7.25ns)   --->   "%dot_s = fadd float %tmp_4, 0.000000e+00" [flash_atten.cpp:89]   --->   Operation 1013 'fadd' 'dot_s' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/4] (5.70ns)   --->   "%tmp_4_s = fmul float %tmp_37, %tmp_38" [flash_atten.cpp:89]   --->   Operation 1014 'fmul' 'tmp_4_s' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1015 [1/4] (5.70ns)   --->   "%tmp_4_10 = fmul float %tmp_39, %tmp_40" [flash_atten.cpp:89]   --->   Operation 1015 'fmul' 'tmp_4_10' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1016 [2/4] (5.70ns)   --->   "%tmp_4_11 = fmul float %tmp_41, %tmp_42" [flash_atten.cpp:89]   --->   Operation 1016 'fmul' 'tmp_4_11' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1017 [2/4] (5.70ns)   --->   "%tmp_4_12 = fmul float %tmp_43, %tmp_44" [flash_atten.cpp:89]   --->   Operation 1017 'fmul' 'tmp_4_12' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1018 [3/4] (5.70ns)   --->   "%tmp_4_13 = fmul float %tmp_45, %tmp_46" [flash_atten.cpp:89]   --->   Operation 1018 'fmul' 'tmp_4_13' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1019 [3/4] (5.70ns)   --->   "%tmp_4_14 = fmul float %tmp_47, %tmp_50" [flash_atten.cpp:89]   --->   Operation 1019 'fmul' 'tmp_4_14' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 1020 [5/5] (7.25ns)   --->   "%dot_1 = fadd float %dot_s, %tmp_4_1" [flash_atten.cpp:89]   --->   Operation 1020 'fadd' 'dot_1' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1021 [1/4] (5.70ns)   --->   "%tmp_4_11 = fmul float %tmp_41, %tmp_42" [flash_atten.cpp:89]   --->   Operation 1021 'fmul' 'tmp_4_11' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/4] (5.70ns)   --->   "%tmp_4_12 = fmul float %tmp_43, %tmp_44" [flash_atten.cpp:89]   --->   Operation 1022 'fmul' 'tmp_4_12' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1023 [2/4] (5.70ns)   --->   "%tmp_4_13 = fmul float %tmp_45, %tmp_46" [flash_atten.cpp:89]   --->   Operation 1023 'fmul' 'tmp_4_13' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1024 [2/4] (5.70ns)   --->   "%tmp_4_14 = fmul float %tmp_47, %tmp_50" [flash_atten.cpp:89]   --->   Operation 1024 'fmul' 'tmp_4_14' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 1025 [4/5] (7.25ns)   --->   "%dot_1 = fadd float %dot_s, %tmp_4_1" [flash_atten.cpp:89]   --->   Operation 1025 'fadd' 'dot_1' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1026 [1/4] (5.70ns)   --->   "%tmp_4_13 = fmul float %tmp_45, %tmp_46" [flash_atten.cpp:89]   --->   Operation 1026 'fmul' 'tmp_4_13' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1027 [1/4] (5.70ns)   --->   "%tmp_4_14 = fmul float %tmp_47, %tmp_50" [flash_atten.cpp:89]   --->   Operation 1027 'fmul' 'tmp_4_14' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 1028 [3/5] (7.25ns)   --->   "%dot_1 = fadd float %dot_s, %tmp_4_1" [flash_atten.cpp:89]   --->   Operation 1028 'fadd' 'dot_1' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 1029 [2/5] (7.25ns)   --->   "%dot_1 = fadd float %dot_s, %tmp_4_1" [flash_atten.cpp:89]   --->   Operation 1029 'fadd' 'dot_1' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 1030 [1/5] (7.25ns)   --->   "%dot_1 = fadd float %dot_s, %tmp_4_1" [flash_atten.cpp:89]   --->   Operation 1030 'fadd' 'dot_1' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 1031 [5/5] (7.25ns)   --->   "%dot_2 = fadd float %dot_1, %tmp_4_2" [flash_atten.cpp:89]   --->   Operation 1031 'fadd' 'dot_2' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 1032 [4/5] (7.25ns)   --->   "%dot_2 = fadd float %dot_1, %tmp_4_2" [flash_atten.cpp:89]   --->   Operation 1032 'fadd' 'dot_2' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 1033 [3/5] (7.25ns)   --->   "%dot_2 = fadd float %dot_1, %tmp_4_2" [flash_atten.cpp:89]   --->   Operation 1033 'fadd' 'dot_2' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 1034 [2/5] (7.25ns)   --->   "%dot_2 = fadd float %dot_1, %tmp_4_2" [flash_atten.cpp:89]   --->   Operation 1034 'fadd' 'dot_2' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 1035 [1/5] (7.25ns)   --->   "%dot_2 = fadd float %dot_1, %tmp_4_2" [flash_atten.cpp:89]   --->   Operation 1035 'fadd' 'dot_2' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 1036 [5/5] (7.25ns)   --->   "%dot_3 = fadd float %dot_2, %tmp_4_3" [flash_atten.cpp:89]   --->   Operation 1036 'fadd' 'dot_3' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 1037 [4/5] (7.25ns)   --->   "%dot_3 = fadd float %dot_2, %tmp_4_3" [flash_atten.cpp:89]   --->   Operation 1037 'fadd' 'dot_3' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 1038 [3/5] (7.25ns)   --->   "%dot_3 = fadd float %dot_2, %tmp_4_3" [flash_atten.cpp:89]   --->   Operation 1038 'fadd' 'dot_3' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 1039 [2/5] (7.25ns)   --->   "%dot_3 = fadd float %dot_2, %tmp_4_3" [flash_atten.cpp:89]   --->   Operation 1039 'fadd' 'dot_3' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 1040 [1/5] (7.25ns)   --->   "%dot_3 = fadd float %dot_2, %tmp_4_3" [flash_atten.cpp:89]   --->   Operation 1040 'fadd' 'dot_3' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 1041 [5/5] (7.25ns)   --->   "%dot_4 = fadd float %dot_3, %tmp_4_4" [flash_atten.cpp:89]   --->   Operation 1041 'fadd' 'dot_4' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 1042 [4/5] (7.25ns)   --->   "%dot_4 = fadd float %dot_3, %tmp_4_4" [flash_atten.cpp:89]   --->   Operation 1042 'fadd' 'dot_4' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 1043 [3/5] (7.25ns)   --->   "%dot_4 = fadd float %dot_3, %tmp_4_4" [flash_atten.cpp:89]   --->   Operation 1043 'fadd' 'dot_4' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 1044 [2/5] (7.25ns)   --->   "%dot_4 = fadd float %dot_3, %tmp_4_4" [flash_atten.cpp:89]   --->   Operation 1044 'fadd' 'dot_4' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 1045 [1/5] (7.25ns)   --->   "%dot_4 = fadd float %dot_3, %tmp_4_4" [flash_atten.cpp:89]   --->   Operation 1045 'fadd' 'dot_4' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 1046 [5/5] (7.25ns)   --->   "%dot_5 = fadd float %dot_4, %tmp_4_5" [flash_atten.cpp:89]   --->   Operation 1046 'fadd' 'dot_5' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 1047 [4/5] (7.25ns)   --->   "%dot_5 = fadd float %dot_4, %tmp_4_5" [flash_atten.cpp:89]   --->   Operation 1047 'fadd' 'dot_5' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 1048 [3/5] (7.25ns)   --->   "%dot_5 = fadd float %dot_4, %tmp_4_5" [flash_atten.cpp:89]   --->   Operation 1048 'fadd' 'dot_5' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 1049 [2/5] (7.25ns)   --->   "%dot_5 = fadd float %dot_4, %tmp_4_5" [flash_atten.cpp:89]   --->   Operation 1049 'fadd' 'dot_5' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 1050 [1/5] (7.25ns)   --->   "%dot_5 = fadd float %dot_4, %tmp_4_5" [flash_atten.cpp:89]   --->   Operation 1050 'fadd' 'dot_5' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 1051 [5/5] (7.25ns)   --->   "%dot_6 = fadd float %dot_5, %tmp_4_6" [flash_atten.cpp:89]   --->   Operation 1051 'fadd' 'dot_6' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 1052 [4/5] (7.25ns)   --->   "%dot_6 = fadd float %dot_5, %tmp_4_6" [flash_atten.cpp:89]   --->   Operation 1052 'fadd' 'dot_6' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 1053 [3/5] (7.25ns)   --->   "%dot_6 = fadd float %dot_5, %tmp_4_6" [flash_atten.cpp:89]   --->   Operation 1053 'fadd' 'dot_6' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 1054 [2/5] (7.25ns)   --->   "%dot_6 = fadd float %dot_5, %tmp_4_6" [flash_atten.cpp:89]   --->   Operation 1054 'fadd' 'dot_6' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 1055 [1/5] (7.25ns)   --->   "%dot_6 = fadd float %dot_5, %tmp_4_6" [flash_atten.cpp:89]   --->   Operation 1055 'fadd' 'dot_6' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 1056 [5/5] (7.25ns)   --->   "%dot_7 = fadd float %dot_6, %tmp_4_7" [flash_atten.cpp:89]   --->   Operation 1056 'fadd' 'dot_7' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 1057 [4/5] (7.25ns)   --->   "%dot_7 = fadd float %dot_6, %tmp_4_7" [flash_atten.cpp:89]   --->   Operation 1057 'fadd' 'dot_7' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 1058 [3/5] (7.25ns)   --->   "%dot_7 = fadd float %dot_6, %tmp_4_7" [flash_atten.cpp:89]   --->   Operation 1058 'fadd' 'dot_7' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 1059 [2/5] (7.25ns)   --->   "%dot_7 = fadd float %dot_6, %tmp_4_7" [flash_atten.cpp:89]   --->   Operation 1059 'fadd' 'dot_7' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 1060 [1/5] (7.25ns)   --->   "%dot_7 = fadd float %dot_6, %tmp_4_7" [flash_atten.cpp:89]   --->   Operation 1060 'fadd' 'dot_7' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 1061 [5/5] (7.25ns)   --->   "%dot_8 = fadd float %dot_7, %tmp_4_8" [flash_atten.cpp:89]   --->   Operation 1061 'fadd' 'dot_8' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 1062 [4/5] (7.25ns)   --->   "%dot_8 = fadd float %dot_7, %tmp_4_8" [flash_atten.cpp:89]   --->   Operation 1062 'fadd' 'dot_8' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 1063 [3/5] (7.25ns)   --->   "%dot_8 = fadd float %dot_7, %tmp_4_8" [flash_atten.cpp:89]   --->   Operation 1063 'fadd' 'dot_8' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 1064 [2/5] (7.25ns)   --->   "%dot_8 = fadd float %dot_7, %tmp_4_8" [flash_atten.cpp:89]   --->   Operation 1064 'fadd' 'dot_8' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 1065 [1/5] (7.25ns)   --->   "%dot_8 = fadd float %dot_7, %tmp_4_8" [flash_atten.cpp:89]   --->   Operation 1065 'fadd' 'dot_8' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 1066 [5/5] (7.25ns)   --->   "%dot_9 = fadd float %dot_8, %tmp_4_9" [flash_atten.cpp:89]   --->   Operation 1066 'fadd' 'dot_9' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 1067 [4/5] (7.25ns)   --->   "%dot_9 = fadd float %dot_8, %tmp_4_9" [flash_atten.cpp:89]   --->   Operation 1067 'fadd' 'dot_9' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 1068 [3/5] (7.25ns)   --->   "%dot_9 = fadd float %dot_8, %tmp_4_9" [flash_atten.cpp:89]   --->   Operation 1068 'fadd' 'dot_9' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 1069 [2/5] (7.25ns)   --->   "%dot_9 = fadd float %dot_8, %tmp_4_9" [flash_atten.cpp:89]   --->   Operation 1069 'fadd' 'dot_9' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 1070 [1/5] (7.25ns)   --->   "%dot_9 = fadd float %dot_8, %tmp_4_9" [flash_atten.cpp:89]   --->   Operation 1070 'fadd' 'dot_9' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 1071 [5/5] (7.25ns)   --->   "%dot_10 = fadd float %dot_9, %tmp_4_s" [flash_atten.cpp:89]   --->   Operation 1071 'fadd' 'dot_10' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 1072 [4/5] (7.25ns)   --->   "%dot_10 = fadd float %dot_9, %tmp_4_s" [flash_atten.cpp:89]   --->   Operation 1072 'fadd' 'dot_10' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 1073 [3/5] (7.25ns)   --->   "%dot_10 = fadd float %dot_9, %tmp_4_s" [flash_atten.cpp:89]   --->   Operation 1073 'fadd' 'dot_10' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 1074 [2/5] (7.25ns)   --->   "%dot_10 = fadd float %dot_9, %tmp_4_s" [flash_atten.cpp:89]   --->   Operation 1074 'fadd' 'dot_10' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 1075 [1/5] (7.25ns)   --->   "%dot_10 = fadd float %dot_9, %tmp_4_s" [flash_atten.cpp:89]   --->   Operation 1075 'fadd' 'dot_10' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 1076 [5/5] (7.25ns)   --->   "%dot_11 = fadd float %dot_10, %tmp_4_10" [flash_atten.cpp:89]   --->   Operation 1076 'fadd' 'dot_11' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 1077 [4/5] (7.25ns)   --->   "%dot_11 = fadd float %dot_10, %tmp_4_10" [flash_atten.cpp:89]   --->   Operation 1077 'fadd' 'dot_11' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 1078 [3/5] (7.25ns)   --->   "%dot_11 = fadd float %dot_10, %tmp_4_10" [flash_atten.cpp:89]   --->   Operation 1078 'fadd' 'dot_11' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 1079 [2/5] (7.25ns)   --->   "%dot_11 = fadd float %dot_10, %tmp_4_10" [flash_atten.cpp:89]   --->   Operation 1079 'fadd' 'dot_11' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 1080 [1/5] (7.25ns)   --->   "%dot_11 = fadd float %dot_10, %tmp_4_10" [flash_atten.cpp:89]   --->   Operation 1080 'fadd' 'dot_11' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 1081 [5/5] (7.25ns)   --->   "%dot_12 = fadd float %dot_11, %tmp_4_11" [flash_atten.cpp:89]   --->   Operation 1081 'fadd' 'dot_12' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 1082 [4/5] (7.25ns)   --->   "%dot_12 = fadd float %dot_11, %tmp_4_11" [flash_atten.cpp:89]   --->   Operation 1082 'fadd' 'dot_12' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 1083 [3/5] (7.25ns)   --->   "%dot_12 = fadd float %dot_11, %tmp_4_11" [flash_atten.cpp:89]   --->   Operation 1083 'fadd' 'dot_12' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 1084 [2/5] (7.25ns)   --->   "%dot_12 = fadd float %dot_11, %tmp_4_11" [flash_atten.cpp:89]   --->   Operation 1084 'fadd' 'dot_12' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 1085 [1/5] (7.25ns)   --->   "%dot_12 = fadd float %dot_11, %tmp_4_11" [flash_atten.cpp:89]   --->   Operation 1085 'fadd' 'dot_12' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 1086 [5/5] (7.25ns)   --->   "%dot_13 = fadd float %dot_12, %tmp_4_12" [flash_atten.cpp:89]   --->   Operation 1086 'fadd' 'dot_13' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 1087 [4/5] (7.25ns)   --->   "%dot_13 = fadd float %dot_12, %tmp_4_12" [flash_atten.cpp:89]   --->   Operation 1087 'fadd' 'dot_13' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 1088 [3/5] (7.25ns)   --->   "%dot_13 = fadd float %dot_12, %tmp_4_12" [flash_atten.cpp:89]   --->   Operation 1088 'fadd' 'dot_13' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 1089 [2/5] (7.25ns)   --->   "%dot_13 = fadd float %dot_12, %tmp_4_12" [flash_atten.cpp:89]   --->   Operation 1089 'fadd' 'dot_13' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 1090 [1/5] (7.25ns)   --->   "%dot_13 = fadd float %dot_12, %tmp_4_12" [flash_atten.cpp:89]   --->   Operation 1090 'fadd' 'dot_13' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 1091 [5/5] (7.25ns)   --->   "%dot_14 = fadd float %dot_13, %tmp_4_13" [flash_atten.cpp:89]   --->   Operation 1091 'fadd' 'dot_14' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 1092 [4/5] (7.25ns)   --->   "%dot_14 = fadd float %dot_13, %tmp_4_13" [flash_atten.cpp:89]   --->   Operation 1092 'fadd' 'dot_14' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 1093 [3/5] (7.25ns)   --->   "%dot_14 = fadd float %dot_13, %tmp_4_13" [flash_atten.cpp:89]   --->   Operation 1093 'fadd' 'dot_14' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 1094 [2/5] (7.25ns)   --->   "%dot_14 = fadd float %dot_13, %tmp_4_13" [flash_atten.cpp:89]   --->   Operation 1094 'fadd' 'dot_14' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 1095 [1/5] (7.25ns)   --->   "%dot_14 = fadd float %dot_13, %tmp_4_13" [flash_atten.cpp:89]   --->   Operation 1095 'fadd' 'dot_14' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 1096 [5/5] (7.25ns)   --->   "%dot_15 = fadd float %dot_14, %tmp_4_14" [flash_atten.cpp:89]   --->   Operation 1096 'fadd' 'dot_15' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 1097 [1/1] (0.00ns)   --->   "%attn_row_15_3 = phi float [ %attn_row_15_2, %.preheader3.preheader ], [ %attn_row_15_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1097 'phi' 'attn_row_15_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1098 [1/1] (0.00ns)   --->   "%attn_row_14_3 = phi float [ %attn_row_14_2, %.preheader3.preheader ], [ %attn_row_14_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1098 'phi' 'attn_row_14_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1099 [1/1] (0.00ns)   --->   "%attn_row_13_3 = phi float [ %attn_row_13_2, %.preheader3.preheader ], [ %attn_row_13_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1099 'phi' 'attn_row_13_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1100 [1/1] (0.00ns)   --->   "%attn_row_12_3 = phi float [ %attn_row_12_2, %.preheader3.preheader ], [ %attn_row_12_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1100 'phi' 'attn_row_12_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1101 [1/1] (0.00ns)   --->   "%attn_row_11_3 = phi float [ %attn_row_11_2, %.preheader3.preheader ], [ %attn_row_11_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1101 'phi' 'attn_row_11_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1102 [1/1] (0.00ns)   --->   "%attn_row_10_3 = phi float [ %attn_row_10_2, %.preheader3.preheader ], [ %attn_row_10_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1102 'phi' 'attn_row_10_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1103 [1/1] (0.00ns)   --->   "%attn_row_9_3 = phi float [ %attn_row_9_2, %.preheader3.preheader ], [ %attn_row_9_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1103 'phi' 'attn_row_9_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1104 [1/1] (0.00ns)   --->   "%attn_row_8_3 = phi float [ %attn_row_8_2, %.preheader3.preheader ], [ %attn_row_8_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1104 'phi' 'attn_row_8_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1105 [1/1] (0.00ns)   --->   "%attn_row_7_3 = phi float [ %attn_row_7_2, %.preheader3.preheader ], [ %attn_row_7_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1105 'phi' 'attn_row_7_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1106 [1/1] (0.00ns)   --->   "%attn_row_6_3 = phi float [ %attn_row_6_2, %.preheader3.preheader ], [ %attn_row_6_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1106 'phi' 'attn_row_6_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1107 [1/1] (0.00ns)   --->   "%attn_row_5_3 = phi float [ %attn_row_5_2, %.preheader3.preheader ], [ %attn_row_5_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1107 'phi' 'attn_row_5_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1108 [1/1] (0.00ns)   --->   "%attn_row_4_3 = phi float [ %attn_row_4_2, %.preheader3.preheader ], [ %attn_row_4_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1108 'phi' 'attn_row_4_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1109 [1/1] (0.00ns)   --->   "%attn_row_3_3 = phi float [ %attn_row_3_2, %.preheader3.preheader ], [ %attn_row_3_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1109 'phi' 'attn_row_3_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1110 [1/1] (0.00ns)   --->   "%attn_row_2_3 = phi float [ %attn_row_2_2, %.preheader3.preheader ], [ %attn_row_2_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1110 'phi' 'attn_row_2_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1111 [1/1] (0.00ns)   --->   "%attn_row_1_3 = phi float [ %attn_row_1_2, %.preheader3.preheader ], [ %attn_row_1_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1111 'phi' 'attn_row_1_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1112 [1/1] (0.00ns)   --->   "%attn_row_0_3 = phi float [ %attn_row_0_2, %.preheader3.preheader ], [ %attn_row_0_4, %hls_label_1_end ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1112 'phi' 'attn_row_0_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1113 [1/1] (0.00ns)   --->   "%max_score_0 = phi float [ 0xC6293E5940000000, %.preheader3.preheader ], [ %max_score_1, %hls_label_1_end ]"   --->   Operation 1113 'phi' 'max_score_0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1114 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1115 [4/5] (7.25ns)   --->   "%dot_15 = fadd float %dot_14, %tmp_4_14" [flash_atten.cpp:89]   --->   Operation 1115 'fadd' 'dot_15' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 1116 [3/5] (7.25ns)   --->   "%dot_15 = fadd float %dot_14, %tmp_4_14" [flash_atten.cpp:89]   --->   Operation 1116 'fadd' 'dot_15' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 1117 [2/5] (7.25ns)   --->   "%dot_15 = fadd float %dot_14, %tmp_4_14" [flash_atten.cpp:89]   --->   Operation 1117 'fadd' 'dot_15' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 1118 [1/5] (7.25ns)   --->   "%dot_15 = fadd float %dot_14, %tmp_4_14" [flash_atten.cpp:89]   --->   Operation 1118 'fadd' 'dot_15' <Predicate = (!icmp_ln84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.70>
ST_89 : Operation 1119 [4/4] (5.70ns)   --->   "%attn_row_0 = fmul float %dot_15, 2.500000e-01" [flash_atten.cpp:91]   --->   Operation 1119 'fmul' 'attn_row_0' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.70>
ST_90 : Operation 1120 [3/4] (5.70ns)   --->   "%attn_row_0 = fmul float %dot_15, 2.500000e-01" [flash_atten.cpp:91]   --->   Operation 1120 'fmul' 'attn_row_0' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.70>
ST_91 : Operation 1121 [2/4] (5.70ns)   --->   "%attn_row_0 = fmul float %dot_15, 2.500000e-01" [flash_atten.cpp:91]   --->   Operation 1121 'fmul' 'attn_row_0' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.47>
ST_92 : Operation 1122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:85]   --->   Operation 1122 'specpipeline' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1123 [1/4] (5.70ns)   --->   "%attn_row_0 = fmul float %dot_15, 2.500000e-01" [flash_atten.cpp:91]   --->   Operation 1123 'fmul' 'attn_row_0' <Predicate = (!icmp_ln84)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1124 [1/1] (1.76ns)   --->   "switch i4 %trunc_ln92, label %branch31 [
    i4 0, label %hls_label_1_end
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [flash_atten.cpp:92]   --->   Operation 1124 'switch' <Predicate = (!icmp_ln84)> <Delay = 1.76>
ST_92 : Operation 1125 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1125 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 14)> <Delay = 1.76>
ST_92 : Operation 1126 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1126 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 13)> <Delay = 1.76>
ST_92 : Operation 1127 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1127 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 12)> <Delay = 1.76>
ST_92 : Operation 1128 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1128 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 11)> <Delay = 1.76>
ST_92 : Operation 1129 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1129 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 10)> <Delay = 1.76>
ST_92 : Operation 1130 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1130 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 9)> <Delay = 1.76>
ST_92 : Operation 1131 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1131 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 8)> <Delay = 1.76>
ST_92 : Operation 1132 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1132 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 7)> <Delay = 1.76>
ST_92 : Operation 1133 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1133 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 6)> <Delay = 1.76>
ST_92 : Operation 1134 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1134 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 5)> <Delay = 1.76>
ST_92 : Operation 1135 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1135 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 4)> <Delay = 1.76>
ST_92 : Operation 1136 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1136 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 3)> <Delay = 1.76>
ST_92 : Operation 1137 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1137 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 2)> <Delay = 1.76>
ST_92 : Operation 1138 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1138 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 1)> <Delay = 1.76>
ST_92 : Operation 1139 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [flash_atten.cpp:92]   --->   Operation 1139 'br' <Predicate = (!icmp_ln84 & trunc_ln92 == 15)> <Delay = 1.76>
ST_92 : Operation 1140 [1/1] (0.00ns)   --->   "%attn_row_15_4 = phi float [ %attn_row_0, %branch31 ], [ %attn_row_15_3, %branch30 ], [ %attn_row_15_3, %branch29 ], [ %attn_row_15_3, %branch28 ], [ %attn_row_15_3, %branch27 ], [ %attn_row_15_3, %branch26 ], [ %attn_row_15_3, %branch25 ], [ %attn_row_15_3, %branch24 ], [ %attn_row_15_3, %branch23 ], [ %attn_row_15_3, %branch22 ], [ %attn_row_15_3, %branch21 ], [ %attn_row_15_3, %branch20 ], [ %attn_row_15_3, %branch19 ], [ %attn_row_15_3, %branch18 ], [ %attn_row_15_3, %branch17 ], [ %attn_row_15_3, %hls_label_1_begin ]"   --->   Operation 1140 'phi' 'attn_row_15_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1141 [1/1] (0.00ns)   --->   "%attn_row_14_4 = phi float [ %attn_row_14_3, %branch31 ], [ %attn_row_0, %branch30 ], [ %attn_row_14_3, %branch29 ], [ %attn_row_14_3, %branch28 ], [ %attn_row_14_3, %branch27 ], [ %attn_row_14_3, %branch26 ], [ %attn_row_14_3, %branch25 ], [ %attn_row_14_3, %branch24 ], [ %attn_row_14_3, %branch23 ], [ %attn_row_14_3, %branch22 ], [ %attn_row_14_3, %branch21 ], [ %attn_row_14_3, %branch20 ], [ %attn_row_14_3, %branch19 ], [ %attn_row_14_3, %branch18 ], [ %attn_row_14_3, %branch17 ], [ %attn_row_14_3, %hls_label_1_begin ]"   --->   Operation 1141 'phi' 'attn_row_14_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1142 [1/1] (0.00ns)   --->   "%attn_row_13_4 = phi float [ %attn_row_13_3, %branch31 ], [ %attn_row_13_3, %branch30 ], [ %attn_row_0, %branch29 ], [ %attn_row_13_3, %branch28 ], [ %attn_row_13_3, %branch27 ], [ %attn_row_13_3, %branch26 ], [ %attn_row_13_3, %branch25 ], [ %attn_row_13_3, %branch24 ], [ %attn_row_13_3, %branch23 ], [ %attn_row_13_3, %branch22 ], [ %attn_row_13_3, %branch21 ], [ %attn_row_13_3, %branch20 ], [ %attn_row_13_3, %branch19 ], [ %attn_row_13_3, %branch18 ], [ %attn_row_13_3, %branch17 ], [ %attn_row_13_3, %hls_label_1_begin ]"   --->   Operation 1142 'phi' 'attn_row_13_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1143 [1/1] (0.00ns)   --->   "%attn_row_12_4 = phi float [ %attn_row_12_3, %branch31 ], [ %attn_row_12_3, %branch30 ], [ %attn_row_12_3, %branch29 ], [ %attn_row_0, %branch28 ], [ %attn_row_12_3, %branch27 ], [ %attn_row_12_3, %branch26 ], [ %attn_row_12_3, %branch25 ], [ %attn_row_12_3, %branch24 ], [ %attn_row_12_3, %branch23 ], [ %attn_row_12_3, %branch22 ], [ %attn_row_12_3, %branch21 ], [ %attn_row_12_3, %branch20 ], [ %attn_row_12_3, %branch19 ], [ %attn_row_12_3, %branch18 ], [ %attn_row_12_3, %branch17 ], [ %attn_row_12_3, %hls_label_1_begin ]"   --->   Operation 1143 'phi' 'attn_row_12_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1144 [1/1] (0.00ns)   --->   "%attn_row_11_4 = phi float [ %attn_row_11_3, %branch31 ], [ %attn_row_11_3, %branch30 ], [ %attn_row_11_3, %branch29 ], [ %attn_row_11_3, %branch28 ], [ %attn_row_0, %branch27 ], [ %attn_row_11_3, %branch26 ], [ %attn_row_11_3, %branch25 ], [ %attn_row_11_3, %branch24 ], [ %attn_row_11_3, %branch23 ], [ %attn_row_11_3, %branch22 ], [ %attn_row_11_3, %branch21 ], [ %attn_row_11_3, %branch20 ], [ %attn_row_11_3, %branch19 ], [ %attn_row_11_3, %branch18 ], [ %attn_row_11_3, %branch17 ], [ %attn_row_11_3, %hls_label_1_begin ]"   --->   Operation 1144 'phi' 'attn_row_11_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1145 [1/1] (0.00ns)   --->   "%attn_row_10_4 = phi float [ %attn_row_10_3, %branch31 ], [ %attn_row_10_3, %branch30 ], [ %attn_row_10_3, %branch29 ], [ %attn_row_10_3, %branch28 ], [ %attn_row_10_3, %branch27 ], [ %attn_row_0, %branch26 ], [ %attn_row_10_3, %branch25 ], [ %attn_row_10_3, %branch24 ], [ %attn_row_10_3, %branch23 ], [ %attn_row_10_3, %branch22 ], [ %attn_row_10_3, %branch21 ], [ %attn_row_10_3, %branch20 ], [ %attn_row_10_3, %branch19 ], [ %attn_row_10_3, %branch18 ], [ %attn_row_10_3, %branch17 ], [ %attn_row_10_3, %hls_label_1_begin ]"   --->   Operation 1145 'phi' 'attn_row_10_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1146 [1/1] (0.00ns)   --->   "%attn_row_9_4 = phi float [ %attn_row_9_3, %branch31 ], [ %attn_row_9_3, %branch30 ], [ %attn_row_9_3, %branch29 ], [ %attn_row_9_3, %branch28 ], [ %attn_row_9_3, %branch27 ], [ %attn_row_9_3, %branch26 ], [ %attn_row_0, %branch25 ], [ %attn_row_9_3, %branch24 ], [ %attn_row_9_3, %branch23 ], [ %attn_row_9_3, %branch22 ], [ %attn_row_9_3, %branch21 ], [ %attn_row_9_3, %branch20 ], [ %attn_row_9_3, %branch19 ], [ %attn_row_9_3, %branch18 ], [ %attn_row_9_3, %branch17 ], [ %attn_row_9_3, %hls_label_1_begin ]"   --->   Operation 1146 'phi' 'attn_row_9_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1147 [1/1] (0.00ns)   --->   "%attn_row_8_4 = phi float [ %attn_row_8_3, %branch31 ], [ %attn_row_8_3, %branch30 ], [ %attn_row_8_3, %branch29 ], [ %attn_row_8_3, %branch28 ], [ %attn_row_8_3, %branch27 ], [ %attn_row_8_3, %branch26 ], [ %attn_row_8_3, %branch25 ], [ %attn_row_0, %branch24 ], [ %attn_row_8_3, %branch23 ], [ %attn_row_8_3, %branch22 ], [ %attn_row_8_3, %branch21 ], [ %attn_row_8_3, %branch20 ], [ %attn_row_8_3, %branch19 ], [ %attn_row_8_3, %branch18 ], [ %attn_row_8_3, %branch17 ], [ %attn_row_8_3, %hls_label_1_begin ]"   --->   Operation 1147 'phi' 'attn_row_8_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1148 [1/1] (0.00ns)   --->   "%attn_row_7_4 = phi float [ %attn_row_7_3, %branch31 ], [ %attn_row_7_3, %branch30 ], [ %attn_row_7_3, %branch29 ], [ %attn_row_7_3, %branch28 ], [ %attn_row_7_3, %branch27 ], [ %attn_row_7_3, %branch26 ], [ %attn_row_7_3, %branch25 ], [ %attn_row_7_3, %branch24 ], [ %attn_row_0, %branch23 ], [ %attn_row_7_3, %branch22 ], [ %attn_row_7_3, %branch21 ], [ %attn_row_7_3, %branch20 ], [ %attn_row_7_3, %branch19 ], [ %attn_row_7_3, %branch18 ], [ %attn_row_7_3, %branch17 ], [ %attn_row_7_3, %hls_label_1_begin ]"   --->   Operation 1148 'phi' 'attn_row_7_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1149 [1/1] (0.00ns)   --->   "%attn_row_6_4 = phi float [ %attn_row_6_3, %branch31 ], [ %attn_row_6_3, %branch30 ], [ %attn_row_6_3, %branch29 ], [ %attn_row_6_3, %branch28 ], [ %attn_row_6_3, %branch27 ], [ %attn_row_6_3, %branch26 ], [ %attn_row_6_3, %branch25 ], [ %attn_row_6_3, %branch24 ], [ %attn_row_6_3, %branch23 ], [ %attn_row_0, %branch22 ], [ %attn_row_6_3, %branch21 ], [ %attn_row_6_3, %branch20 ], [ %attn_row_6_3, %branch19 ], [ %attn_row_6_3, %branch18 ], [ %attn_row_6_3, %branch17 ], [ %attn_row_6_3, %hls_label_1_begin ]"   --->   Operation 1149 'phi' 'attn_row_6_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1150 [1/1] (0.00ns)   --->   "%attn_row_5_4 = phi float [ %attn_row_5_3, %branch31 ], [ %attn_row_5_3, %branch30 ], [ %attn_row_5_3, %branch29 ], [ %attn_row_5_3, %branch28 ], [ %attn_row_5_3, %branch27 ], [ %attn_row_5_3, %branch26 ], [ %attn_row_5_3, %branch25 ], [ %attn_row_5_3, %branch24 ], [ %attn_row_5_3, %branch23 ], [ %attn_row_5_3, %branch22 ], [ %attn_row_0, %branch21 ], [ %attn_row_5_3, %branch20 ], [ %attn_row_5_3, %branch19 ], [ %attn_row_5_3, %branch18 ], [ %attn_row_5_3, %branch17 ], [ %attn_row_5_3, %hls_label_1_begin ]"   --->   Operation 1150 'phi' 'attn_row_5_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1151 [1/1] (0.00ns)   --->   "%attn_row_4_4 = phi float [ %attn_row_4_3, %branch31 ], [ %attn_row_4_3, %branch30 ], [ %attn_row_4_3, %branch29 ], [ %attn_row_4_3, %branch28 ], [ %attn_row_4_3, %branch27 ], [ %attn_row_4_3, %branch26 ], [ %attn_row_4_3, %branch25 ], [ %attn_row_4_3, %branch24 ], [ %attn_row_4_3, %branch23 ], [ %attn_row_4_3, %branch22 ], [ %attn_row_4_3, %branch21 ], [ %attn_row_0, %branch20 ], [ %attn_row_4_3, %branch19 ], [ %attn_row_4_3, %branch18 ], [ %attn_row_4_3, %branch17 ], [ %attn_row_4_3, %hls_label_1_begin ]"   --->   Operation 1151 'phi' 'attn_row_4_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1152 [1/1] (0.00ns)   --->   "%attn_row_3_4 = phi float [ %attn_row_3_3, %branch31 ], [ %attn_row_3_3, %branch30 ], [ %attn_row_3_3, %branch29 ], [ %attn_row_3_3, %branch28 ], [ %attn_row_3_3, %branch27 ], [ %attn_row_3_3, %branch26 ], [ %attn_row_3_3, %branch25 ], [ %attn_row_3_3, %branch24 ], [ %attn_row_3_3, %branch23 ], [ %attn_row_3_3, %branch22 ], [ %attn_row_3_3, %branch21 ], [ %attn_row_3_3, %branch20 ], [ %attn_row_0, %branch19 ], [ %attn_row_3_3, %branch18 ], [ %attn_row_3_3, %branch17 ], [ %attn_row_3_3, %hls_label_1_begin ]"   --->   Operation 1152 'phi' 'attn_row_3_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1153 [1/1] (0.00ns)   --->   "%attn_row_2_4 = phi float [ %attn_row_2_3, %branch31 ], [ %attn_row_2_3, %branch30 ], [ %attn_row_2_3, %branch29 ], [ %attn_row_2_3, %branch28 ], [ %attn_row_2_3, %branch27 ], [ %attn_row_2_3, %branch26 ], [ %attn_row_2_3, %branch25 ], [ %attn_row_2_3, %branch24 ], [ %attn_row_2_3, %branch23 ], [ %attn_row_2_3, %branch22 ], [ %attn_row_2_3, %branch21 ], [ %attn_row_2_3, %branch20 ], [ %attn_row_2_3, %branch19 ], [ %attn_row_0, %branch18 ], [ %attn_row_2_3, %branch17 ], [ %attn_row_2_3, %hls_label_1_begin ]"   --->   Operation 1153 'phi' 'attn_row_2_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1154 [1/1] (0.00ns)   --->   "%attn_row_1_4 = phi float [ %attn_row_1_3, %branch31 ], [ %attn_row_1_3, %branch30 ], [ %attn_row_1_3, %branch29 ], [ %attn_row_1_3, %branch28 ], [ %attn_row_1_3, %branch27 ], [ %attn_row_1_3, %branch26 ], [ %attn_row_1_3, %branch25 ], [ %attn_row_1_3, %branch24 ], [ %attn_row_1_3, %branch23 ], [ %attn_row_1_3, %branch22 ], [ %attn_row_1_3, %branch21 ], [ %attn_row_1_3, %branch20 ], [ %attn_row_1_3, %branch19 ], [ %attn_row_1_3, %branch18 ], [ %attn_row_0, %branch17 ], [ %attn_row_1_3, %hls_label_1_begin ]"   --->   Operation 1154 'phi' 'attn_row_1_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_92 : Operation 1155 [1/1] (0.00ns)   --->   "%attn_row_0_4 = phi float [ %attn_row_0_3, %branch31 ], [ %attn_row_0_3, %branch30 ], [ %attn_row_0_3, %branch29 ], [ %attn_row_0_3, %branch28 ], [ %attn_row_0_3, %branch27 ], [ %attn_row_0_3, %branch26 ], [ %attn_row_0_3, %branch25 ], [ %attn_row_0_3, %branch24 ], [ %attn_row_0_3, %branch23 ], [ %attn_row_0_3, %branch22 ], [ %attn_row_0_3, %branch21 ], [ %attn_row_0_3, %branch20 ], [ %attn_row_0_3, %branch19 ], [ %attn_row_0_3, %branch18 ], [ %attn_row_0_3, %branch17 ], [ %attn_row_0, %hls_label_1_begin ]"   --->   Operation 1155 'phi' 'attn_row_0_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 93 <SV = 92> <Delay = 5.43>
ST_93 : Operation 1156 [1/1] (0.00ns)   --->   "%bitcast_ln93_1 = bitcast float %max_score_0 to i32" [flash_atten.cpp:93]   --->   Operation 1156 'bitcast' 'bitcast_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_93 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln93_1, i32 23, i32 30)" [flash_atten.cpp:93]   --->   Operation 1157 'partselect' 'tmp_56' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_93 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i32 %bitcast_ln93_1 to i23" [flash_atten.cpp:93]   --->   Operation 1158 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_93 : Operation 1159 [1/1] (1.55ns)   --->   "%icmp_ln93_2 = icmp ne i8 %tmp_56, -1" [flash_atten.cpp:93]   --->   Operation 1159 'icmp' 'icmp_ln93_2' <Predicate = (!icmp_ln84)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1160 [1/1] (2.44ns)   --->   "%icmp_ln93_3 = icmp eq i23 %trunc_ln93_1, 0" [flash_atten.cpp:93]   --->   Operation 1160 'icmp' 'icmp_ln93_3' <Predicate = (!icmp_ln84)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1161 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %attn_row_0, %max_score_0" [flash_atten.cpp:93]   --->   Operation 1161 'fcmp' 'tmp_57' <Predicate = (!icmp_ln84)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.10>
ST_94 : Operation 1162 [1/1] (0.00ns)   --->   "%bitcast_ln93 = bitcast float %attn_row_0 to i32" [flash_atten.cpp:93]   --->   Operation 1162 'bitcast' 'bitcast_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_94 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln93, i32 23, i32 30)" [flash_atten.cpp:93]   --->   Operation 1163 'partselect' 'tmp_53' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_94 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %bitcast_ln93 to i23" [flash_atten.cpp:93]   --->   Operation 1164 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_94 : Operation 1165 [1/1] (1.55ns)   --->   "%icmp_ln93 = icmp ne i8 %tmp_53, -1" [flash_atten.cpp:93]   --->   Operation 1165 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln84)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1166 [1/1] (2.44ns)   --->   "%icmp_ln93_1 = icmp eq i23 %trunc_ln93, 0" [flash_atten.cpp:93]   --->   Operation 1166 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%or_ln93 = or i1 %icmp_ln93_1, %icmp_ln93" [flash_atten.cpp:93]   --->   Operation 1167 'or' 'or_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%or_ln93_1 = or i1 %icmp_ln93_3, %icmp_ln93_2" [flash_atten.cpp:93]   --->   Operation 1168 'or' 'or_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%and_ln93 = and i1 %or_ln93, %or_ln93_1" [flash_atten.cpp:93]   --->   Operation 1169 'and' 'and_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1170 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %attn_row_0, %max_score_0" [flash_atten.cpp:93]   --->   Operation 1170 'fcmp' 'tmp_57' <Predicate = (!icmp_ln84)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1171 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %and_ln93, %tmp_57" [flash_atten.cpp:93]   --->   Operation 1171 'and' 'and_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1172 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_score_1 = select i1 %and_ln93_1, float %attn_row_0, float %max_score_0" [flash_atten.cpp:93]   --->   Operation 1172 'select' 'max_score_1' <Predicate = (!icmp_ln84)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1173 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [flash_atten.cpp:94]   --->   Operation 1173 'specregionend' 'empty_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_94 : Operation 1174 [1/1] (0.00ns)   --->   "br label %.preheader1" [flash_atten.cpp:84]   --->   Operation 1174 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 95 <SV = 85> <Delay = 1.76>
ST_95 : Operation 1175 [1/1] (1.76ns)   --->   "br label %.preheader" [flash_atten.cpp:97]   --->   Operation 1175 'br' <Predicate = true> <Delay = 1.76>

State 96 <SV = 86> <Delay = 9.32>
ST_96 : Operation 1176 [1/1] (0.00ns)   --->   "%attn_row_15_5 = phi float [ %attn_row_15_6, %hls_label_3_end ], [ %attn_row_15_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1176 'phi' 'attn_row_15_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1177 [1/1] (0.00ns)   --->   "%attn_row_14_5 = phi float [ %attn_row_14_6, %hls_label_3_end ], [ %attn_row_14_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1177 'phi' 'attn_row_14_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1178 [1/1] (0.00ns)   --->   "%attn_row_13_5 = phi float [ %attn_row_13_6, %hls_label_3_end ], [ %attn_row_13_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1178 'phi' 'attn_row_13_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1179 [1/1] (0.00ns)   --->   "%attn_row_12_5 = phi float [ %attn_row_12_6, %hls_label_3_end ], [ %attn_row_12_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1179 'phi' 'attn_row_12_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1180 [1/1] (0.00ns)   --->   "%attn_row_11_5 = phi float [ %attn_row_11_6, %hls_label_3_end ], [ %attn_row_11_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1180 'phi' 'attn_row_11_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1181 [1/1] (0.00ns)   --->   "%attn_row_10_5 = phi float [ %attn_row_10_6, %hls_label_3_end ], [ %attn_row_10_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1181 'phi' 'attn_row_10_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1182 [1/1] (0.00ns)   --->   "%attn_row_9_5 = phi float [ %attn_row_9_6, %hls_label_3_end ], [ %attn_row_9_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1182 'phi' 'attn_row_9_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1183 [1/1] (0.00ns)   --->   "%attn_row_8_5 = phi float [ %attn_row_8_6, %hls_label_3_end ], [ %attn_row_8_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1183 'phi' 'attn_row_8_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1184 [1/1] (0.00ns)   --->   "%attn_row_7_5 = phi float [ %attn_row_7_6, %hls_label_3_end ], [ %attn_row_7_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1184 'phi' 'attn_row_7_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1185 [1/1] (0.00ns)   --->   "%attn_row_6_5 = phi float [ %attn_row_6_6, %hls_label_3_end ], [ %attn_row_6_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1185 'phi' 'attn_row_6_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1186 [1/1] (0.00ns)   --->   "%attn_row_5_5 = phi float [ %attn_row_5_6, %hls_label_3_end ], [ %attn_row_5_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1186 'phi' 'attn_row_5_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1187 [1/1] (0.00ns)   --->   "%attn_row_4_5 = phi float [ %attn_row_4_6, %hls_label_3_end ], [ %attn_row_4_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1187 'phi' 'attn_row_4_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1188 [1/1] (0.00ns)   --->   "%attn_row_3_5 = phi float [ %attn_row_3_6, %hls_label_3_end ], [ %attn_row_3_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1188 'phi' 'attn_row_3_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1189 [1/1] (0.00ns)   --->   "%attn_row_2_5 = phi float [ %attn_row_2_6, %hls_label_3_end ], [ %attn_row_2_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1189 'phi' 'attn_row_2_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1190 [1/1] (0.00ns)   --->   "%attn_row_1_5 = phi float [ %attn_row_1_6, %hls_label_3_end ], [ %attn_row_1_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1190 'phi' 'attn_row_1_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1191 [1/1] (0.00ns)   --->   "%attn_row_0_5 = phi float [ %attn_row_0_6, %hls_label_3_end ], [ %attn_row_0_3, %.preheader.preheader ]" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1191 'phi' 'attn_row_0_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1192 [1/1] (0.00ns)   --->   "%sum_exp_0 = phi float [ %sum_exp, %hls_label_3_end ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 1192 'phi' 'sum_exp_0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1193 [1/1] (0.00ns)   --->   "%tk1_0 = phi i5 [ %tk_1, %hls_label_3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 1193 'phi' 'tk1_0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1194 [1/1] (1.36ns)   --->   "%icmp_ln97 = icmp eq i5 %tk1_0, -16" [flash_atten.cpp:97]   --->   Operation 1194 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1195 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1195 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1196 [1/1] (1.78ns)   --->   "%tk_1 = add i5 %tk1_0, 1" [flash_atten.cpp:97]   --->   Operation 1196 'add' 'tk_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %hls_label_4_begin, label %hls_label_3_begin" [flash_atten.cpp:97]   --->   Operation 1197 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [flash_atten.cpp:97]   --->   Operation 1198 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_96 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i5 %tk1_0 to i4" [flash_atten.cpp:99]   --->   Operation 1199 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_96 : Operation 1200 [1/1] (2.06ns)   --->   "%tmp_52 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln99)" [flash_atten.cpp:99]   --->   Operation 1200 'mux' 'tmp_52' <Predicate = (!icmp_ln97)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1201 [5/5] (7.25ns)   --->   "%x_assign = fsub float %tmp_52, %max_score_0" [flash_atten.cpp:99]   --->   Operation 1201 'fsub' 'x_assign' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 87> <Delay = 7.25>
ST_97 : Operation 1202 [4/5] (7.25ns)   --->   "%x_assign = fsub float %tmp_52, %max_score_0" [flash_atten.cpp:99]   --->   Operation 1202 'fsub' 'x_assign' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 88> <Delay = 7.25>
ST_98 : Operation 1203 [3/5] (7.25ns)   --->   "%x_assign = fsub float %tmp_52, %max_score_0" [flash_atten.cpp:99]   --->   Operation 1203 'fsub' 'x_assign' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 89> <Delay = 7.25>
ST_99 : Operation 1204 [2/5] (7.25ns)   --->   "%x_assign = fsub float %tmp_52, %max_score_0" [flash_atten.cpp:99]   --->   Operation 1204 'fsub' 'x_assign' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 90> <Delay = 15.9>
ST_100 : Operation 1205 [1/5] (7.25ns)   --->   "%x_assign = fsub float %tmp_52, %max_score_0" [flash_atten.cpp:99]   --->   Operation 1205 'fsub' 'x_assign' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1206 [8/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1206 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 91> <Delay = 8.67>
ST_101 : Operation 1207 [7/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1207 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 92> <Delay = 8.67>
ST_102 : Operation 1208 [6/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1208 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 93> <Delay = 8.67>
ST_103 : Operation 1209 [5/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1209 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 94> <Delay = 8.67>
ST_104 : Operation 1210 [4/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1210 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 95> <Delay = 8.67>
ST_105 : Operation 1211 [3/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1211 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 96> <Delay = 8.67>
ST_106 : Operation 1212 [2/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1212 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 97> <Delay = 19.7>
ST_107 : Operation 1213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:98]   --->   Operation 1213 'specpipeline' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1214 [1/8] (8.67ns)   --->   "%attn_row_0_1 = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99]   --->   Operation 1214 'fexp' 'attn_row_0_1' <Predicate = (!icmp_ln97)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1215 [1/1] (1.76ns)   --->   "switch i4 %trunc_ln99, label %branch15 [
    i4 0, label %hls_label_3_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [flash_atten.cpp:100]   --->   Operation 1215 'switch' <Predicate = (!icmp_ln97)> <Delay = 1.76>
ST_107 : Operation 1216 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1216 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 14)> <Delay = 1.76>
ST_107 : Operation 1217 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1217 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 13)> <Delay = 1.76>
ST_107 : Operation 1218 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1218 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 12)> <Delay = 1.76>
ST_107 : Operation 1219 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1219 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 11)> <Delay = 1.76>
ST_107 : Operation 1220 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1220 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 10)> <Delay = 1.76>
ST_107 : Operation 1221 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1221 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 9)> <Delay = 1.76>
ST_107 : Operation 1222 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1222 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 8)> <Delay = 1.76>
ST_107 : Operation 1223 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1223 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 7)> <Delay = 1.76>
ST_107 : Operation 1224 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1224 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 6)> <Delay = 1.76>
ST_107 : Operation 1225 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1225 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 5)> <Delay = 1.76>
ST_107 : Operation 1226 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1226 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 4)> <Delay = 1.76>
ST_107 : Operation 1227 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1227 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 3)> <Delay = 1.76>
ST_107 : Operation 1228 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1228 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 2)> <Delay = 1.76>
ST_107 : Operation 1229 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1229 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 1)> <Delay = 1.76>
ST_107 : Operation 1230 [1/1] (1.76ns)   --->   "br label %hls_label_3_end" [flash_atten.cpp:100]   --->   Operation 1230 'br' <Predicate = (!icmp_ln97 & trunc_ln99 == 15)> <Delay = 1.76>
ST_107 : Operation 1231 [1/1] (0.00ns)   --->   "%attn_row_15_6 = phi float [ %attn_row_0_1, %branch15 ], [ %attn_row_15_5, %branch14 ], [ %attn_row_15_5, %branch13 ], [ %attn_row_15_5, %branch12 ], [ %attn_row_15_5, %branch11 ], [ %attn_row_15_5, %branch10 ], [ %attn_row_15_5, %branch9 ], [ %attn_row_15_5, %branch8 ], [ %attn_row_15_5, %branch7 ], [ %attn_row_15_5, %branch6 ], [ %attn_row_15_5, %branch5 ], [ %attn_row_15_5, %branch4 ], [ %attn_row_15_5, %branch3 ], [ %attn_row_15_5, %branch2 ], [ %attn_row_15_5, %branch1 ], [ %attn_row_15_5, %hls_label_3_begin ]"   --->   Operation 1231 'phi' 'attn_row_15_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1232 [1/1] (0.00ns)   --->   "%attn_row_14_6 = phi float [ %attn_row_14_5, %branch15 ], [ %attn_row_0_1, %branch14 ], [ %attn_row_14_5, %branch13 ], [ %attn_row_14_5, %branch12 ], [ %attn_row_14_5, %branch11 ], [ %attn_row_14_5, %branch10 ], [ %attn_row_14_5, %branch9 ], [ %attn_row_14_5, %branch8 ], [ %attn_row_14_5, %branch7 ], [ %attn_row_14_5, %branch6 ], [ %attn_row_14_5, %branch5 ], [ %attn_row_14_5, %branch4 ], [ %attn_row_14_5, %branch3 ], [ %attn_row_14_5, %branch2 ], [ %attn_row_14_5, %branch1 ], [ %attn_row_14_5, %hls_label_3_begin ]"   --->   Operation 1232 'phi' 'attn_row_14_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1233 [1/1] (0.00ns)   --->   "%attn_row_13_6 = phi float [ %attn_row_13_5, %branch15 ], [ %attn_row_13_5, %branch14 ], [ %attn_row_0_1, %branch13 ], [ %attn_row_13_5, %branch12 ], [ %attn_row_13_5, %branch11 ], [ %attn_row_13_5, %branch10 ], [ %attn_row_13_5, %branch9 ], [ %attn_row_13_5, %branch8 ], [ %attn_row_13_5, %branch7 ], [ %attn_row_13_5, %branch6 ], [ %attn_row_13_5, %branch5 ], [ %attn_row_13_5, %branch4 ], [ %attn_row_13_5, %branch3 ], [ %attn_row_13_5, %branch2 ], [ %attn_row_13_5, %branch1 ], [ %attn_row_13_5, %hls_label_3_begin ]"   --->   Operation 1233 'phi' 'attn_row_13_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1234 [1/1] (0.00ns)   --->   "%attn_row_12_6 = phi float [ %attn_row_12_5, %branch15 ], [ %attn_row_12_5, %branch14 ], [ %attn_row_12_5, %branch13 ], [ %attn_row_0_1, %branch12 ], [ %attn_row_12_5, %branch11 ], [ %attn_row_12_5, %branch10 ], [ %attn_row_12_5, %branch9 ], [ %attn_row_12_5, %branch8 ], [ %attn_row_12_5, %branch7 ], [ %attn_row_12_5, %branch6 ], [ %attn_row_12_5, %branch5 ], [ %attn_row_12_5, %branch4 ], [ %attn_row_12_5, %branch3 ], [ %attn_row_12_5, %branch2 ], [ %attn_row_12_5, %branch1 ], [ %attn_row_12_5, %hls_label_3_begin ]"   --->   Operation 1234 'phi' 'attn_row_12_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1235 [1/1] (0.00ns)   --->   "%attn_row_11_6 = phi float [ %attn_row_11_5, %branch15 ], [ %attn_row_11_5, %branch14 ], [ %attn_row_11_5, %branch13 ], [ %attn_row_11_5, %branch12 ], [ %attn_row_0_1, %branch11 ], [ %attn_row_11_5, %branch10 ], [ %attn_row_11_5, %branch9 ], [ %attn_row_11_5, %branch8 ], [ %attn_row_11_5, %branch7 ], [ %attn_row_11_5, %branch6 ], [ %attn_row_11_5, %branch5 ], [ %attn_row_11_5, %branch4 ], [ %attn_row_11_5, %branch3 ], [ %attn_row_11_5, %branch2 ], [ %attn_row_11_5, %branch1 ], [ %attn_row_11_5, %hls_label_3_begin ]"   --->   Operation 1235 'phi' 'attn_row_11_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1236 [1/1] (0.00ns)   --->   "%attn_row_10_6 = phi float [ %attn_row_10_5, %branch15 ], [ %attn_row_10_5, %branch14 ], [ %attn_row_10_5, %branch13 ], [ %attn_row_10_5, %branch12 ], [ %attn_row_10_5, %branch11 ], [ %attn_row_0_1, %branch10 ], [ %attn_row_10_5, %branch9 ], [ %attn_row_10_5, %branch8 ], [ %attn_row_10_5, %branch7 ], [ %attn_row_10_5, %branch6 ], [ %attn_row_10_5, %branch5 ], [ %attn_row_10_5, %branch4 ], [ %attn_row_10_5, %branch3 ], [ %attn_row_10_5, %branch2 ], [ %attn_row_10_5, %branch1 ], [ %attn_row_10_5, %hls_label_3_begin ]"   --->   Operation 1236 'phi' 'attn_row_10_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1237 [1/1] (0.00ns)   --->   "%attn_row_9_6 = phi float [ %attn_row_9_5, %branch15 ], [ %attn_row_9_5, %branch14 ], [ %attn_row_9_5, %branch13 ], [ %attn_row_9_5, %branch12 ], [ %attn_row_9_5, %branch11 ], [ %attn_row_9_5, %branch10 ], [ %attn_row_0_1, %branch9 ], [ %attn_row_9_5, %branch8 ], [ %attn_row_9_5, %branch7 ], [ %attn_row_9_5, %branch6 ], [ %attn_row_9_5, %branch5 ], [ %attn_row_9_5, %branch4 ], [ %attn_row_9_5, %branch3 ], [ %attn_row_9_5, %branch2 ], [ %attn_row_9_5, %branch1 ], [ %attn_row_9_5, %hls_label_3_begin ]"   --->   Operation 1237 'phi' 'attn_row_9_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1238 [1/1] (0.00ns)   --->   "%attn_row_8_6 = phi float [ %attn_row_8_5, %branch15 ], [ %attn_row_8_5, %branch14 ], [ %attn_row_8_5, %branch13 ], [ %attn_row_8_5, %branch12 ], [ %attn_row_8_5, %branch11 ], [ %attn_row_8_5, %branch10 ], [ %attn_row_8_5, %branch9 ], [ %attn_row_0_1, %branch8 ], [ %attn_row_8_5, %branch7 ], [ %attn_row_8_5, %branch6 ], [ %attn_row_8_5, %branch5 ], [ %attn_row_8_5, %branch4 ], [ %attn_row_8_5, %branch3 ], [ %attn_row_8_5, %branch2 ], [ %attn_row_8_5, %branch1 ], [ %attn_row_8_5, %hls_label_3_begin ]"   --->   Operation 1238 'phi' 'attn_row_8_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1239 [1/1] (0.00ns)   --->   "%attn_row_7_6 = phi float [ %attn_row_7_5, %branch15 ], [ %attn_row_7_5, %branch14 ], [ %attn_row_7_5, %branch13 ], [ %attn_row_7_5, %branch12 ], [ %attn_row_7_5, %branch11 ], [ %attn_row_7_5, %branch10 ], [ %attn_row_7_5, %branch9 ], [ %attn_row_7_5, %branch8 ], [ %attn_row_0_1, %branch7 ], [ %attn_row_7_5, %branch6 ], [ %attn_row_7_5, %branch5 ], [ %attn_row_7_5, %branch4 ], [ %attn_row_7_5, %branch3 ], [ %attn_row_7_5, %branch2 ], [ %attn_row_7_5, %branch1 ], [ %attn_row_7_5, %hls_label_3_begin ]"   --->   Operation 1239 'phi' 'attn_row_7_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1240 [1/1] (0.00ns)   --->   "%attn_row_6_6 = phi float [ %attn_row_6_5, %branch15 ], [ %attn_row_6_5, %branch14 ], [ %attn_row_6_5, %branch13 ], [ %attn_row_6_5, %branch12 ], [ %attn_row_6_5, %branch11 ], [ %attn_row_6_5, %branch10 ], [ %attn_row_6_5, %branch9 ], [ %attn_row_6_5, %branch8 ], [ %attn_row_6_5, %branch7 ], [ %attn_row_0_1, %branch6 ], [ %attn_row_6_5, %branch5 ], [ %attn_row_6_5, %branch4 ], [ %attn_row_6_5, %branch3 ], [ %attn_row_6_5, %branch2 ], [ %attn_row_6_5, %branch1 ], [ %attn_row_6_5, %hls_label_3_begin ]"   --->   Operation 1240 'phi' 'attn_row_6_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1241 [1/1] (0.00ns)   --->   "%attn_row_5_6 = phi float [ %attn_row_5_5, %branch15 ], [ %attn_row_5_5, %branch14 ], [ %attn_row_5_5, %branch13 ], [ %attn_row_5_5, %branch12 ], [ %attn_row_5_5, %branch11 ], [ %attn_row_5_5, %branch10 ], [ %attn_row_5_5, %branch9 ], [ %attn_row_5_5, %branch8 ], [ %attn_row_5_5, %branch7 ], [ %attn_row_5_5, %branch6 ], [ %attn_row_0_1, %branch5 ], [ %attn_row_5_5, %branch4 ], [ %attn_row_5_5, %branch3 ], [ %attn_row_5_5, %branch2 ], [ %attn_row_5_5, %branch1 ], [ %attn_row_5_5, %hls_label_3_begin ]"   --->   Operation 1241 'phi' 'attn_row_5_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1242 [1/1] (0.00ns)   --->   "%attn_row_4_6 = phi float [ %attn_row_4_5, %branch15 ], [ %attn_row_4_5, %branch14 ], [ %attn_row_4_5, %branch13 ], [ %attn_row_4_5, %branch12 ], [ %attn_row_4_5, %branch11 ], [ %attn_row_4_5, %branch10 ], [ %attn_row_4_5, %branch9 ], [ %attn_row_4_5, %branch8 ], [ %attn_row_4_5, %branch7 ], [ %attn_row_4_5, %branch6 ], [ %attn_row_4_5, %branch5 ], [ %attn_row_0_1, %branch4 ], [ %attn_row_4_5, %branch3 ], [ %attn_row_4_5, %branch2 ], [ %attn_row_4_5, %branch1 ], [ %attn_row_4_5, %hls_label_3_begin ]"   --->   Operation 1242 'phi' 'attn_row_4_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1243 [1/1] (0.00ns)   --->   "%attn_row_3_6 = phi float [ %attn_row_3_5, %branch15 ], [ %attn_row_3_5, %branch14 ], [ %attn_row_3_5, %branch13 ], [ %attn_row_3_5, %branch12 ], [ %attn_row_3_5, %branch11 ], [ %attn_row_3_5, %branch10 ], [ %attn_row_3_5, %branch9 ], [ %attn_row_3_5, %branch8 ], [ %attn_row_3_5, %branch7 ], [ %attn_row_3_5, %branch6 ], [ %attn_row_3_5, %branch5 ], [ %attn_row_3_5, %branch4 ], [ %attn_row_0_1, %branch3 ], [ %attn_row_3_5, %branch2 ], [ %attn_row_3_5, %branch1 ], [ %attn_row_3_5, %hls_label_3_begin ]"   --->   Operation 1243 'phi' 'attn_row_3_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1244 [1/1] (0.00ns)   --->   "%attn_row_2_6 = phi float [ %attn_row_2_5, %branch15 ], [ %attn_row_2_5, %branch14 ], [ %attn_row_2_5, %branch13 ], [ %attn_row_2_5, %branch12 ], [ %attn_row_2_5, %branch11 ], [ %attn_row_2_5, %branch10 ], [ %attn_row_2_5, %branch9 ], [ %attn_row_2_5, %branch8 ], [ %attn_row_2_5, %branch7 ], [ %attn_row_2_5, %branch6 ], [ %attn_row_2_5, %branch5 ], [ %attn_row_2_5, %branch4 ], [ %attn_row_2_5, %branch3 ], [ %attn_row_0_1, %branch2 ], [ %attn_row_2_5, %branch1 ], [ %attn_row_2_5, %hls_label_3_begin ]"   --->   Operation 1244 'phi' 'attn_row_2_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1245 [1/1] (0.00ns)   --->   "%attn_row_1_6 = phi float [ %attn_row_1_5, %branch15 ], [ %attn_row_1_5, %branch14 ], [ %attn_row_1_5, %branch13 ], [ %attn_row_1_5, %branch12 ], [ %attn_row_1_5, %branch11 ], [ %attn_row_1_5, %branch10 ], [ %attn_row_1_5, %branch9 ], [ %attn_row_1_5, %branch8 ], [ %attn_row_1_5, %branch7 ], [ %attn_row_1_5, %branch6 ], [ %attn_row_1_5, %branch5 ], [ %attn_row_1_5, %branch4 ], [ %attn_row_1_5, %branch3 ], [ %attn_row_1_5, %branch2 ], [ %attn_row_0_1, %branch1 ], [ %attn_row_1_5, %hls_label_3_begin ]"   --->   Operation 1245 'phi' 'attn_row_1_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_107 : Operation 1246 [1/1] (0.00ns)   --->   "%attn_row_0_6 = phi float [ %attn_row_0_5, %branch15 ], [ %attn_row_0_5, %branch14 ], [ %attn_row_0_5, %branch13 ], [ %attn_row_0_5, %branch12 ], [ %attn_row_0_5, %branch11 ], [ %attn_row_0_5, %branch10 ], [ %attn_row_0_5, %branch9 ], [ %attn_row_0_5, %branch8 ], [ %attn_row_0_5, %branch7 ], [ %attn_row_0_5, %branch6 ], [ %attn_row_0_5, %branch5 ], [ %attn_row_0_5, %branch4 ], [ %attn_row_0_5, %branch3 ], [ %attn_row_0_5, %branch2 ], [ %attn_row_0_5, %branch1 ], [ %attn_row_0_1, %hls_label_3_begin ]"   --->   Operation 1246 'phi' 'attn_row_0_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 108 <SV = 98> <Delay = 7.25>
ST_108 : Operation 1247 [5/5] (7.25ns)   --->   "%sum_exp = fadd float %sum_exp_0, %attn_row_0_1" [flash_atten.cpp:101]   --->   Operation 1247 'fadd' 'sum_exp' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 99> <Delay = 7.25>
ST_109 : Operation 1248 [4/5] (7.25ns)   --->   "%sum_exp = fadd float %sum_exp_0, %attn_row_0_1" [flash_atten.cpp:101]   --->   Operation 1248 'fadd' 'sum_exp' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 100> <Delay = 7.25>
ST_110 : Operation 1249 [3/5] (7.25ns)   --->   "%sum_exp = fadd float %sum_exp_0, %attn_row_0_1" [flash_atten.cpp:101]   --->   Operation 1249 'fadd' 'sum_exp' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 101> <Delay = 7.25>
ST_111 : Operation 1250 [2/5] (7.25ns)   --->   "%sum_exp = fadd float %sum_exp_0, %attn_row_0_1" [flash_atten.cpp:101]   --->   Operation 1250 'fadd' 'sum_exp' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 102> <Delay = 7.25>
ST_112 : Operation 1251 [1/5] (7.25ns)   --->   "%sum_exp = fadd float %sum_exp_0, %attn_row_0_1" [flash_atten.cpp:101]   --->   Operation 1251 'fadd' 'sum_exp' <Predicate = (!icmp_ln97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1252 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [flash_atten.cpp:102]   --->   Operation 1252 'specregionend' 'empty_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_112 : Operation 1253 [1/1] (0.00ns)   --->   "br label %.preheader" [flash_atten.cpp:97]   --->   Operation 1253 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 113 <SV = 87> <Delay = 7.25>
ST_113 : Operation 1254 [5/5] (7.25ns)   --->   "%tmp = fadd float %sum_exp_0, 0x3E112E0BE0000000" [flash_atten.cpp:103]   --->   Operation 1254 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1255 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 114 <SV = 88> <Delay = 7.25>
ST_114 : Operation 1256 [4/5] (7.25ns)   --->   "%tmp = fadd float %sum_exp_0, 0x3E112E0BE0000000" [flash_atten.cpp:103]   --->   Operation 1256 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 89> <Delay = 7.25>
ST_115 : Operation 1257 [3/5] (7.25ns)   --->   "%tmp = fadd float %sum_exp_0, 0x3E112E0BE0000000" [flash_atten.cpp:103]   --->   Operation 1257 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 90> <Delay = 7.25>
ST_116 : Operation 1258 [2/5] (7.25ns)   --->   "%tmp = fadd float %sum_exp_0, 0x3E112E0BE0000000" [flash_atten.cpp:103]   --->   Operation 1258 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 91> <Delay = 7.25>
ST_117 : Operation 1259 [1/5] (7.25ns)   --->   "%tmp = fadd float %sum_exp_0, 0x3E112E0BE0000000" [flash_atten.cpp:103]   --->   Operation 1259 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 92> <Delay = 6.07>
ST_118 : Operation 1260 [16/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1260 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 93> <Delay = 6.07>
ST_119 : Operation 1261 [15/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1261 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 94> <Delay = 6.07>
ST_120 : Operation 1262 [14/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1262 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 95> <Delay = 6.07>
ST_121 : Operation 1263 [13/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1263 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 96> <Delay = 6.07>
ST_122 : Operation 1264 [12/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1264 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 97> <Delay = 6.07>
ST_123 : Operation 1265 [11/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1265 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 98> <Delay = 6.07>
ST_124 : Operation 1266 [10/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1266 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 99> <Delay = 6.07>
ST_125 : Operation 1267 [9/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1267 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 100> <Delay = 6.07>
ST_126 : Operation 1268 [8/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1268 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 101> <Delay = 6.07>
ST_127 : Operation 1269 [7/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1269 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 102> <Delay = 6.07>
ST_128 : Operation 1270 [6/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1270 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 103> <Delay = 6.07>
ST_129 : Operation 1271 [5/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1271 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 104> <Delay = 6.07>
ST_130 : Operation 1272 [4/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1272 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 105> <Delay = 6.07>
ST_131 : Operation 1273 [3/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1273 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 106> <Delay = 6.07>
ST_132 : Operation 1274 [2/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1274 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 107> <Delay = 6.07>
ST_133 : Operation 1275 [1/16] (6.07ns)   --->   "%inv_sum = fdiv float 1.000000e+00, %tmp" [flash_atten.cpp:103]   --->   Operation 1275 'fdiv' 'inv_sum' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1276 [1/1] (1.76ns)   --->   "br label %2" [flash_atten.cpp:108]   --->   Operation 1276 'br' <Predicate = true> <Delay = 1.76>

State 134 <SV = 108> <Delay = 7.76>
ST_134 : Operation 1277 [1/1] (0.00ns)   --->   "%acc_0_0 = phi float [ 0.000000e+00, %hls_label_4_begin ], [ %acc_s, %hls_label_5 ]" [flash_atten.cpp:111]   --->   Operation 1277 'phi' 'acc_0_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1278 [1/1] (0.00ns)   --->   "%tk3_0_0 = phi i5 [ 0, %hls_label_4_begin ], [ %add_ln108, %hls_label_5 ]" [flash_atten.cpp:108]   --->   Operation 1278 'phi' 'tk3_0_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1279 [1/1] (1.36ns)   --->   "%icmp_ln108 = icmp eq i5 %tk3_0_0, -16" [flash_atten.cpp:108]   --->   Operation 1279 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1280 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1280 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1281 [1/1] (1.78ns)   --->   "%add_ln108 = add i5 %tk3_0_0, 1" [flash_atten.cpp:108]   --->   Operation 1281 'add' 'add_ln108' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %1, label %hls_label_5" [flash_atten.cpp:108]   --->   Operation 1282 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %tk3_0_0 to i8" [flash_atten.cpp:111]   --->   Operation 1283 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1284 [1/1] (1.87ns)   --->   "%add_ln111 = add i8 %zext_ln89, %zext_ln111" [flash_atten.cpp:111]   --->   Operation 1284 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_91 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111, i4 0)" [flash_atten.cpp:111]   --->   Operation 1285 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i12 %tmp_91 to i64" [flash_atten.cpp:111]   --->   Operation 1286 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1287 [1/1] (0.00ns)   --->   "%V_0_addr = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_1" [flash_atten.cpp:111]   --->   Operation 1287 'getelementptr' 'V_0_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1288 [1/1] (0.00ns)   --->   "%V_1_addr = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_1" [flash_atten.cpp:111]   --->   Operation 1288 'getelementptr' 'V_1_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1289 [1/1] (0.00ns)   --->   "%V_2_addr = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_1" [flash_atten.cpp:111]   --->   Operation 1289 'getelementptr' 'V_2_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1290 [1/1] (0.00ns)   --->   "%V_3_addr = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_1" [flash_atten.cpp:111]   --->   Operation 1290 'getelementptr' 'V_3_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i5 %tk3_0_0 to i4" [flash_atten.cpp:110]   --->   Operation 1291 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 1292 [1/1] (2.06ns)   --->   "%tmp_60 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110)" [flash_atten.cpp:110]   --->   Operation 1292 'mux' 'tmp_60' <Predicate = (!icmp_ln108)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1293 [4/4] (5.70ns)   --->   "%w = fmul float %tmp_60, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1293 'fmul' 'w' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1294 [2/2] (3.25ns)   --->   "%V_0_load = load float* %V_0_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1294 'load' 'V_0_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 1295 [2/2] (3.25ns)   --->   "%V_1_load = load float* %V_1_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1295 'load' 'V_1_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 1296 [2/2] (3.25ns)   --->   "%V_2_load = load float* %V_2_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1296 'load' 'V_2_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 1297 [2/2] (3.25ns)   --->   "%V_3_load = load float* %V_3_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1297 'load' 'V_3_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 135 <SV = 109> <Delay = 5.70>
ST_135 : Operation 1298 [3/4] (5.70ns)   --->   "%w = fmul float %tmp_60, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1298 'fmul' 'w' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1299 [1/2] (3.25ns)   --->   "%V_0_load = load float* %V_0_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1299 'load' 'V_0_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 1300 [1/2] (3.25ns)   --->   "%V_1_load = load float* %V_1_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1300 'load' 'V_1_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 1301 [1/2] (3.25ns)   --->   "%V_2_load = load float* %V_2_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1301 'load' 'V_2_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 1302 [1/2] (3.25ns)   --->   "%V_3_load = load float* %V_3_addr, align 16" [flash_atten.cpp:111]   --->   Operation 1302 'load' 'V_3_load' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 1303 [1/1] (1.95ns)   --->   "%tmp_61 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load, float %V_1_load, float %V_2_load, float %V_3_load, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1303 'mux' 'tmp_61' <Predicate = (!icmp_ln108)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 110> <Delay = 5.70>
ST_136 : Operation 1304 [2/4] (5.70ns)   --->   "%w = fmul float %tmp_60, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1304 'fmul' 'w' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 111> <Delay = 5.70>
ST_137 : Operation 1305 [1/4] (5.70ns)   --->   "%w = fmul float %tmp_60, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1305 'fmul' 'w' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 112> <Delay = 5.70>
ST_138 : Operation 1306 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %w, %tmp_61" [flash_atten.cpp:111]   --->   Operation 1306 'fmul' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 113> <Delay = 5.70>
ST_139 : Operation 1307 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %w, %tmp_61" [flash_atten.cpp:111]   --->   Operation 1307 'fmul' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 114> <Delay = 5.70>
ST_140 : Operation 1308 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %w, %tmp_61" [flash_atten.cpp:111]   --->   Operation 1308 'fmul' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 115> <Delay = 5.70>
ST_141 : Operation 1309 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %w, %tmp_61" [flash_atten.cpp:111]   --->   Operation 1309 'fmul' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 116> <Delay = 7.25>
ST_142 : Operation 1310 [5/5] (7.25ns)   --->   "%acc_s = fadd float %acc_0_0, %tmp_6" [flash_atten.cpp:111]   --->   Operation 1310 'fadd' 'acc_s' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 117> <Delay = 7.25>
ST_143 : Operation 1311 [4/5] (7.25ns)   --->   "%acc_s = fadd float %acc_0_0, %tmp_6" [flash_atten.cpp:111]   --->   Operation 1311 'fadd' 'acc_s' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 118> <Delay = 7.25>
ST_144 : Operation 1312 [3/5] (7.25ns)   --->   "%acc_s = fadd float %acc_0_0, %tmp_6" [flash_atten.cpp:111]   --->   Operation 1312 'fadd' 'acc_s' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 119> <Delay = 7.25>
ST_145 : Operation 1313 [2/5] (7.25ns)   --->   "%acc_s = fadd float %acc_0_0, %tmp_6" [flash_atten.cpp:111]   --->   Operation 1313 'fadd' 'acc_s' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 120> <Delay = 7.25>
ST_146 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1314 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 1315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1315 'specpipeline' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 1316 [1/5] (7.25ns)   --->   "%acc_s = fadd float %acc_0_0, %tmp_6" [flash_atten.cpp:111]   --->   Operation 1316 'fadd' 'acc_s' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1317 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3)" [flash_atten.cpp:112]   --->   Operation 1317 'specregionend' 'empty_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 1318 [1/1] (0.00ns)   --->   "br label %2" [flash_atten.cpp:108]   --->   Operation 1318 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 147 <SV = 109> <Delay = 3.25>
ST_147 : Operation 1319 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]" [flash_atten.cpp:113]   --->   Operation 1319 'switch' <Predicate = true> <Delay = 1.30>
ST_147 : Operation 1320 [1/1] (3.25ns)   --->   "store float %acc_0_0, float* %OUT_2_addr, align 16" [flash_atten.cpp:113]   --->   Operation 1320 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 1321 [1/1] (0.00ns)   --->   "br label %hls_label_4" [flash_atten.cpp:113]   --->   Operation 1321 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_147 : Operation 1322 [1/1] (3.25ns)   --->   "store float %acc_0_0, float* %OUT_1_addr, align 16" [flash_atten.cpp:113]   --->   Operation 1322 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 1323 [1/1] (0.00ns)   --->   "br label %hls_label_4" [flash_atten.cpp:113]   --->   Operation 1323 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_147 : Operation 1324 [1/1] (3.25ns)   --->   "store float %acc_0_0, float* %OUT_0_addr, align 16" [flash_atten.cpp:113]   --->   Operation 1324 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 1325 [1/1] (0.00ns)   --->   "br label %hls_label_4" [flash_atten.cpp:113]   --->   Operation 1325 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_147 : Operation 1326 [1/1] (3.25ns)   --->   "store float %acc_0_0, float* %OUT_3_addr, align 16" [flash_atten.cpp:113]   --->   Operation 1326 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 1327 [1/1] (0.00ns)   --->   "br label %hls_label_4" [flash_atten.cpp:113]   --->   Operation 1327 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_147 : Operation 1328 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)" [flash_atten.cpp:114]   --->   Operation 1328 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1329 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1330 [1/1] (1.76ns)   --->   "br label %4" [flash_atten.cpp:108]   --->   Operation 1330 'br' <Predicate = true> <Delay = 1.76>

State 148 <SV = 110> <Delay = 7.76>
ST_148 : Operation 1331 [1/1] (0.00ns)   --->   "%acc_0_1 = phi float [ 0.000000e+00, %hls_label_4 ], [ %acc_1, %hls_label_51 ]" [flash_atten.cpp:111]   --->   Operation 1331 'phi' 'acc_0_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1332 [1/1] (0.00ns)   --->   "%tk3_0_1 = phi i5 [ 0, %hls_label_4 ], [ %add_ln108_1, %hls_label_51 ]" [flash_atten.cpp:108]   --->   Operation 1332 'phi' 'tk3_0_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1333 [1/1] (1.36ns)   --->   "%icmp_ln108_1 = icmp eq i5 %tk3_0_1, -16" [flash_atten.cpp:108]   --->   Operation 1333 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1334 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1334 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1335 [1/1] (1.78ns)   --->   "%add_ln108_1 = add i5 %tk3_0_1, 1" [flash_atten.cpp:108]   --->   Operation 1335 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1336 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_1, label %3, label %hls_label_51" [flash_atten.cpp:108]   --->   Operation 1336 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i5 %tk3_0_1 to i8" [flash_atten.cpp:111]   --->   Operation 1337 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1338 [1/1] (1.87ns)   --->   "%add_ln111_1 = add i8 %zext_ln89, %zext_ln111_2" [flash_atten.cpp:111]   --->   Operation 1338 'add' 'add_ln111_1' <Predicate = (!icmp_ln108_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_102_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_1, i4 0)" [flash_atten.cpp:111]   --->   Operation 1339 'bitconcatenate' 'tmp_102_cast' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1340 [1/1] (0.00ns)   --->   "%or_ln111 = or i12 %tmp_102_cast, 1" [flash_atten.cpp:111]   --->   Operation 1340 'or' 'or_ln111' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i12 %or_ln111 to i64" [flash_atten.cpp:111]   --->   Operation 1341 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1342 [1/1] (0.00ns)   --->   "%V_0_addr_16 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_3" [flash_atten.cpp:111]   --->   Operation 1342 'getelementptr' 'V_0_addr_16' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1343 [1/1] (0.00ns)   --->   "%V_1_addr_16 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_3" [flash_atten.cpp:111]   --->   Operation 1343 'getelementptr' 'V_1_addr_16' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1344 [1/1] (0.00ns)   --->   "%V_2_addr_16 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_3" [flash_atten.cpp:111]   --->   Operation 1344 'getelementptr' 'V_2_addr_16' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1345 [1/1] (0.00ns)   --->   "%V_3_addr_16 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_3" [flash_atten.cpp:111]   --->   Operation 1345 'getelementptr' 'V_3_addr_16' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i5 %tk3_0_1 to i4" [flash_atten.cpp:110]   --->   Operation 1346 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_148 : Operation 1347 [1/1] (2.06ns)   --->   "%tmp_64 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_1)" [flash_atten.cpp:110]   --->   Operation 1347 'mux' 'tmp_64' <Predicate = (!icmp_ln108_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1348 [4/4] (5.70ns)   --->   "%w_1 = fmul float %tmp_64, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1348 'fmul' 'w_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1349 [2/2] (3.25ns)   --->   "%V_0_load_1 = load float* %V_0_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1349 'load' 'V_0_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 1350 [2/2] (3.25ns)   --->   "%V_1_load_1 = load float* %V_1_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1350 'load' 'V_1_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 1351 [2/2] (3.25ns)   --->   "%V_2_load_1 = load float* %V_2_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1351 'load' 'V_2_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 1352 [2/2] (3.25ns)   --->   "%V_3_load_1 = load float* %V_3_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1352 'load' 'V_3_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 149 <SV = 111> <Delay = 5.70>
ST_149 : Operation 1353 [3/4] (5.70ns)   --->   "%w_1 = fmul float %tmp_64, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1353 'fmul' 'w_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1354 [1/2] (3.25ns)   --->   "%V_0_load_1 = load float* %V_0_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1354 'load' 'V_0_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 1355 [1/2] (3.25ns)   --->   "%V_1_load_1 = load float* %V_1_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1355 'load' 'V_1_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 1356 [1/2] (3.25ns)   --->   "%V_2_load_1 = load float* %V_2_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1356 'load' 'V_2_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 1357 [1/2] (3.25ns)   --->   "%V_3_load_1 = load float* %V_3_addr_16, align 4" [flash_atten.cpp:111]   --->   Operation 1357 'load' 'V_3_load_1' <Predicate = (!icmp_ln108_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 1358 [1/1] (1.95ns)   --->   "%tmp_65 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_1, float %V_1_load_1, float %V_2_load_1, float %V_3_load_1, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1358 'mux' 'tmp_65' <Predicate = (!icmp_ln108_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 112> <Delay = 5.70>
ST_150 : Operation 1359 [2/4] (5.70ns)   --->   "%w_1 = fmul float %tmp_64, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1359 'fmul' 'w_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 113> <Delay = 5.70>
ST_151 : Operation 1360 [1/4] (5.70ns)   --->   "%w_1 = fmul float %tmp_64, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1360 'fmul' 'w_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 114> <Delay = 5.70>
ST_152 : Operation 1361 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %w_1, %tmp_65" [flash_atten.cpp:111]   --->   Operation 1361 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 115> <Delay = 5.70>
ST_153 : Operation 1362 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %w_1, %tmp_65" [flash_atten.cpp:111]   --->   Operation 1362 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 116> <Delay = 5.70>
ST_154 : Operation 1363 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %w_1, %tmp_65" [flash_atten.cpp:111]   --->   Operation 1363 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 117> <Delay = 5.70>
ST_155 : Operation 1364 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %w_1, %tmp_65" [flash_atten.cpp:111]   --->   Operation 1364 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln108_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 118> <Delay = 7.25>
ST_156 : Operation 1365 [5/5] (7.25ns)   --->   "%acc_1 = fadd float %acc_0_1, %tmp_6_1" [flash_atten.cpp:111]   --->   Operation 1365 'fadd' 'acc_1' <Predicate = (!icmp_ln108_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 119> <Delay = 7.25>
ST_157 : Operation 1366 [4/5] (7.25ns)   --->   "%acc_1 = fadd float %acc_0_1, %tmp_6_1" [flash_atten.cpp:111]   --->   Operation 1366 'fadd' 'acc_1' <Predicate = (!icmp_ln108_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 120> <Delay = 7.25>
ST_158 : Operation 1367 [3/5] (7.25ns)   --->   "%acc_1 = fadd float %acc_0_1, %tmp_6_1" [flash_atten.cpp:111]   --->   Operation 1367 'fadd' 'acc_1' <Predicate = (!icmp_ln108_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 121> <Delay = 7.25>
ST_159 : Operation 1368 [2/5] (7.25ns)   --->   "%acc_1 = fadd float %acc_0_1, %tmp_6_1" [flash_atten.cpp:111]   --->   Operation 1368 'fadd' 'acc_1' <Predicate = (!icmp_ln108_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 122> <Delay = 7.25>
ST_160 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1369 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_160 : Operation 1370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1370 'specpipeline' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_160 : Operation 1371 [1/5] (7.25ns)   --->   "%acc_1 = fadd float %acc_0_1, %tmp_6_1" [flash_atten.cpp:111]   --->   Operation 1371 'fadd' 'acc_1' <Predicate = (!icmp_ln108_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1372 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_7)" [flash_atten.cpp:112]   --->   Operation 1372 'specregionend' 'empty_14' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_160 : Operation 1373 [1/1] (0.00ns)   --->   "br label %4" [flash_atten.cpp:108]   --->   Operation 1373 'br' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>

State 161 <SV = 111> <Delay = 3.25>
ST_161 : Operation 1374 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]" [flash_atten.cpp:113]   --->   Operation 1374 'switch' <Predicate = true> <Delay = 1.30>
ST_161 : Operation 1375 [1/1] (3.25ns)   --->   "store float %acc_0_1, float* %OUT_2_addr_1, align 4" [flash_atten.cpp:113]   --->   Operation 1375 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 1376 [1/1] (0.00ns)   --->   "br label %hls_label_41" [flash_atten.cpp:113]   --->   Operation 1376 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_161 : Operation 1377 [1/1] (3.25ns)   --->   "store float %acc_0_1, float* %OUT_1_addr_1, align 4" [flash_atten.cpp:113]   --->   Operation 1377 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 1378 [1/1] (0.00ns)   --->   "br label %hls_label_41" [flash_atten.cpp:113]   --->   Operation 1378 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_161 : Operation 1379 [1/1] (3.25ns)   --->   "store float %acc_0_1, float* %OUT_0_addr_1, align 4" [flash_atten.cpp:113]   --->   Operation 1379 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 1380 [1/1] (0.00ns)   --->   "br label %hls_label_41" [flash_atten.cpp:113]   --->   Operation 1380 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_161 : Operation 1381 [1/1] (3.25ns)   --->   "store float %acc_0_1, float* %OUT_3_addr_1, align 4" [flash_atten.cpp:113]   --->   Operation 1381 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 1382 [1/1] (0.00ns)   --->   "br label %hls_label_41" [flash_atten.cpp:113]   --->   Operation 1382 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_161 : Operation 1383 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_5)" [flash_atten.cpp:114]   --->   Operation 1383 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1384 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1385 [1/1] (1.76ns)   --->   "br label %6" [flash_atten.cpp:108]   --->   Operation 1385 'br' <Predicate = true> <Delay = 1.76>

State 162 <SV = 112> <Delay = 7.76>
ST_162 : Operation 1386 [1/1] (0.00ns)   --->   "%acc_0_2 = phi float [ 0.000000e+00, %hls_label_41 ], [ %acc_2, %hls_label_52 ]" [flash_atten.cpp:111]   --->   Operation 1386 'phi' 'acc_0_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1387 [1/1] (0.00ns)   --->   "%tk3_0_2 = phi i5 [ 0, %hls_label_41 ], [ %add_ln108_2, %hls_label_52 ]" [flash_atten.cpp:108]   --->   Operation 1387 'phi' 'tk3_0_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1388 [1/1] (1.36ns)   --->   "%icmp_ln108_2 = icmp eq i5 %tk3_0_2, -16" [flash_atten.cpp:108]   --->   Operation 1388 'icmp' 'icmp_ln108_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1389 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1389 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1390 [1/1] (1.78ns)   --->   "%add_ln108_2 = add i5 %tk3_0_2, 1" [flash_atten.cpp:108]   --->   Operation 1390 'add' 'add_ln108_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_2, label %5, label %hls_label_52" [flash_atten.cpp:108]   --->   Operation 1391 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i5 %tk3_0_2 to i8" [flash_atten.cpp:111]   --->   Operation 1392 'zext' 'zext_ln111_4' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1393 [1/1] (1.87ns)   --->   "%add_ln111_2 = add i8 %zext_ln89, %zext_ln111_4" [flash_atten.cpp:111]   --->   Operation 1393 'add' 'add_ln111_2' <Predicate = (!icmp_ln108_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_106_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_2, i4 0)" [flash_atten.cpp:111]   --->   Operation 1394 'bitconcatenate' 'tmp_106_cast' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1395 [1/1] (0.00ns)   --->   "%or_ln111_1 = or i12 %tmp_106_cast, 2" [flash_atten.cpp:111]   --->   Operation 1395 'or' 'or_ln111_1' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i12 %or_ln111_1 to i64" [flash_atten.cpp:111]   --->   Operation 1396 'zext' 'zext_ln111_5' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1397 [1/1] (0.00ns)   --->   "%V_0_addr_17 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_5" [flash_atten.cpp:111]   --->   Operation 1397 'getelementptr' 'V_0_addr_17' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1398 [1/1] (0.00ns)   --->   "%V_1_addr_17 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_5" [flash_atten.cpp:111]   --->   Operation 1398 'getelementptr' 'V_1_addr_17' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1399 [1/1] (0.00ns)   --->   "%V_2_addr_17 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_5" [flash_atten.cpp:111]   --->   Operation 1399 'getelementptr' 'V_2_addr_17' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1400 [1/1] (0.00ns)   --->   "%V_3_addr_17 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_5" [flash_atten.cpp:111]   --->   Operation 1400 'getelementptr' 'V_3_addr_17' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i5 %tk3_0_2 to i4" [flash_atten.cpp:110]   --->   Operation 1401 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_162 : Operation 1402 [1/1] (2.06ns)   --->   "%tmp_68 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_2)" [flash_atten.cpp:110]   --->   Operation 1402 'mux' 'tmp_68' <Predicate = (!icmp_ln108_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1403 [4/4] (5.70ns)   --->   "%w_2 = fmul float %tmp_68, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1403 'fmul' 'w_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1404 [2/2] (3.25ns)   --->   "%V_0_load_2 = load float* %V_0_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1404 'load' 'V_0_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 1405 [2/2] (3.25ns)   --->   "%V_1_load_2 = load float* %V_1_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1405 'load' 'V_1_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 1406 [2/2] (3.25ns)   --->   "%V_2_load_2 = load float* %V_2_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1406 'load' 'V_2_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 1407 [2/2] (3.25ns)   --->   "%V_3_load_2 = load float* %V_3_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1407 'load' 'V_3_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 163 <SV = 113> <Delay = 5.70>
ST_163 : Operation 1408 [3/4] (5.70ns)   --->   "%w_2 = fmul float %tmp_68, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1408 'fmul' 'w_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1409 [1/2] (3.25ns)   --->   "%V_0_load_2 = load float* %V_0_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1409 'load' 'V_0_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 1410 [1/2] (3.25ns)   --->   "%V_1_load_2 = load float* %V_1_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1410 'load' 'V_1_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 1411 [1/2] (3.25ns)   --->   "%V_2_load_2 = load float* %V_2_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1411 'load' 'V_2_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 1412 [1/2] (3.25ns)   --->   "%V_3_load_2 = load float* %V_3_addr_17, align 8" [flash_atten.cpp:111]   --->   Operation 1412 'load' 'V_3_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 1413 [1/1] (1.95ns)   --->   "%tmp_69 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_2, float %V_1_load_2, float %V_2_load_2, float %V_3_load_2, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1413 'mux' 'tmp_69' <Predicate = (!icmp_ln108_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 114> <Delay = 5.70>
ST_164 : Operation 1414 [2/4] (5.70ns)   --->   "%w_2 = fmul float %tmp_68, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1414 'fmul' 'w_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 115> <Delay = 5.70>
ST_165 : Operation 1415 [1/4] (5.70ns)   --->   "%w_2 = fmul float %tmp_68, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1415 'fmul' 'w_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 116> <Delay = 5.70>
ST_166 : Operation 1416 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %w_2, %tmp_69" [flash_atten.cpp:111]   --->   Operation 1416 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 117> <Delay = 5.70>
ST_167 : Operation 1417 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %w_2, %tmp_69" [flash_atten.cpp:111]   --->   Operation 1417 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 118> <Delay = 5.70>
ST_168 : Operation 1418 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %w_2, %tmp_69" [flash_atten.cpp:111]   --->   Operation 1418 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 119> <Delay = 5.70>
ST_169 : Operation 1419 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %w_2, %tmp_69" [flash_atten.cpp:111]   --->   Operation 1419 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln108_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 120> <Delay = 7.25>
ST_170 : Operation 1420 [5/5] (7.25ns)   --->   "%acc_2 = fadd float %acc_0_2, %tmp_6_2" [flash_atten.cpp:111]   --->   Operation 1420 'fadd' 'acc_2' <Predicate = (!icmp_ln108_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 121> <Delay = 7.25>
ST_171 : Operation 1421 [4/5] (7.25ns)   --->   "%acc_2 = fadd float %acc_0_2, %tmp_6_2" [flash_atten.cpp:111]   --->   Operation 1421 'fadd' 'acc_2' <Predicate = (!icmp_ln108_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 122> <Delay = 7.25>
ST_172 : Operation 1422 [3/5] (7.25ns)   --->   "%acc_2 = fadd float %acc_0_2, %tmp_6_2" [flash_atten.cpp:111]   --->   Operation 1422 'fadd' 'acc_2' <Predicate = (!icmp_ln108_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 123> <Delay = 7.25>
ST_173 : Operation 1423 [2/5] (7.25ns)   --->   "%acc_2 = fadd float %acc_0_2, %tmp_6_2" [flash_atten.cpp:111]   --->   Operation 1423 'fadd' 'acc_2' <Predicate = (!icmp_ln108_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 124> <Delay = 7.25>
ST_174 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1424 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_174 : Operation 1425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1425 'specpipeline' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_174 : Operation 1426 [1/5] (7.25ns)   --->   "%acc_2 = fadd float %acc_0_2, %tmp_6_2" [flash_atten.cpp:111]   --->   Operation 1426 'fadd' 'acc_2' <Predicate = (!icmp_ln108_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_9)" [flash_atten.cpp:112]   --->   Operation 1427 'specregionend' 'empty_17' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_174 : Operation 1428 [1/1] (0.00ns)   --->   "br label %6" [flash_atten.cpp:108]   --->   Operation 1428 'br' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>

State 175 <SV = 113> <Delay = 3.25>
ST_175 : Operation 1429 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]" [flash_atten.cpp:113]   --->   Operation 1429 'switch' <Predicate = true> <Delay = 1.30>
ST_175 : Operation 1430 [1/1] (3.25ns)   --->   "store float %acc_0_2, float* %OUT_2_addr_2, align 8" [flash_atten.cpp:113]   --->   Operation 1430 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 1431 [1/1] (0.00ns)   --->   "br label %hls_label_42" [flash_atten.cpp:113]   --->   Operation 1431 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_175 : Operation 1432 [1/1] (3.25ns)   --->   "store float %acc_0_2, float* %OUT_1_addr_2, align 8" [flash_atten.cpp:113]   --->   Operation 1432 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 1433 [1/1] (0.00ns)   --->   "br label %hls_label_42" [flash_atten.cpp:113]   --->   Operation 1433 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_175 : Operation 1434 [1/1] (3.25ns)   --->   "store float %acc_0_2, float* %OUT_0_addr_2, align 8" [flash_atten.cpp:113]   --->   Operation 1434 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 1435 [1/1] (0.00ns)   --->   "br label %hls_label_42" [flash_atten.cpp:113]   --->   Operation 1435 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_175 : Operation 1436 [1/1] (3.25ns)   --->   "store float %acc_0_2, float* %OUT_3_addr_2, align 8" [flash_atten.cpp:113]   --->   Operation 1436 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 1437 [1/1] (0.00ns)   --->   "br label %hls_label_42" [flash_atten.cpp:113]   --->   Operation 1437 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_175 : Operation 1438 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_8)" [flash_atten.cpp:114]   --->   Operation 1438 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1439 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1440 [1/1] (1.76ns)   --->   "br label %8" [flash_atten.cpp:108]   --->   Operation 1440 'br' <Predicate = true> <Delay = 1.76>

State 176 <SV = 114> <Delay = 7.76>
ST_176 : Operation 1441 [1/1] (0.00ns)   --->   "%acc_0_3 = phi float [ 0.000000e+00, %hls_label_42 ], [ %acc_3, %hls_label_53 ]" [flash_atten.cpp:111]   --->   Operation 1441 'phi' 'acc_0_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1442 [1/1] (0.00ns)   --->   "%tk3_0_3 = phi i5 [ 0, %hls_label_42 ], [ %add_ln108_3, %hls_label_53 ]" [flash_atten.cpp:108]   --->   Operation 1442 'phi' 'tk3_0_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1443 [1/1] (1.36ns)   --->   "%icmp_ln108_3 = icmp eq i5 %tk3_0_3, -16" [flash_atten.cpp:108]   --->   Operation 1443 'icmp' 'icmp_ln108_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1444 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1444 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1445 [1/1] (1.78ns)   --->   "%add_ln108_3 = add i5 %tk3_0_3, 1" [flash_atten.cpp:108]   --->   Operation 1445 'add' 'add_ln108_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1446 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_3, label %7, label %hls_label_53" [flash_atten.cpp:108]   --->   Operation 1446 'br' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i5 %tk3_0_3 to i8" [flash_atten.cpp:111]   --->   Operation 1447 'zext' 'zext_ln111_6' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1448 [1/1] (1.87ns)   --->   "%add_ln111_3 = add i8 %zext_ln89, %zext_ln111_6" [flash_atten.cpp:111]   --->   Operation 1448 'add' 'add_ln111_3' <Predicate = (!icmp_ln108_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_110_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_3, i4 0)" [flash_atten.cpp:111]   --->   Operation 1449 'bitconcatenate' 'tmp_110_cast' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1450 [1/1] (0.00ns)   --->   "%or_ln111_2 = or i12 %tmp_110_cast, 3" [flash_atten.cpp:111]   --->   Operation 1450 'or' 'or_ln111_2' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i12 %or_ln111_2 to i64" [flash_atten.cpp:111]   --->   Operation 1451 'zext' 'zext_ln111_7' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1452 [1/1] (0.00ns)   --->   "%V_0_addr_18 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_7" [flash_atten.cpp:111]   --->   Operation 1452 'getelementptr' 'V_0_addr_18' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1453 [1/1] (0.00ns)   --->   "%V_1_addr_18 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_7" [flash_atten.cpp:111]   --->   Operation 1453 'getelementptr' 'V_1_addr_18' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1454 [1/1] (0.00ns)   --->   "%V_2_addr_18 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_7" [flash_atten.cpp:111]   --->   Operation 1454 'getelementptr' 'V_2_addr_18' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1455 [1/1] (0.00ns)   --->   "%V_3_addr_18 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_7" [flash_atten.cpp:111]   --->   Operation 1455 'getelementptr' 'V_3_addr_18' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i5 %tk3_0_3 to i4" [flash_atten.cpp:110]   --->   Operation 1456 'trunc' 'trunc_ln110_3' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_176 : Operation 1457 [1/1] (2.06ns)   --->   "%tmp_72 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_3)" [flash_atten.cpp:110]   --->   Operation 1457 'mux' 'tmp_72' <Predicate = (!icmp_ln108_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1458 [4/4] (5.70ns)   --->   "%w_3 = fmul float %tmp_72, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1458 'fmul' 'w_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1459 [2/2] (3.25ns)   --->   "%V_0_load_3 = load float* %V_0_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1459 'load' 'V_0_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 1460 [2/2] (3.25ns)   --->   "%V_1_load_3 = load float* %V_1_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1460 'load' 'V_1_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 1461 [2/2] (3.25ns)   --->   "%V_2_load_3 = load float* %V_2_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1461 'load' 'V_2_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 1462 [2/2] (3.25ns)   --->   "%V_3_load_3 = load float* %V_3_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1462 'load' 'V_3_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 177 <SV = 115> <Delay = 5.70>
ST_177 : Operation 1463 [3/4] (5.70ns)   --->   "%w_3 = fmul float %tmp_72, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1463 'fmul' 'w_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1464 [1/2] (3.25ns)   --->   "%V_0_load_3 = load float* %V_0_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1464 'load' 'V_0_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 1465 [1/2] (3.25ns)   --->   "%V_1_load_3 = load float* %V_1_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1465 'load' 'V_1_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 1466 [1/2] (3.25ns)   --->   "%V_2_load_3 = load float* %V_2_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1466 'load' 'V_2_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 1467 [1/2] (3.25ns)   --->   "%V_3_load_3 = load float* %V_3_addr_18, align 4" [flash_atten.cpp:111]   --->   Operation 1467 'load' 'V_3_load_3' <Predicate = (!icmp_ln108_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 1468 [1/1] (1.95ns)   --->   "%tmp_73 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_3, float %V_1_load_3, float %V_2_load_3, float %V_3_load_3, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1468 'mux' 'tmp_73' <Predicate = (!icmp_ln108_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 116> <Delay = 5.70>
ST_178 : Operation 1469 [2/4] (5.70ns)   --->   "%w_3 = fmul float %tmp_72, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1469 'fmul' 'w_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 117> <Delay = 5.70>
ST_179 : Operation 1470 [1/4] (5.70ns)   --->   "%w_3 = fmul float %tmp_72, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1470 'fmul' 'w_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 118> <Delay = 5.70>
ST_180 : Operation 1471 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %w_3, %tmp_73" [flash_atten.cpp:111]   --->   Operation 1471 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 119> <Delay = 5.70>
ST_181 : Operation 1472 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %w_3, %tmp_73" [flash_atten.cpp:111]   --->   Operation 1472 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 120> <Delay = 5.70>
ST_182 : Operation 1473 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %w_3, %tmp_73" [flash_atten.cpp:111]   --->   Operation 1473 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 121> <Delay = 5.70>
ST_183 : Operation 1474 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %w_3, %tmp_73" [flash_atten.cpp:111]   --->   Operation 1474 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln108_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 122> <Delay = 7.25>
ST_184 : Operation 1475 [5/5] (7.25ns)   --->   "%acc_3 = fadd float %acc_0_3, %tmp_6_3" [flash_atten.cpp:111]   --->   Operation 1475 'fadd' 'acc_3' <Predicate = (!icmp_ln108_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 123> <Delay = 7.25>
ST_185 : Operation 1476 [4/5] (7.25ns)   --->   "%acc_3 = fadd float %acc_0_3, %tmp_6_3" [flash_atten.cpp:111]   --->   Operation 1476 'fadd' 'acc_3' <Predicate = (!icmp_ln108_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 124> <Delay = 7.25>
ST_186 : Operation 1477 [3/5] (7.25ns)   --->   "%acc_3 = fadd float %acc_0_3, %tmp_6_3" [flash_atten.cpp:111]   --->   Operation 1477 'fadd' 'acc_3' <Predicate = (!icmp_ln108_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 125> <Delay = 7.25>
ST_187 : Operation 1478 [2/5] (7.25ns)   --->   "%acc_3 = fadd float %acc_0_3, %tmp_6_3" [flash_atten.cpp:111]   --->   Operation 1478 'fadd' 'acc_3' <Predicate = (!icmp_ln108_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 126> <Delay = 7.25>
ST_188 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1479 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_188 : Operation 1480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1480 'specpipeline' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_188 : Operation 1481 [1/5] (7.25ns)   --->   "%acc_3 = fadd float %acc_0_3, %tmp_6_3" [flash_atten.cpp:111]   --->   Operation 1481 'fadd' 'acc_3' <Predicate = (!icmp_ln108_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_11)" [flash_atten.cpp:112]   --->   Operation 1482 'specregionend' 'empty_20' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_188 : Operation 1483 [1/1] (0.00ns)   --->   "br label %8" [flash_atten.cpp:108]   --->   Operation 1483 'br' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>

State 189 <SV = 115> <Delay = 3.25>
ST_189 : Operation 1484 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]" [flash_atten.cpp:113]   --->   Operation 1484 'switch' <Predicate = true> <Delay = 1.30>
ST_189 : Operation 1485 [1/1] (3.25ns)   --->   "store float %acc_0_3, float* %OUT_2_addr_3, align 4" [flash_atten.cpp:113]   --->   Operation 1485 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 1486 [1/1] (0.00ns)   --->   "br label %hls_label_43" [flash_atten.cpp:113]   --->   Operation 1486 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_189 : Operation 1487 [1/1] (3.25ns)   --->   "store float %acc_0_3, float* %OUT_1_addr_3, align 4" [flash_atten.cpp:113]   --->   Operation 1487 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 1488 [1/1] (0.00ns)   --->   "br label %hls_label_43" [flash_atten.cpp:113]   --->   Operation 1488 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_189 : Operation 1489 [1/1] (3.25ns)   --->   "store float %acc_0_3, float* %OUT_0_addr_3, align 4" [flash_atten.cpp:113]   --->   Operation 1489 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 1490 [1/1] (0.00ns)   --->   "br label %hls_label_43" [flash_atten.cpp:113]   --->   Operation 1490 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_189 : Operation 1491 [1/1] (3.25ns)   --->   "store float %acc_0_3, float* %OUT_3_addr_3, align 4" [flash_atten.cpp:113]   --->   Operation 1491 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 1492 [1/1] (0.00ns)   --->   "br label %hls_label_43" [flash_atten.cpp:113]   --->   Operation 1492 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_189 : Operation 1493 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_10)" [flash_atten.cpp:114]   --->   Operation 1493 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1494 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1495 [1/1] (1.76ns)   --->   "br label %10" [flash_atten.cpp:108]   --->   Operation 1495 'br' <Predicate = true> <Delay = 1.76>

State 190 <SV = 116> <Delay = 7.76>
ST_190 : Operation 1496 [1/1] (0.00ns)   --->   "%acc_0_4 = phi float [ 0.000000e+00, %hls_label_43 ], [ %acc_4, %hls_label_54 ]" [flash_atten.cpp:111]   --->   Operation 1496 'phi' 'acc_0_4' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1497 [1/1] (0.00ns)   --->   "%tk3_0_4 = phi i5 [ 0, %hls_label_43 ], [ %add_ln108_4, %hls_label_54 ]" [flash_atten.cpp:108]   --->   Operation 1497 'phi' 'tk3_0_4' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1498 [1/1] (1.36ns)   --->   "%icmp_ln108_4 = icmp eq i5 %tk3_0_4, -16" [flash_atten.cpp:108]   --->   Operation 1498 'icmp' 'icmp_ln108_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1499 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1499 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1500 [1/1] (1.78ns)   --->   "%add_ln108_4 = add i5 %tk3_0_4, 1" [flash_atten.cpp:108]   --->   Operation 1500 'add' 'add_ln108_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1501 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_4, label %9, label %hls_label_54" [flash_atten.cpp:108]   --->   Operation 1501 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i5 %tk3_0_4 to i8" [flash_atten.cpp:111]   --->   Operation 1502 'zext' 'zext_ln111_8' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1503 [1/1] (1.87ns)   --->   "%add_ln111_4 = add i8 %zext_ln89, %zext_ln111_8" [flash_atten.cpp:111]   --->   Operation 1503 'add' 'add_ln111_4' <Predicate = (!icmp_ln108_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_118_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_4, i4 0)" [flash_atten.cpp:111]   --->   Operation 1504 'bitconcatenate' 'tmp_118_cast' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1505 [1/1] (0.00ns)   --->   "%or_ln111_3 = or i12 %tmp_118_cast, 4" [flash_atten.cpp:111]   --->   Operation 1505 'or' 'or_ln111_3' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i12 %or_ln111_3 to i64" [flash_atten.cpp:111]   --->   Operation 1506 'zext' 'zext_ln111_9' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1507 [1/1] (0.00ns)   --->   "%V_0_addr_19 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_9" [flash_atten.cpp:111]   --->   Operation 1507 'getelementptr' 'V_0_addr_19' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1508 [1/1] (0.00ns)   --->   "%V_1_addr_19 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_9" [flash_atten.cpp:111]   --->   Operation 1508 'getelementptr' 'V_1_addr_19' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1509 [1/1] (0.00ns)   --->   "%V_2_addr_19 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_9" [flash_atten.cpp:111]   --->   Operation 1509 'getelementptr' 'V_2_addr_19' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1510 [1/1] (0.00ns)   --->   "%V_3_addr_19 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_9" [flash_atten.cpp:111]   --->   Operation 1510 'getelementptr' 'V_3_addr_19' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i5 %tk3_0_4 to i4" [flash_atten.cpp:110]   --->   Operation 1511 'trunc' 'trunc_ln110_4' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_190 : Operation 1512 [1/1] (2.06ns)   --->   "%tmp_76 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_4)" [flash_atten.cpp:110]   --->   Operation 1512 'mux' 'tmp_76' <Predicate = (!icmp_ln108_4)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1513 [4/4] (5.70ns)   --->   "%w_4 = fmul float %tmp_76, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1513 'fmul' 'w_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1514 [2/2] (3.25ns)   --->   "%V_0_load_4 = load float* %V_0_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1514 'load' 'V_0_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 1515 [2/2] (3.25ns)   --->   "%V_1_load_4 = load float* %V_1_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1515 'load' 'V_1_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 1516 [2/2] (3.25ns)   --->   "%V_2_load_4 = load float* %V_2_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1516 'load' 'V_2_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 1517 [2/2] (3.25ns)   --->   "%V_3_load_4 = load float* %V_3_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1517 'load' 'V_3_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 191 <SV = 117> <Delay = 5.70>
ST_191 : Operation 1518 [3/4] (5.70ns)   --->   "%w_4 = fmul float %tmp_76, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1518 'fmul' 'w_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1519 [1/2] (3.25ns)   --->   "%V_0_load_4 = load float* %V_0_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1519 'load' 'V_0_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 1520 [1/2] (3.25ns)   --->   "%V_1_load_4 = load float* %V_1_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1520 'load' 'V_1_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 1521 [1/2] (3.25ns)   --->   "%V_2_load_4 = load float* %V_2_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1521 'load' 'V_2_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 1522 [1/2] (3.25ns)   --->   "%V_3_load_4 = load float* %V_3_addr_19, align 16" [flash_atten.cpp:111]   --->   Operation 1522 'load' 'V_3_load_4' <Predicate = (!icmp_ln108_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 1523 [1/1] (1.95ns)   --->   "%tmp_77 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_4, float %V_1_load_4, float %V_2_load_4, float %V_3_load_4, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1523 'mux' 'tmp_77' <Predicate = (!icmp_ln108_4)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 118> <Delay = 5.70>
ST_192 : Operation 1524 [2/4] (5.70ns)   --->   "%w_4 = fmul float %tmp_76, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1524 'fmul' 'w_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 119> <Delay = 5.70>
ST_193 : Operation 1525 [1/4] (5.70ns)   --->   "%w_4 = fmul float %tmp_76, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1525 'fmul' 'w_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 120> <Delay = 5.70>
ST_194 : Operation 1526 [4/4] (5.70ns)   --->   "%tmp_6_4 = fmul float %w_4, %tmp_77" [flash_atten.cpp:111]   --->   Operation 1526 'fmul' 'tmp_6_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 121> <Delay = 5.70>
ST_195 : Operation 1527 [3/4] (5.70ns)   --->   "%tmp_6_4 = fmul float %w_4, %tmp_77" [flash_atten.cpp:111]   --->   Operation 1527 'fmul' 'tmp_6_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 122> <Delay = 5.70>
ST_196 : Operation 1528 [2/4] (5.70ns)   --->   "%tmp_6_4 = fmul float %w_4, %tmp_77" [flash_atten.cpp:111]   --->   Operation 1528 'fmul' 'tmp_6_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 123> <Delay = 5.70>
ST_197 : Operation 1529 [1/4] (5.70ns)   --->   "%tmp_6_4 = fmul float %w_4, %tmp_77" [flash_atten.cpp:111]   --->   Operation 1529 'fmul' 'tmp_6_4' <Predicate = (!icmp_ln108_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 124> <Delay = 7.25>
ST_198 : Operation 1530 [5/5] (7.25ns)   --->   "%acc_4 = fadd float %acc_0_4, %tmp_6_4" [flash_atten.cpp:111]   --->   Operation 1530 'fadd' 'acc_4' <Predicate = (!icmp_ln108_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 125> <Delay = 7.25>
ST_199 : Operation 1531 [4/5] (7.25ns)   --->   "%acc_4 = fadd float %acc_0_4, %tmp_6_4" [flash_atten.cpp:111]   --->   Operation 1531 'fadd' 'acc_4' <Predicate = (!icmp_ln108_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 126> <Delay = 7.25>
ST_200 : Operation 1532 [3/5] (7.25ns)   --->   "%acc_4 = fadd float %acc_0_4, %tmp_6_4" [flash_atten.cpp:111]   --->   Operation 1532 'fadd' 'acc_4' <Predicate = (!icmp_ln108_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 127> <Delay = 7.25>
ST_201 : Operation 1533 [2/5] (7.25ns)   --->   "%acc_4 = fadd float %acc_0_4, %tmp_6_4" [flash_atten.cpp:111]   --->   Operation 1533 'fadd' 'acc_4' <Predicate = (!icmp_ln108_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 128> <Delay = 7.25>
ST_202 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1534 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_202 : Operation 1535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1535 'specpipeline' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_202 : Operation 1536 [1/5] (7.25ns)   --->   "%acc_4 = fadd float %acc_0_4, %tmp_6_4" [flash_atten.cpp:111]   --->   Operation 1536 'fadd' 'acc_4' <Predicate = (!icmp_ln108_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1537 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13)" [flash_atten.cpp:112]   --->   Operation 1537 'specregionend' 'empty_23' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_202 : Operation 1538 [1/1] (0.00ns)   --->   "br label %10" [flash_atten.cpp:108]   --->   Operation 1538 'br' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>

State 203 <SV = 117> <Delay = 3.25>
ST_203 : Operation 1539 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]" [flash_atten.cpp:113]   --->   Operation 1539 'switch' <Predicate = true> <Delay = 1.30>
ST_203 : Operation 1540 [1/1] (3.25ns)   --->   "store float %acc_0_4, float* %OUT_2_addr_4, align 16" [flash_atten.cpp:113]   --->   Operation 1540 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 1541 [1/1] (0.00ns)   --->   "br label %hls_label_44" [flash_atten.cpp:113]   --->   Operation 1541 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_203 : Operation 1542 [1/1] (3.25ns)   --->   "store float %acc_0_4, float* %OUT_1_addr_4, align 16" [flash_atten.cpp:113]   --->   Operation 1542 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 1543 [1/1] (0.00ns)   --->   "br label %hls_label_44" [flash_atten.cpp:113]   --->   Operation 1543 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_203 : Operation 1544 [1/1] (3.25ns)   --->   "store float %acc_0_4, float* %OUT_0_addr_4, align 16" [flash_atten.cpp:113]   --->   Operation 1544 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 1545 [1/1] (0.00ns)   --->   "br label %hls_label_44" [flash_atten.cpp:113]   --->   Operation 1545 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_203 : Operation 1546 [1/1] (3.25ns)   --->   "store float %acc_0_4, float* %OUT_3_addr_4, align 16" [flash_atten.cpp:113]   --->   Operation 1546 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 1547 [1/1] (0.00ns)   --->   "br label %hls_label_44" [flash_atten.cpp:113]   --->   Operation 1547 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_203 : Operation 1548 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_12)" [flash_atten.cpp:114]   --->   Operation 1548 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1549 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1550 [1/1] (1.76ns)   --->   "br label %12" [flash_atten.cpp:108]   --->   Operation 1550 'br' <Predicate = true> <Delay = 1.76>

State 204 <SV = 118> <Delay = 7.76>
ST_204 : Operation 1551 [1/1] (0.00ns)   --->   "%acc_0_5 = phi float [ 0.000000e+00, %hls_label_44 ], [ %acc_5, %hls_label_55 ]" [flash_atten.cpp:111]   --->   Operation 1551 'phi' 'acc_0_5' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1552 [1/1] (0.00ns)   --->   "%tk3_0_5 = phi i5 [ 0, %hls_label_44 ], [ %add_ln108_5, %hls_label_55 ]" [flash_atten.cpp:108]   --->   Operation 1552 'phi' 'tk3_0_5' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1553 [1/1] (1.36ns)   --->   "%icmp_ln108_5 = icmp eq i5 %tk3_0_5, -16" [flash_atten.cpp:108]   --->   Operation 1553 'icmp' 'icmp_ln108_5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1554 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1554 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1555 [1/1] (1.78ns)   --->   "%add_ln108_5 = add i5 %tk3_0_5, 1" [flash_atten.cpp:108]   --->   Operation 1555 'add' 'add_ln108_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1556 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_5, label %11, label %hls_label_55" [flash_atten.cpp:108]   --->   Operation 1556 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i5 %tk3_0_5 to i8" [flash_atten.cpp:111]   --->   Operation 1557 'zext' 'zext_ln111_10' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1558 [1/1] (1.87ns)   --->   "%add_ln111_5 = add i8 %zext_ln89, %zext_ln111_10" [flash_atten.cpp:111]   --->   Operation 1558 'add' 'add_ln111_5' <Predicate = (!icmp_ln108_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_120_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_5, i4 0)" [flash_atten.cpp:111]   --->   Operation 1559 'bitconcatenate' 'tmp_120_cast' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1560 [1/1] (0.00ns)   --->   "%or_ln111_4 = or i12 %tmp_120_cast, 5" [flash_atten.cpp:111]   --->   Operation 1560 'or' 'or_ln111_4' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i12 %or_ln111_4 to i64" [flash_atten.cpp:111]   --->   Operation 1561 'zext' 'zext_ln111_11' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1562 [1/1] (0.00ns)   --->   "%V_0_addr_20 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_11" [flash_atten.cpp:111]   --->   Operation 1562 'getelementptr' 'V_0_addr_20' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1563 [1/1] (0.00ns)   --->   "%V_1_addr_20 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_11" [flash_atten.cpp:111]   --->   Operation 1563 'getelementptr' 'V_1_addr_20' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1564 [1/1] (0.00ns)   --->   "%V_2_addr_20 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_11" [flash_atten.cpp:111]   --->   Operation 1564 'getelementptr' 'V_2_addr_20' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1565 [1/1] (0.00ns)   --->   "%V_3_addr_20 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_11" [flash_atten.cpp:111]   --->   Operation 1565 'getelementptr' 'V_3_addr_20' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln110_5 = trunc i5 %tk3_0_5 to i4" [flash_atten.cpp:110]   --->   Operation 1566 'trunc' 'trunc_ln110_5' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_204 : Operation 1567 [1/1] (2.06ns)   --->   "%tmp_80 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_5)" [flash_atten.cpp:110]   --->   Operation 1567 'mux' 'tmp_80' <Predicate = (!icmp_ln108_5)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1568 [4/4] (5.70ns)   --->   "%w_5 = fmul float %tmp_80, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1568 'fmul' 'w_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1569 [2/2] (3.25ns)   --->   "%V_0_load_5 = load float* %V_0_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1569 'load' 'V_0_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 1570 [2/2] (3.25ns)   --->   "%V_1_load_5 = load float* %V_1_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1570 'load' 'V_1_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 1571 [2/2] (3.25ns)   --->   "%V_2_load_5 = load float* %V_2_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1571 'load' 'V_2_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 1572 [2/2] (3.25ns)   --->   "%V_3_load_5 = load float* %V_3_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1572 'load' 'V_3_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 205 <SV = 119> <Delay = 5.70>
ST_205 : Operation 1573 [3/4] (5.70ns)   --->   "%w_5 = fmul float %tmp_80, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1573 'fmul' 'w_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1574 [1/2] (3.25ns)   --->   "%V_0_load_5 = load float* %V_0_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1574 'load' 'V_0_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 1575 [1/2] (3.25ns)   --->   "%V_1_load_5 = load float* %V_1_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1575 'load' 'V_1_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 1576 [1/2] (3.25ns)   --->   "%V_2_load_5 = load float* %V_2_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1576 'load' 'V_2_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 1577 [1/2] (3.25ns)   --->   "%V_3_load_5 = load float* %V_3_addr_20, align 4" [flash_atten.cpp:111]   --->   Operation 1577 'load' 'V_3_load_5' <Predicate = (!icmp_ln108_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 1578 [1/1] (1.95ns)   --->   "%tmp_81 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_5, float %V_1_load_5, float %V_2_load_5, float %V_3_load_5, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1578 'mux' 'tmp_81' <Predicate = (!icmp_ln108_5)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 120> <Delay = 5.70>
ST_206 : Operation 1579 [2/4] (5.70ns)   --->   "%w_5 = fmul float %tmp_80, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1579 'fmul' 'w_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 121> <Delay = 5.70>
ST_207 : Operation 1580 [1/4] (5.70ns)   --->   "%w_5 = fmul float %tmp_80, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1580 'fmul' 'w_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 122> <Delay = 5.70>
ST_208 : Operation 1581 [4/4] (5.70ns)   --->   "%tmp_6_5 = fmul float %w_5, %tmp_81" [flash_atten.cpp:111]   --->   Operation 1581 'fmul' 'tmp_6_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 123> <Delay = 5.70>
ST_209 : Operation 1582 [3/4] (5.70ns)   --->   "%tmp_6_5 = fmul float %w_5, %tmp_81" [flash_atten.cpp:111]   --->   Operation 1582 'fmul' 'tmp_6_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 124> <Delay = 5.70>
ST_210 : Operation 1583 [2/4] (5.70ns)   --->   "%tmp_6_5 = fmul float %w_5, %tmp_81" [flash_atten.cpp:111]   --->   Operation 1583 'fmul' 'tmp_6_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 125> <Delay = 5.70>
ST_211 : Operation 1584 [1/4] (5.70ns)   --->   "%tmp_6_5 = fmul float %w_5, %tmp_81" [flash_atten.cpp:111]   --->   Operation 1584 'fmul' 'tmp_6_5' <Predicate = (!icmp_ln108_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 126> <Delay = 7.25>
ST_212 : Operation 1585 [5/5] (7.25ns)   --->   "%acc_5 = fadd float %acc_0_5, %tmp_6_5" [flash_atten.cpp:111]   --->   Operation 1585 'fadd' 'acc_5' <Predicate = (!icmp_ln108_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 127> <Delay = 7.25>
ST_213 : Operation 1586 [4/5] (7.25ns)   --->   "%acc_5 = fadd float %acc_0_5, %tmp_6_5" [flash_atten.cpp:111]   --->   Operation 1586 'fadd' 'acc_5' <Predicate = (!icmp_ln108_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 128> <Delay = 7.25>
ST_214 : Operation 1587 [3/5] (7.25ns)   --->   "%acc_5 = fadd float %acc_0_5, %tmp_6_5" [flash_atten.cpp:111]   --->   Operation 1587 'fadd' 'acc_5' <Predicate = (!icmp_ln108_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 129> <Delay = 7.25>
ST_215 : Operation 1588 [2/5] (7.25ns)   --->   "%acc_5 = fadd float %acc_0_5, %tmp_6_5" [flash_atten.cpp:111]   --->   Operation 1588 'fadd' 'acc_5' <Predicate = (!icmp_ln108_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 130> <Delay = 7.25>
ST_216 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1589 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_216 : Operation 1590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1590 'specpipeline' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_216 : Operation 1591 [1/5] (7.25ns)   --->   "%acc_5 = fadd float %acc_0_5, %tmp_6_5" [flash_atten.cpp:111]   --->   Operation 1591 'fadd' 'acc_5' <Predicate = (!icmp_ln108_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1592 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_15)" [flash_atten.cpp:112]   --->   Operation 1592 'specregionend' 'empty_26' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_216 : Operation 1593 [1/1] (0.00ns)   --->   "br label %12" [flash_atten.cpp:108]   --->   Operation 1593 'br' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>

State 217 <SV = 119> <Delay = 3.25>
ST_217 : Operation 1594 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]" [flash_atten.cpp:113]   --->   Operation 1594 'switch' <Predicate = true> <Delay = 1.30>
ST_217 : Operation 1595 [1/1] (3.25ns)   --->   "store float %acc_0_5, float* %OUT_2_addr_5, align 4" [flash_atten.cpp:113]   --->   Operation 1595 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 1596 [1/1] (0.00ns)   --->   "br label %hls_label_45" [flash_atten.cpp:113]   --->   Operation 1596 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_217 : Operation 1597 [1/1] (3.25ns)   --->   "store float %acc_0_5, float* %OUT_1_addr_5, align 4" [flash_atten.cpp:113]   --->   Operation 1597 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 1598 [1/1] (0.00ns)   --->   "br label %hls_label_45" [flash_atten.cpp:113]   --->   Operation 1598 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_217 : Operation 1599 [1/1] (3.25ns)   --->   "store float %acc_0_5, float* %OUT_0_addr_5, align 4" [flash_atten.cpp:113]   --->   Operation 1599 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 1600 [1/1] (0.00ns)   --->   "br label %hls_label_45" [flash_atten.cpp:113]   --->   Operation 1600 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_217 : Operation 1601 [1/1] (3.25ns)   --->   "store float %acc_0_5, float* %OUT_3_addr_5, align 4" [flash_atten.cpp:113]   --->   Operation 1601 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 1602 [1/1] (0.00ns)   --->   "br label %hls_label_45" [flash_atten.cpp:113]   --->   Operation 1602 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_217 : Operation 1603 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_14)" [flash_atten.cpp:114]   --->   Operation 1603 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1604 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1605 [1/1] (1.76ns)   --->   "br label %14" [flash_atten.cpp:108]   --->   Operation 1605 'br' <Predicate = true> <Delay = 1.76>

State 218 <SV = 120> <Delay = 7.76>
ST_218 : Operation 1606 [1/1] (0.00ns)   --->   "%acc_0_6 = phi float [ 0.000000e+00, %hls_label_45 ], [ %acc_6, %hls_label_56 ]" [flash_atten.cpp:111]   --->   Operation 1606 'phi' 'acc_0_6' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1607 [1/1] (0.00ns)   --->   "%tk3_0_6 = phi i5 [ 0, %hls_label_45 ], [ %add_ln108_6, %hls_label_56 ]" [flash_atten.cpp:108]   --->   Operation 1607 'phi' 'tk3_0_6' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1608 [1/1] (1.36ns)   --->   "%icmp_ln108_6 = icmp eq i5 %tk3_0_6, -16" [flash_atten.cpp:108]   --->   Operation 1608 'icmp' 'icmp_ln108_6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1609 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1609 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1610 [1/1] (1.78ns)   --->   "%add_ln108_6 = add i5 %tk3_0_6, 1" [flash_atten.cpp:108]   --->   Operation 1610 'add' 'add_ln108_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1611 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_6, label %13, label %hls_label_56" [flash_atten.cpp:108]   --->   Operation 1611 'br' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i5 %tk3_0_6 to i8" [flash_atten.cpp:111]   --->   Operation 1612 'zext' 'zext_ln111_12' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1613 [1/1] (1.87ns)   --->   "%add_ln111_6 = add i8 %zext_ln89, %zext_ln111_12" [flash_atten.cpp:111]   --->   Operation 1613 'add' 'add_ln111_6' <Predicate = (!icmp_ln108_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_122_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_6, i4 0)" [flash_atten.cpp:111]   --->   Operation 1614 'bitconcatenate' 'tmp_122_cast' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1615 [1/1] (0.00ns)   --->   "%or_ln111_5 = or i12 %tmp_122_cast, 6" [flash_atten.cpp:111]   --->   Operation 1615 'or' 'or_ln111_5' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i12 %or_ln111_5 to i64" [flash_atten.cpp:111]   --->   Operation 1616 'zext' 'zext_ln111_13' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1617 [1/1] (0.00ns)   --->   "%V_0_addr_21 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_13" [flash_atten.cpp:111]   --->   Operation 1617 'getelementptr' 'V_0_addr_21' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1618 [1/1] (0.00ns)   --->   "%V_1_addr_21 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_13" [flash_atten.cpp:111]   --->   Operation 1618 'getelementptr' 'V_1_addr_21' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1619 [1/1] (0.00ns)   --->   "%V_2_addr_21 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_13" [flash_atten.cpp:111]   --->   Operation 1619 'getelementptr' 'V_2_addr_21' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1620 [1/1] (0.00ns)   --->   "%V_3_addr_21 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_13" [flash_atten.cpp:111]   --->   Operation 1620 'getelementptr' 'V_3_addr_21' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln110_6 = trunc i5 %tk3_0_6 to i4" [flash_atten.cpp:110]   --->   Operation 1621 'trunc' 'trunc_ln110_6' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_218 : Operation 1622 [1/1] (2.06ns)   --->   "%tmp_84 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_6)" [flash_atten.cpp:110]   --->   Operation 1622 'mux' 'tmp_84' <Predicate = (!icmp_ln108_6)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1623 [4/4] (5.70ns)   --->   "%w_6 = fmul float %tmp_84, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1623 'fmul' 'w_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1624 [2/2] (3.25ns)   --->   "%V_0_load_6 = load float* %V_0_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1624 'load' 'V_0_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 1625 [2/2] (3.25ns)   --->   "%V_1_load_6 = load float* %V_1_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1625 'load' 'V_1_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 1626 [2/2] (3.25ns)   --->   "%V_2_load_6 = load float* %V_2_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1626 'load' 'V_2_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 1627 [2/2] (3.25ns)   --->   "%V_3_load_6 = load float* %V_3_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1627 'load' 'V_3_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 219 <SV = 121> <Delay = 5.70>
ST_219 : Operation 1628 [3/4] (5.70ns)   --->   "%w_6 = fmul float %tmp_84, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1628 'fmul' 'w_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1629 [1/2] (3.25ns)   --->   "%V_0_load_6 = load float* %V_0_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1629 'load' 'V_0_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 1630 [1/2] (3.25ns)   --->   "%V_1_load_6 = load float* %V_1_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1630 'load' 'V_1_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 1631 [1/2] (3.25ns)   --->   "%V_2_load_6 = load float* %V_2_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1631 'load' 'V_2_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 1632 [1/2] (3.25ns)   --->   "%V_3_load_6 = load float* %V_3_addr_21, align 8" [flash_atten.cpp:111]   --->   Operation 1632 'load' 'V_3_load_6' <Predicate = (!icmp_ln108_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 1633 [1/1] (1.95ns)   --->   "%tmp_85 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_6, float %V_1_load_6, float %V_2_load_6, float %V_3_load_6, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1633 'mux' 'tmp_85' <Predicate = (!icmp_ln108_6)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 122> <Delay = 5.70>
ST_220 : Operation 1634 [2/4] (5.70ns)   --->   "%w_6 = fmul float %tmp_84, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1634 'fmul' 'w_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 123> <Delay = 5.70>
ST_221 : Operation 1635 [1/4] (5.70ns)   --->   "%w_6 = fmul float %tmp_84, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1635 'fmul' 'w_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 124> <Delay = 5.70>
ST_222 : Operation 1636 [4/4] (5.70ns)   --->   "%tmp_6_6 = fmul float %w_6, %tmp_85" [flash_atten.cpp:111]   --->   Operation 1636 'fmul' 'tmp_6_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 125> <Delay = 5.70>
ST_223 : Operation 1637 [3/4] (5.70ns)   --->   "%tmp_6_6 = fmul float %w_6, %tmp_85" [flash_atten.cpp:111]   --->   Operation 1637 'fmul' 'tmp_6_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 126> <Delay = 5.70>
ST_224 : Operation 1638 [2/4] (5.70ns)   --->   "%tmp_6_6 = fmul float %w_6, %tmp_85" [flash_atten.cpp:111]   --->   Operation 1638 'fmul' 'tmp_6_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 127> <Delay = 5.70>
ST_225 : Operation 1639 [1/4] (5.70ns)   --->   "%tmp_6_6 = fmul float %w_6, %tmp_85" [flash_atten.cpp:111]   --->   Operation 1639 'fmul' 'tmp_6_6' <Predicate = (!icmp_ln108_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 128> <Delay = 7.25>
ST_226 : Operation 1640 [5/5] (7.25ns)   --->   "%acc_6 = fadd float %acc_0_6, %tmp_6_6" [flash_atten.cpp:111]   --->   Operation 1640 'fadd' 'acc_6' <Predicate = (!icmp_ln108_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 129> <Delay = 7.25>
ST_227 : Operation 1641 [4/5] (7.25ns)   --->   "%acc_6 = fadd float %acc_0_6, %tmp_6_6" [flash_atten.cpp:111]   --->   Operation 1641 'fadd' 'acc_6' <Predicate = (!icmp_ln108_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 130> <Delay = 7.25>
ST_228 : Operation 1642 [3/5] (7.25ns)   --->   "%acc_6 = fadd float %acc_0_6, %tmp_6_6" [flash_atten.cpp:111]   --->   Operation 1642 'fadd' 'acc_6' <Predicate = (!icmp_ln108_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 131> <Delay = 7.25>
ST_229 : Operation 1643 [2/5] (7.25ns)   --->   "%acc_6 = fadd float %acc_0_6, %tmp_6_6" [flash_atten.cpp:111]   --->   Operation 1643 'fadd' 'acc_6' <Predicate = (!icmp_ln108_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 132> <Delay = 7.25>
ST_230 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1644 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_230 : Operation 1645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1645 'specpipeline' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_230 : Operation 1646 [1/5] (7.25ns)   --->   "%acc_6 = fadd float %acc_0_6, %tmp_6_6" [flash_atten.cpp:111]   --->   Operation 1646 'fadd' 'acc_6' <Predicate = (!icmp_ln108_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1647 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_48)" [flash_atten.cpp:112]   --->   Operation 1647 'specregionend' 'empty_29' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>
ST_230 : Operation 1648 [1/1] (0.00ns)   --->   "br label %14" [flash_atten.cpp:108]   --->   Operation 1648 'br' <Predicate = (!icmp_ln108_6)> <Delay = 0.00>

State 231 <SV = 121> <Delay = 3.25>
ST_231 : Operation 1649 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]" [flash_atten.cpp:113]   --->   Operation 1649 'switch' <Predicate = true> <Delay = 1.30>
ST_231 : Operation 1650 [1/1] (3.25ns)   --->   "store float %acc_0_6, float* %OUT_2_addr_6, align 8" [flash_atten.cpp:113]   --->   Operation 1650 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 1651 [1/1] (0.00ns)   --->   "br label %hls_label_46" [flash_atten.cpp:113]   --->   Operation 1651 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_231 : Operation 1652 [1/1] (3.25ns)   --->   "store float %acc_0_6, float* %OUT_1_addr_6, align 8" [flash_atten.cpp:113]   --->   Operation 1652 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 1653 [1/1] (0.00ns)   --->   "br label %hls_label_46" [flash_atten.cpp:113]   --->   Operation 1653 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_231 : Operation 1654 [1/1] (3.25ns)   --->   "store float %acc_0_6, float* %OUT_0_addr_6, align 8" [flash_atten.cpp:113]   --->   Operation 1654 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 1655 [1/1] (0.00ns)   --->   "br label %hls_label_46" [flash_atten.cpp:113]   --->   Operation 1655 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_231 : Operation 1656 [1/1] (3.25ns)   --->   "store float %acc_0_6, float* %OUT_3_addr_6, align 8" [flash_atten.cpp:113]   --->   Operation 1656 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 1657 [1/1] (0.00ns)   --->   "br label %hls_label_46" [flash_atten.cpp:113]   --->   Operation 1657 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_231 : Operation 1658 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_16)" [flash_atten.cpp:114]   --->   Operation 1658 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1659 'specregionbegin' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1660 [1/1] (1.76ns)   --->   "br label %16" [flash_atten.cpp:108]   --->   Operation 1660 'br' <Predicate = true> <Delay = 1.76>

State 232 <SV = 122> <Delay = 7.76>
ST_232 : Operation 1661 [1/1] (0.00ns)   --->   "%acc_0_7 = phi float [ 0.000000e+00, %hls_label_46 ], [ %acc_7, %hls_label_57 ]" [flash_atten.cpp:111]   --->   Operation 1661 'phi' 'acc_0_7' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1662 [1/1] (0.00ns)   --->   "%tk3_0_7 = phi i5 [ 0, %hls_label_46 ], [ %add_ln108_7, %hls_label_57 ]" [flash_atten.cpp:108]   --->   Operation 1662 'phi' 'tk3_0_7' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1663 [1/1] (1.36ns)   --->   "%icmp_ln108_7 = icmp eq i5 %tk3_0_7, -16" [flash_atten.cpp:108]   --->   Operation 1663 'icmp' 'icmp_ln108_7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1664 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1664 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1665 [1/1] (1.78ns)   --->   "%add_ln108_7 = add i5 %tk3_0_7, 1" [flash_atten.cpp:108]   --->   Operation 1665 'add' 'add_ln108_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1666 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_7, label %15, label %hls_label_57" [flash_atten.cpp:108]   --->   Operation 1666 'br' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i5 %tk3_0_7 to i8" [flash_atten.cpp:111]   --->   Operation 1667 'zext' 'zext_ln111_14' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1668 [1/1] (1.87ns)   --->   "%add_ln111_7 = add i8 %zext_ln89, %zext_ln111_14" [flash_atten.cpp:111]   --->   Operation 1668 'add' 'add_ln111_7' <Predicate = (!icmp_ln108_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_124_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_7, i4 0)" [flash_atten.cpp:111]   --->   Operation 1669 'bitconcatenate' 'tmp_124_cast' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1670 [1/1] (0.00ns)   --->   "%or_ln111_6 = or i12 %tmp_124_cast, 7" [flash_atten.cpp:111]   --->   Operation 1670 'or' 'or_ln111_6' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i12 %or_ln111_6 to i64" [flash_atten.cpp:111]   --->   Operation 1671 'zext' 'zext_ln111_15' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1672 [1/1] (0.00ns)   --->   "%V_0_addr_22 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_15" [flash_atten.cpp:111]   --->   Operation 1672 'getelementptr' 'V_0_addr_22' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1673 [1/1] (0.00ns)   --->   "%V_1_addr_22 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_15" [flash_atten.cpp:111]   --->   Operation 1673 'getelementptr' 'V_1_addr_22' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1674 [1/1] (0.00ns)   --->   "%V_2_addr_22 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_15" [flash_atten.cpp:111]   --->   Operation 1674 'getelementptr' 'V_2_addr_22' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1675 [1/1] (0.00ns)   --->   "%V_3_addr_22 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_15" [flash_atten.cpp:111]   --->   Operation 1675 'getelementptr' 'V_3_addr_22' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln110_7 = trunc i5 %tk3_0_7 to i4" [flash_atten.cpp:110]   --->   Operation 1676 'trunc' 'trunc_ln110_7' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_232 : Operation 1677 [1/1] (2.06ns)   --->   "%tmp_88 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_7)" [flash_atten.cpp:110]   --->   Operation 1677 'mux' 'tmp_88' <Predicate = (!icmp_ln108_7)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1678 [4/4] (5.70ns)   --->   "%w_7 = fmul float %tmp_88, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1678 'fmul' 'w_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1679 [2/2] (3.25ns)   --->   "%V_0_load_7 = load float* %V_0_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1679 'load' 'V_0_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 1680 [2/2] (3.25ns)   --->   "%V_1_load_7 = load float* %V_1_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1680 'load' 'V_1_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 1681 [2/2] (3.25ns)   --->   "%V_2_load_7 = load float* %V_2_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1681 'load' 'V_2_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 1682 [2/2] (3.25ns)   --->   "%V_3_load_7 = load float* %V_3_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1682 'load' 'V_3_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 233 <SV = 123> <Delay = 5.70>
ST_233 : Operation 1683 [3/4] (5.70ns)   --->   "%w_7 = fmul float %tmp_88, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1683 'fmul' 'w_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1684 [1/2] (3.25ns)   --->   "%V_0_load_7 = load float* %V_0_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1684 'load' 'V_0_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 1685 [1/2] (3.25ns)   --->   "%V_1_load_7 = load float* %V_1_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1685 'load' 'V_1_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 1686 [1/2] (3.25ns)   --->   "%V_2_load_7 = load float* %V_2_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1686 'load' 'V_2_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 1687 [1/2] (3.25ns)   --->   "%V_3_load_7 = load float* %V_3_addr_22, align 4" [flash_atten.cpp:111]   --->   Operation 1687 'load' 'V_3_load_7' <Predicate = (!icmp_ln108_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 1688 [1/1] (1.95ns)   --->   "%tmp_89 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_7, float %V_1_load_7, float %V_2_load_7, float %V_3_load_7, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1688 'mux' 'tmp_89' <Predicate = (!icmp_ln108_7)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 124> <Delay = 5.70>
ST_234 : Operation 1689 [2/4] (5.70ns)   --->   "%w_7 = fmul float %tmp_88, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1689 'fmul' 'w_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 125> <Delay = 5.70>
ST_235 : Operation 1690 [1/4] (5.70ns)   --->   "%w_7 = fmul float %tmp_88, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1690 'fmul' 'w_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 126> <Delay = 5.70>
ST_236 : Operation 1691 [4/4] (5.70ns)   --->   "%tmp_6_7 = fmul float %w_7, %tmp_89" [flash_atten.cpp:111]   --->   Operation 1691 'fmul' 'tmp_6_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 127> <Delay = 5.70>
ST_237 : Operation 1692 [3/4] (5.70ns)   --->   "%tmp_6_7 = fmul float %w_7, %tmp_89" [flash_atten.cpp:111]   --->   Operation 1692 'fmul' 'tmp_6_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 128> <Delay = 5.70>
ST_238 : Operation 1693 [2/4] (5.70ns)   --->   "%tmp_6_7 = fmul float %w_7, %tmp_89" [flash_atten.cpp:111]   --->   Operation 1693 'fmul' 'tmp_6_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 129> <Delay = 5.70>
ST_239 : Operation 1694 [1/4] (5.70ns)   --->   "%tmp_6_7 = fmul float %w_7, %tmp_89" [flash_atten.cpp:111]   --->   Operation 1694 'fmul' 'tmp_6_7' <Predicate = (!icmp_ln108_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 130> <Delay = 7.25>
ST_240 : Operation 1695 [5/5] (7.25ns)   --->   "%acc_7 = fadd float %acc_0_7, %tmp_6_7" [flash_atten.cpp:111]   --->   Operation 1695 'fadd' 'acc_7' <Predicate = (!icmp_ln108_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 131> <Delay = 7.25>
ST_241 : Operation 1696 [4/5] (7.25ns)   --->   "%acc_7 = fadd float %acc_0_7, %tmp_6_7" [flash_atten.cpp:111]   --->   Operation 1696 'fadd' 'acc_7' <Predicate = (!icmp_ln108_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 132> <Delay = 7.25>
ST_242 : Operation 1697 [3/5] (7.25ns)   --->   "%acc_7 = fadd float %acc_0_7, %tmp_6_7" [flash_atten.cpp:111]   --->   Operation 1697 'fadd' 'acc_7' <Predicate = (!icmp_ln108_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 133> <Delay = 7.25>
ST_243 : Operation 1698 [2/5] (7.25ns)   --->   "%acc_7 = fadd float %acc_0_7, %tmp_6_7" [flash_atten.cpp:111]   --->   Operation 1698 'fadd' 'acc_7' <Predicate = (!icmp_ln108_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 134> <Delay = 7.25>
ST_244 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1699 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_244 : Operation 1700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1700 'specpipeline' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_244 : Operation 1701 [1/5] (7.25ns)   --->   "%acc_7 = fadd float %acc_0_7, %tmp_6_7" [flash_atten.cpp:111]   --->   Operation 1701 'fadd' 'acc_7' <Predicate = (!icmp_ln108_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1702 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_51)" [flash_atten.cpp:112]   --->   Operation 1702 'specregionend' 'empty_32' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>
ST_244 : Operation 1703 [1/1] (0.00ns)   --->   "br label %16" [flash_atten.cpp:108]   --->   Operation 1703 'br' <Predicate = (!icmp_ln108_7)> <Delay = 0.00>

State 245 <SV = 123> <Delay = 3.25>
ST_245 : Operation 1704 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]" [flash_atten.cpp:113]   --->   Operation 1704 'switch' <Predicate = true> <Delay = 1.30>
ST_245 : Operation 1705 [1/1] (3.25ns)   --->   "store float %acc_0_7, float* %OUT_2_addr_7, align 4" [flash_atten.cpp:113]   --->   Operation 1705 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 1706 [1/1] (0.00ns)   --->   "br label %hls_label_47" [flash_atten.cpp:113]   --->   Operation 1706 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_245 : Operation 1707 [1/1] (3.25ns)   --->   "store float %acc_0_7, float* %OUT_1_addr_7, align 4" [flash_atten.cpp:113]   --->   Operation 1707 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 1708 [1/1] (0.00ns)   --->   "br label %hls_label_47" [flash_atten.cpp:113]   --->   Operation 1708 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_245 : Operation 1709 [1/1] (3.25ns)   --->   "store float %acc_0_7, float* %OUT_0_addr_7, align 4" [flash_atten.cpp:113]   --->   Operation 1709 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 1710 [1/1] (0.00ns)   --->   "br label %hls_label_47" [flash_atten.cpp:113]   --->   Operation 1710 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_245 : Operation 1711 [1/1] (3.25ns)   --->   "store float %acc_0_7, float* %OUT_3_addr_7, align 4" [flash_atten.cpp:113]   --->   Operation 1711 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 1712 [1/1] (0.00ns)   --->   "br label %hls_label_47" [flash_atten.cpp:113]   --->   Operation 1712 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_245 : Operation 1713 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_49)" [flash_atten.cpp:114]   --->   Operation 1713 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1714 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1715 [1/1] (1.76ns)   --->   "br label %18" [flash_atten.cpp:108]   --->   Operation 1715 'br' <Predicate = true> <Delay = 1.76>

State 246 <SV = 124> <Delay = 7.76>
ST_246 : Operation 1716 [1/1] (0.00ns)   --->   "%acc_0_8 = phi float [ 0.000000e+00, %hls_label_47 ], [ %acc_8, %hls_label_58 ]" [flash_atten.cpp:111]   --->   Operation 1716 'phi' 'acc_0_8' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1717 [1/1] (0.00ns)   --->   "%tk3_0_8 = phi i5 [ 0, %hls_label_47 ], [ %add_ln108_8, %hls_label_58 ]" [flash_atten.cpp:108]   --->   Operation 1717 'phi' 'tk3_0_8' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1718 [1/1] (1.36ns)   --->   "%icmp_ln108_8 = icmp eq i5 %tk3_0_8, -16" [flash_atten.cpp:108]   --->   Operation 1718 'icmp' 'icmp_ln108_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1719 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1720 [1/1] (1.78ns)   --->   "%add_ln108_8 = add i5 %tk3_0_8, 1" [flash_atten.cpp:108]   --->   Operation 1720 'add' 'add_ln108_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1721 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_8, label %17, label %hls_label_58" [flash_atten.cpp:108]   --->   Operation 1721 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i5 %tk3_0_8 to i8" [flash_atten.cpp:111]   --->   Operation 1722 'zext' 'zext_ln111_16' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1723 [1/1] (1.87ns)   --->   "%add_ln111_8 = add i8 %zext_ln89, %zext_ln111_16" [flash_atten.cpp:111]   --->   Operation 1723 'add' 'add_ln111_8' <Predicate = (!icmp_ln108_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_126_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_8, i4 0)" [flash_atten.cpp:111]   --->   Operation 1724 'bitconcatenate' 'tmp_126_cast' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1725 [1/1] (0.00ns)   --->   "%or_ln111_7 = or i12 %tmp_126_cast, 8" [flash_atten.cpp:111]   --->   Operation 1725 'or' 'or_ln111_7' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i12 %or_ln111_7 to i64" [flash_atten.cpp:111]   --->   Operation 1726 'zext' 'zext_ln111_17' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1727 [1/1] (0.00ns)   --->   "%V_0_addr_23 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_17" [flash_atten.cpp:111]   --->   Operation 1727 'getelementptr' 'V_0_addr_23' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1728 [1/1] (0.00ns)   --->   "%V_1_addr_23 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_17" [flash_atten.cpp:111]   --->   Operation 1728 'getelementptr' 'V_1_addr_23' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1729 [1/1] (0.00ns)   --->   "%V_2_addr_23 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_17" [flash_atten.cpp:111]   --->   Operation 1729 'getelementptr' 'V_2_addr_23' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1730 [1/1] (0.00ns)   --->   "%V_3_addr_23 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_17" [flash_atten.cpp:111]   --->   Operation 1730 'getelementptr' 'V_3_addr_23' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln110_8 = trunc i5 %tk3_0_8 to i4" [flash_atten.cpp:110]   --->   Operation 1731 'trunc' 'trunc_ln110_8' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_246 : Operation 1732 [1/1] (2.06ns)   --->   "%tmp_92 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_8)" [flash_atten.cpp:110]   --->   Operation 1732 'mux' 'tmp_92' <Predicate = (!icmp_ln108_8)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1733 [4/4] (5.70ns)   --->   "%w_8 = fmul float %tmp_92, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1733 'fmul' 'w_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1734 [2/2] (3.25ns)   --->   "%V_0_load_8 = load float* %V_0_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1734 'load' 'V_0_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 1735 [2/2] (3.25ns)   --->   "%V_1_load_8 = load float* %V_1_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1735 'load' 'V_1_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 1736 [2/2] (3.25ns)   --->   "%V_2_load_8 = load float* %V_2_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1736 'load' 'V_2_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 1737 [2/2] (3.25ns)   --->   "%V_3_load_8 = load float* %V_3_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1737 'load' 'V_3_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 247 <SV = 125> <Delay = 5.70>
ST_247 : Operation 1738 [3/4] (5.70ns)   --->   "%w_8 = fmul float %tmp_92, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1738 'fmul' 'w_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1739 [1/2] (3.25ns)   --->   "%V_0_load_8 = load float* %V_0_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1739 'load' 'V_0_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 1740 [1/2] (3.25ns)   --->   "%V_1_load_8 = load float* %V_1_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1740 'load' 'V_1_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 1741 [1/2] (3.25ns)   --->   "%V_2_load_8 = load float* %V_2_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1741 'load' 'V_2_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 1742 [1/2] (3.25ns)   --->   "%V_3_load_8 = load float* %V_3_addr_23, align 16" [flash_atten.cpp:111]   --->   Operation 1742 'load' 'V_3_load_8' <Predicate = (!icmp_ln108_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 1743 [1/1] (1.95ns)   --->   "%tmp_93 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_8, float %V_1_load_8, float %V_2_load_8, float %V_3_load_8, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1743 'mux' 'tmp_93' <Predicate = (!icmp_ln108_8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 126> <Delay = 5.70>
ST_248 : Operation 1744 [2/4] (5.70ns)   --->   "%w_8 = fmul float %tmp_92, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1744 'fmul' 'w_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 127> <Delay = 5.70>
ST_249 : Operation 1745 [1/4] (5.70ns)   --->   "%w_8 = fmul float %tmp_92, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1745 'fmul' 'w_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 128> <Delay = 5.70>
ST_250 : Operation 1746 [4/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %w_8, %tmp_93" [flash_atten.cpp:111]   --->   Operation 1746 'fmul' 'tmp_6_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 129> <Delay = 5.70>
ST_251 : Operation 1747 [3/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %w_8, %tmp_93" [flash_atten.cpp:111]   --->   Operation 1747 'fmul' 'tmp_6_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 130> <Delay = 5.70>
ST_252 : Operation 1748 [2/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %w_8, %tmp_93" [flash_atten.cpp:111]   --->   Operation 1748 'fmul' 'tmp_6_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 131> <Delay = 5.70>
ST_253 : Operation 1749 [1/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %w_8, %tmp_93" [flash_atten.cpp:111]   --->   Operation 1749 'fmul' 'tmp_6_8' <Predicate = (!icmp_ln108_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 132> <Delay = 7.25>
ST_254 : Operation 1750 [5/5] (7.25ns)   --->   "%acc_8 = fadd float %acc_0_8, %tmp_6_8" [flash_atten.cpp:111]   --->   Operation 1750 'fadd' 'acc_8' <Predicate = (!icmp_ln108_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 133> <Delay = 7.25>
ST_255 : Operation 1751 [4/5] (7.25ns)   --->   "%acc_8 = fadd float %acc_0_8, %tmp_6_8" [flash_atten.cpp:111]   --->   Operation 1751 'fadd' 'acc_8' <Predicate = (!icmp_ln108_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 134> <Delay = 7.25>
ST_256 : Operation 1752 [3/5] (7.25ns)   --->   "%acc_8 = fadd float %acc_0_8, %tmp_6_8" [flash_atten.cpp:111]   --->   Operation 1752 'fadd' 'acc_8' <Predicate = (!icmp_ln108_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 135> <Delay = 7.25>
ST_257 : Operation 1753 [2/5] (7.25ns)   --->   "%acc_8 = fadd float %acc_0_8, %tmp_6_8" [flash_atten.cpp:111]   --->   Operation 1753 'fadd' 'acc_8' <Predicate = (!icmp_ln108_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 136> <Delay = 7.25>
ST_258 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1754 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_258 : Operation 1755 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1755 'specpipeline' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_258 : Operation 1756 [1/5] (7.25ns)   --->   "%acc_8 = fadd float %acc_0_8, %tmp_6_8" [flash_atten.cpp:111]   --->   Operation 1756 'fadd' 'acc_8' <Predicate = (!icmp_ln108_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1757 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_55)" [flash_atten.cpp:112]   --->   Operation 1757 'specregionend' 'empty_35' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>
ST_258 : Operation 1758 [1/1] (0.00ns)   --->   "br label %18" [flash_atten.cpp:108]   --->   Operation 1758 'br' <Predicate = (!icmp_ln108_8)> <Delay = 0.00>

State 259 <SV = 125> <Delay = 3.25>
ST_259 : Operation 1759 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch31610 [
    i2 0, label %branch28607
    i2 1, label %branch29608
    i2 -2, label %branch30609
  ]" [flash_atten.cpp:113]   --->   Operation 1759 'switch' <Predicate = true> <Delay = 1.30>
ST_259 : Operation 1760 [1/1] (3.25ns)   --->   "store float %acc_0_8, float* %OUT_2_addr_8, align 16" [flash_atten.cpp:113]   --->   Operation 1760 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 1761 [1/1] (0.00ns)   --->   "br label %hls_label_48" [flash_atten.cpp:113]   --->   Operation 1761 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_259 : Operation 1762 [1/1] (3.25ns)   --->   "store float %acc_0_8, float* %OUT_1_addr_8, align 16" [flash_atten.cpp:113]   --->   Operation 1762 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 1763 [1/1] (0.00ns)   --->   "br label %hls_label_48" [flash_atten.cpp:113]   --->   Operation 1763 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_259 : Operation 1764 [1/1] (3.25ns)   --->   "store float %acc_0_8, float* %OUT_0_addr_8, align 16" [flash_atten.cpp:113]   --->   Operation 1764 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 1765 [1/1] (0.00ns)   --->   "br label %hls_label_48" [flash_atten.cpp:113]   --->   Operation 1765 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_259 : Operation 1766 [1/1] (3.25ns)   --->   "store float %acc_0_8, float* %OUT_3_addr_8, align 16" [flash_atten.cpp:113]   --->   Operation 1766 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 1767 [1/1] (0.00ns)   --->   "br label %hls_label_48" [flash_atten.cpp:113]   --->   Operation 1767 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_259 : Operation 1768 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_54)" [flash_atten.cpp:114]   --->   Operation 1768 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1769 'specregionbegin' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1770 [1/1] (1.76ns)   --->   "br label %20" [flash_atten.cpp:108]   --->   Operation 1770 'br' <Predicate = true> <Delay = 1.76>

State 260 <SV = 126> <Delay = 7.76>
ST_260 : Operation 1771 [1/1] (0.00ns)   --->   "%acc_0_9 = phi float [ 0.000000e+00, %hls_label_48 ], [ %acc_9, %hls_label_59 ]" [flash_atten.cpp:111]   --->   Operation 1771 'phi' 'acc_0_9' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1772 [1/1] (0.00ns)   --->   "%tk3_0_9 = phi i5 [ 0, %hls_label_48 ], [ %add_ln108_9, %hls_label_59 ]" [flash_atten.cpp:108]   --->   Operation 1772 'phi' 'tk3_0_9' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1773 [1/1] (1.36ns)   --->   "%icmp_ln108_9 = icmp eq i5 %tk3_0_9, -16" [flash_atten.cpp:108]   --->   Operation 1773 'icmp' 'icmp_ln108_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1774 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1774 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1775 [1/1] (1.78ns)   --->   "%add_ln108_9 = add i5 %tk3_0_9, 1" [flash_atten.cpp:108]   --->   Operation 1775 'add' 'add_ln108_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1776 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_9, label %19, label %hls_label_59" [flash_atten.cpp:108]   --->   Operation 1776 'br' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i5 %tk3_0_9 to i8" [flash_atten.cpp:111]   --->   Operation 1777 'zext' 'zext_ln111_18' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1778 [1/1] (1.87ns)   --->   "%add_ln111_9 = add i8 %zext_ln89, %zext_ln111_18" [flash_atten.cpp:111]   --->   Operation 1778 'add' 'add_ln111_9' <Predicate = (!icmp_ln108_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_128_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_9, i4 0)" [flash_atten.cpp:111]   --->   Operation 1779 'bitconcatenate' 'tmp_128_cast' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1780 [1/1] (0.00ns)   --->   "%or_ln111_8 = or i12 %tmp_128_cast, 9" [flash_atten.cpp:111]   --->   Operation 1780 'or' 'or_ln111_8' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i12 %or_ln111_8 to i64" [flash_atten.cpp:111]   --->   Operation 1781 'zext' 'zext_ln111_19' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1782 [1/1] (0.00ns)   --->   "%V_0_addr_24 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_19" [flash_atten.cpp:111]   --->   Operation 1782 'getelementptr' 'V_0_addr_24' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1783 [1/1] (0.00ns)   --->   "%V_1_addr_24 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_19" [flash_atten.cpp:111]   --->   Operation 1783 'getelementptr' 'V_1_addr_24' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1784 [1/1] (0.00ns)   --->   "%V_2_addr_24 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_19" [flash_atten.cpp:111]   --->   Operation 1784 'getelementptr' 'V_2_addr_24' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1785 [1/1] (0.00ns)   --->   "%V_3_addr_24 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_19" [flash_atten.cpp:111]   --->   Operation 1785 'getelementptr' 'V_3_addr_24' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln110_9 = trunc i5 %tk3_0_9 to i4" [flash_atten.cpp:110]   --->   Operation 1786 'trunc' 'trunc_ln110_9' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_260 : Operation 1787 [1/1] (2.06ns)   --->   "%tmp_94 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_9)" [flash_atten.cpp:110]   --->   Operation 1787 'mux' 'tmp_94' <Predicate = (!icmp_ln108_9)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1788 [4/4] (5.70ns)   --->   "%w_9 = fmul float %tmp_94, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1788 'fmul' 'w_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1789 [2/2] (3.25ns)   --->   "%V_0_load_9 = load float* %V_0_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1789 'load' 'V_0_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 1790 [2/2] (3.25ns)   --->   "%V_1_load_9 = load float* %V_1_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1790 'load' 'V_1_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 1791 [2/2] (3.25ns)   --->   "%V_2_load_9 = load float* %V_2_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1791 'load' 'V_2_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 1792 [2/2] (3.25ns)   --->   "%V_3_load_9 = load float* %V_3_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1792 'load' 'V_3_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 261 <SV = 127> <Delay = 5.70>
ST_261 : Operation 1793 [3/4] (5.70ns)   --->   "%w_9 = fmul float %tmp_94, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1793 'fmul' 'w_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1794 [1/2] (3.25ns)   --->   "%V_0_load_9 = load float* %V_0_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1794 'load' 'V_0_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 1795 [1/2] (3.25ns)   --->   "%V_1_load_9 = load float* %V_1_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1795 'load' 'V_1_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 1796 [1/2] (3.25ns)   --->   "%V_2_load_9 = load float* %V_2_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1796 'load' 'V_2_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 1797 [1/2] (3.25ns)   --->   "%V_3_load_9 = load float* %V_3_addr_24, align 4" [flash_atten.cpp:111]   --->   Operation 1797 'load' 'V_3_load_9' <Predicate = (!icmp_ln108_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 1798 [1/1] (1.95ns)   --->   "%tmp_95 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_9, float %V_1_load_9, float %V_2_load_9, float %V_3_load_9, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1798 'mux' 'tmp_95' <Predicate = (!icmp_ln108_9)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 128> <Delay = 5.70>
ST_262 : Operation 1799 [2/4] (5.70ns)   --->   "%w_9 = fmul float %tmp_94, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1799 'fmul' 'w_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 129> <Delay = 5.70>
ST_263 : Operation 1800 [1/4] (5.70ns)   --->   "%w_9 = fmul float %tmp_94, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1800 'fmul' 'w_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 130> <Delay = 5.70>
ST_264 : Operation 1801 [4/4] (5.70ns)   --->   "%tmp_6_9 = fmul float %w_9, %tmp_95" [flash_atten.cpp:111]   --->   Operation 1801 'fmul' 'tmp_6_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 131> <Delay = 5.70>
ST_265 : Operation 1802 [3/4] (5.70ns)   --->   "%tmp_6_9 = fmul float %w_9, %tmp_95" [flash_atten.cpp:111]   --->   Operation 1802 'fmul' 'tmp_6_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 132> <Delay = 5.70>
ST_266 : Operation 1803 [2/4] (5.70ns)   --->   "%tmp_6_9 = fmul float %w_9, %tmp_95" [flash_atten.cpp:111]   --->   Operation 1803 'fmul' 'tmp_6_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 133> <Delay = 5.70>
ST_267 : Operation 1804 [1/4] (5.70ns)   --->   "%tmp_6_9 = fmul float %w_9, %tmp_95" [flash_atten.cpp:111]   --->   Operation 1804 'fmul' 'tmp_6_9' <Predicate = (!icmp_ln108_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 134> <Delay = 7.25>
ST_268 : Operation 1805 [5/5] (7.25ns)   --->   "%acc_9 = fadd float %acc_0_9, %tmp_6_9" [flash_atten.cpp:111]   --->   Operation 1805 'fadd' 'acc_9' <Predicate = (!icmp_ln108_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 135> <Delay = 7.25>
ST_269 : Operation 1806 [4/5] (7.25ns)   --->   "%acc_9 = fadd float %acc_0_9, %tmp_6_9" [flash_atten.cpp:111]   --->   Operation 1806 'fadd' 'acc_9' <Predicate = (!icmp_ln108_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 136> <Delay = 7.25>
ST_270 : Operation 1807 [3/5] (7.25ns)   --->   "%acc_9 = fadd float %acc_0_9, %tmp_6_9" [flash_atten.cpp:111]   --->   Operation 1807 'fadd' 'acc_9' <Predicate = (!icmp_ln108_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 137> <Delay = 7.25>
ST_271 : Operation 1808 [2/5] (7.25ns)   --->   "%acc_9 = fadd float %acc_0_9, %tmp_6_9" [flash_atten.cpp:111]   --->   Operation 1808 'fadd' 'acc_9' <Predicate = (!icmp_ln108_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 138> <Delay = 7.25>
ST_272 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1809 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_272 : Operation 1810 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1810 'specpipeline' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_272 : Operation 1811 [1/5] (7.25ns)   --->   "%acc_9 = fadd float %acc_0_9, %tmp_6_9" [flash_atten.cpp:111]   --->   Operation 1811 'fadd' 'acc_9' <Predicate = (!icmp_ln108_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1812 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_59)" [flash_atten.cpp:112]   --->   Operation 1812 'specregionend' 'empty_38' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>
ST_272 : Operation 1813 [1/1] (0.00ns)   --->   "br label %20" [flash_atten.cpp:108]   --->   Operation 1813 'br' <Predicate = (!icmp_ln108_9)> <Delay = 0.00>

State 273 <SV = 127> <Delay = 3.25>
ST_273 : Operation 1814 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch27601 [
    i2 0, label %branch24598
    i2 1, label %branch25599
    i2 -2, label %branch26600
  ]" [flash_atten.cpp:113]   --->   Operation 1814 'switch' <Predicate = true> <Delay = 1.30>
ST_273 : Operation 1815 [1/1] (3.25ns)   --->   "store float %acc_0_9, float* %OUT_2_addr_9, align 4" [flash_atten.cpp:113]   --->   Operation 1815 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 1816 [1/1] (0.00ns)   --->   "br label %hls_label_49" [flash_atten.cpp:113]   --->   Operation 1816 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_273 : Operation 1817 [1/1] (3.25ns)   --->   "store float %acc_0_9, float* %OUT_1_addr_9, align 4" [flash_atten.cpp:113]   --->   Operation 1817 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 1818 [1/1] (0.00ns)   --->   "br label %hls_label_49" [flash_atten.cpp:113]   --->   Operation 1818 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_273 : Operation 1819 [1/1] (3.25ns)   --->   "store float %acc_0_9, float* %OUT_0_addr_9, align 4" [flash_atten.cpp:113]   --->   Operation 1819 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 1820 [1/1] (0.00ns)   --->   "br label %hls_label_49" [flash_atten.cpp:113]   --->   Operation 1820 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_273 : Operation 1821 [1/1] (3.25ns)   --->   "store float %acc_0_9, float* %OUT_3_addr_9, align 4" [flash_atten.cpp:113]   --->   Operation 1821 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 1822 [1/1] (0.00ns)   --->   "br label %hls_label_49" [flash_atten.cpp:113]   --->   Operation 1822 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_273 : Operation 1823 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_58)" [flash_atten.cpp:114]   --->   Operation 1823 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1824 'specregionbegin' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1825 [1/1] (1.76ns)   --->   "br label %22" [flash_atten.cpp:108]   --->   Operation 1825 'br' <Predicate = true> <Delay = 1.76>

State 274 <SV = 128> <Delay = 7.76>
ST_274 : Operation 1826 [1/1] (0.00ns)   --->   "%acc_0_10 = phi float [ 0.000000e+00, %hls_label_49 ], [ %acc_10, %hls_label_510 ]" [flash_atten.cpp:111]   --->   Operation 1826 'phi' 'acc_0_10' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1827 [1/1] (0.00ns)   --->   "%tk3_0_10 = phi i5 [ 0, %hls_label_49 ], [ %add_ln108_10, %hls_label_510 ]" [flash_atten.cpp:108]   --->   Operation 1827 'phi' 'tk3_0_10' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1828 [1/1] (1.36ns)   --->   "%icmp_ln108_10 = icmp eq i5 %tk3_0_10, -16" [flash_atten.cpp:108]   --->   Operation 1828 'icmp' 'icmp_ln108_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1829 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1829 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1830 [1/1] (1.78ns)   --->   "%add_ln108_10 = add i5 %tk3_0_10, 1" [flash_atten.cpp:108]   --->   Operation 1830 'add' 'add_ln108_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1831 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_10, label %21, label %hls_label_510" [flash_atten.cpp:108]   --->   Operation 1831 'br' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i5 %tk3_0_10 to i8" [flash_atten.cpp:111]   --->   Operation 1832 'zext' 'zext_ln111_20' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1833 [1/1] (1.87ns)   --->   "%add_ln111_10 = add i8 %zext_ln89, %zext_ln111_20" [flash_atten.cpp:111]   --->   Operation 1833 'add' 'add_ln111_10' <Predicate = (!icmp_ln108_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_130_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_10, i4 0)" [flash_atten.cpp:111]   --->   Operation 1834 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1835 [1/1] (0.00ns)   --->   "%or_ln111_9 = or i12 %tmp_130_cast, 10" [flash_atten.cpp:111]   --->   Operation 1835 'or' 'or_ln111_9' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i12 %or_ln111_9 to i64" [flash_atten.cpp:111]   --->   Operation 1836 'zext' 'zext_ln111_21' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1837 [1/1] (0.00ns)   --->   "%V_0_addr_25 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_21" [flash_atten.cpp:111]   --->   Operation 1837 'getelementptr' 'V_0_addr_25' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1838 [1/1] (0.00ns)   --->   "%V_1_addr_25 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_21" [flash_atten.cpp:111]   --->   Operation 1838 'getelementptr' 'V_1_addr_25' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1839 [1/1] (0.00ns)   --->   "%V_2_addr_25 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_21" [flash_atten.cpp:111]   --->   Operation 1839 'getelementptr' 'V_2_addr_25' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1840 [1/1] (0.00ns)   --->   "%V_3_addr_25 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_21" [flash_atten.cpp:111]   --->   Operation 1840 'getelementptr' 'V_3_addr_25' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln110_10 = trunc i5 %tk3_0_10 to i4" [flash_atten.cpp:110]   --->   Operation 1841 'trunc' 'trunc_ln110_10' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_274 : Operation 1842 [1/1] (2.06ns)   --->   "%tmp_96 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_10)" [flash_atten.cpp:110]   --->   Operation 1842 'mux' 'tmp_96' <Predicate = (!icmp_ln108_10)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1843 [4/4] (5.70ns)   --->   "%w_s = fmul float %tmp_96, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1843 'fmul' 'w_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1844 [2/2] (3.25ns)   --->   "%V_0_load_10 = load float* %V_0_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1844 'load' 'V_0_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 1845 [2/2] (3.25ns)   --->   "%V_1_load_10 = load float* %V_1_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1845 'load' 'V_1_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 1846 [2/2] (3.25ns)   --->   "%V_2_load_10 = load float* %V_2_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1846 'load' 'V_2_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 1847 [2/2] (3.25ns)   --->   "%V_3_load_10 = load float* %V_3_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1847 'load' 'V_3_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 275 <SV = 129> <Delay = 5.70>
ST_275 : Operation 1848 [3/4] (5.70ns)   --->   "%w_s = fmul float %tmp_96, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1848 'fmul' 'w_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1849 [1/2] (3.25ns)   --->   "%V_0_load_10 = load float* %V_0_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1849 'load' 'V_0_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 1850 [1/2] (3.25ns)   --->   "%V_1_load_10 = load float* %V_1_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1850 'load' 'V_1_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 1851 [1/2] (3.25ns)   --->   "%V_2_load_10 = load float* %V_2_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1851 'load' 'V_2_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 1852 [1/2] (3.25ns)   --->   "%V_3_load_10 = load float* %V_3_addr_25, align 8" [flash_atten.cpp:111]   --->   Operation 1852 'load' 'V_3_load_10' <Predicate = (!icmp_ln108_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 1853 [1/1] (1.95ns)   --->   "%tmp_97 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_10, float %V_1_load_10, float %V_2_load_10, float %V_3_load_10, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1853 'mux' 'tmp_97' <Predicate = (!icmp_ln108_10)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 130> <Delay = 5.70>
ST_276 : Operation 1854 [2/4] (5.70ns)   --->   "%w_s = fmul float %tmp_96, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1854 'fmul' 'w_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 131> <Delay = 5.70>
ST_277 : Operation 1855 [1/4] (5.70ns)   --->   "%w_s = fmul float %tmp_96, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1855 'fmul' 'w_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 132> <Delay = 5.70>
ST_278 : Operation 1856 [4/4] (5.70ns)   --->   "%tmp_6_s = fmul float %w_s, %tmp_97" [flash_atten.cpp:111]   --->   Operation 1856 'fmul' 'tmp_6_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 133> <Delay = 5.70>
ST_279 : Operation 1857 [3/4] (5.70ns)   --->   "%tmp_6_s = fmul float %w_s, %tmp_97" [flash_atten.cpp:111]   --->   Operation 1857 'fmul' 'tmp_6_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 134> <Delay = 5.70>
ST_280 : Operation 1858 [2/4] (5.70ns)   --->   "%tmp_6_s = fmul float %w_s, %tmp_97" [flash_atten.cpp:111]   --->   Operation 1858 'fmul' 'tmp_6_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 135> <Delay = 5.70>
ST_281 : Operation 1859 [1/4] (5.70ns)   --->   "%tmp_6_s = fmul float %w_s, %tmp_97" [flash_atten.cpp:111]   --->   Operation 1859 'fmul' 'tmp_6_s' <Predicate = (!icmp_ln108_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 136> <Delay = 7.25>
ST_282 : Operation 1860 [5/5] (7.25ns)   --->   "%acc_10 = fadd float %acc_0_10, %tmp_6_s" [flash_atten.cpp:111]   --->   Operation 1860 'fadd' 'acc_10' <Predicate = (!icmp_ln108_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 137> <Delay = 7.25>
ST_283 : Operation 1861 [4/5] (7.25ns)   --->   "%acc_10 = fadd float %acc_0_10, %tmp_6_s" [flash_atten.cpp:111]   --->   Operation 1861 'fadd' 'acc_10' <Predicate = (!icmp_ln108_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 138> <Delay = 7.25>
ST_284 : Operation 1862 [3/5] (7.25ns)   --->   "%acc_10 = fadd float %acc_0_10, %tmp_6_s" [flash_atten.cpp:111]   --->   Operation 1862 'fadd' 'acc_10' <Predicate = (!icmp_ln108_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 139> <Delay = 7.25>
ST_285 : Operation 1863 [2/5] (7.25ns)   --->   "%acc_10 = fadd float %acc_0_10, %tmp_6_s" [flash_atten.cpp:111]   --->   Operation 1863 'fadd' 'acc_10' <Predicate = (!icmp_ln108_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 140> <Delay = 7.25>
ST_286 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1864 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_286 : Operation 1865 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1865 'specpipeline' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_286 : Operation 1866 [1/5] (7.25ns)   --->   "%acc_10 = fadd float %acc_0_10, %tmp_6_s" [flash_atten.cpp:111]   --->   Operation 1866 'fadd' 'acc_10' <Predicate = (!icmp_ln108_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1867 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_63)" [flash_atten.cpp:112]   --->   Operation 1867 'specregionend' 'empty_41' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>
ST_286 : Operation 1868 [1/1] (0.00ns)   --->   "br label %22" [flash_atten.cpp:108]   --->   Operation 1868 'br' <Predicate = (!icmp_ln108_10)> <Delay = 0.00>

State 287 <SV = 129> <Delay = 3.25>
ST_287 : Operation 1869 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch23592 [
    i2 0, label %branch20589
    i2 1, label %branch21590
    i2 -2, label %branch22591
  ]" [flash_atten.cpp:113]   --->   Operation 1869 'switch' <Predicate = true> <Delay = 1.30>
ST_287 : Operation 1870 [1/1] (3.25ns)   --->   "store float %acc_0_10, float* %OUT_2_addr_10, align 8" [flash_atten.cpp:113]   --->   Operation 1870 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 1871 [1/1] (0.00ns)   --->   "br label %hls_label_410" [flash_atten.cpp:113]   --->   Operation 1871 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_287 : Operation 1872 [1/1] (3.25ns)   --->   "store float %acc_0_10, float* %OUT_1_addr_10, align 8" [flash_atten.cpp:113]   --->   Operation 1872 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 1873 [1/1] (0.00ns)   --->   "br label %hls_label_410" [flash_atten.cpp:113]   --->   Operation 1873 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_287 : Operation 1874 [1/1] (3.25ns)   --->   "store float %acc_0_10, float* %OUT_0_addr_10, align 8" [flash_atten.cpp:113]   --->   Operation 1874 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 1875 [1/1] (0.00ns)   --->   "br label %hls_label_410" [flash_atten.cpp:113]   --->   Operation 1875 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_287 : Operation 1876 [1/1] (3.25ns)   --->   "store float %acc_0_10, float* %OUT_3_addr_10, align 8" [flash_atten.cpp:113]   --->   Operation 1876 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 1877 [1/1] (0.00ns)   --->   "br label %hls_label_410" [flash_atten.cpp:113]   --->   Operation 1877 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_287 : Operation 1878 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_62)" [flash_atten.cpp:114]   --->   Operation 1878 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1879 'specregionbegin' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1880 [1/1] (1.76ns)   --->   "br label %24" [flash_atten.cpp:108]   --->   Operation 1880 'br' <Predicate = true> <Delay = 1.76>

State 288 <SV = 130> <Delay = 7.76>
ST_288 : Operation 1881 [1/1] (0.00ns)   --->   "%acc_0_11 = phi float [ 0.000000e+00, %hls_label_410 ], [ %acc_11, %hls_label_511 ]" [flash_atten.cpp:111]   --->   Operation 1881 'phi' 'acc_0_11' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1882 [1/1] (0.00ns)   --->   "%tk3_0_11 = phi i5 [ 0, %hls_label_410 ], [ %add_ln108_11, %hls_label_511 ]" [flash_atten.cpp:108]   --->   Operation 1882 'phi' 'tk3_0_11' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1883 [1/1] (1.36ns)   --->   "%icmp_ln108_11 = icmp eq i5 %tk3_0_11, -16" [flash_atten.cpp:108]   --->   Operation 1883 'icmp' 'icmp_ln108_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1884 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1884 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1885 [1/1] (1.78ns)   --->   "%add_ln108_11 = add i5 %tk3_0_11, 1" [flash_atten.cpp:108]   --->   Operation 1885 'add' 'add_ln108_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1886 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_11, label %23, label %hls_label_511" [flash_atten.cpp:108]   --->   Operation 1886 'br' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln111_22 = zext i5 %tk3_0_11 to i8" [flash_atten.cpp:111]   --->   Operation 1887 'zext' 'zext_ln111_22' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1888 [1/1] (1.87ns)   --->   "%add_ln111_11 = add i8 %zext_ln89, %zext_ln111_22" [flash_atten.cpp:111]   --->   Operation 1888 'add' 'add_ln111_11' <Predicate = (!icmp_ln108_11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_132_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_11, i4 0)" [flash_atten.cpp:111]   --->   Operation 1889 'bitconcatenate' 'tmp_132_cast' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1890 [1/1] (0.00ns)   --->   "%or_ln111_10 = or i12 %tmp_132_cast, 11" [flash_atten.cpp:111]   --->   Operation 1890 'or' 'or_ln111_10' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln111_23 = zext i12 %or_ln111_10 to i64" [flash_atten.cpp:111]   --->   Operation 1891 'zext' 'zext_ln111_23' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1892 [1/1] (0.00ns)   --->   "%V_0_addr_26 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_23" [flash_atten.cpp:111]   --->   Operation 1892 'getelementptr' 'V_0_addr_26' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1893 [1/1] (0.00ns)   --->   "%V_1_addr_26 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_23" [flash_atten.cpp:111]   --->   Operation 1893 'getelementptr' 'V_1_addr_26' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1894 [1/1] (0.00ns)   --->   "%V_2_addr_26 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_23" [flash_atten.cpp:111]   --->   Operation 1894 'getelementptr' 'V_2_addr_26' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1895 [1/1] (0.00ns)   --->   "%V_3_addr_26 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_23" [flash_atten.cpp:111]   --->   Operation 1895 'getelementptr' 'V_3_addr_26' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln110_11 = trunc i5 %tk3_0_11 to i4" [flash_atten.cpp:110]   --->   Operation 1896 'trunc' 'trunc_ln110_11' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_288 : Operation 1897 [1/1] (2.06ns)   --->   "%tmp_98 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_11)" [flash_atten.cpp:110]   --->   Operation 1897 'mux' 'tmp_98' <Predicate = (!icmp_ln108_11)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1898 [4/4] (5.70ns)   --->   "%w_10 = fmul float %tmp_98, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1898 'fmul' 'w_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1899 [2/2] (3.25ns)   --->   "%V_0_load_11 = load float* %V_0_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1899 'load' 'V_0_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 1900 [2/2] (3.25ns)   --->   "%V_1_load_11 = load float* %V_1_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1900 'load' 'V_1_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 1901 [2/2] (3.25ns)   --->   "%V_2_load_11 = load float* %V_2_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1901 'load' 'V_2_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 1902 [2/2] (3.25ns)   --->   "%V_3_load_11 = load float* %V_3_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1902 'load' 'V_3_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 289 <SV = 131> <Delay = 5.70>
ST_289 : Operation 1903 [3/4] (5.70ns)   --->   "%w_10 = fmul float %tmp_98, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1903 'fmul' 'w_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1904 [1/2] (3.25ns)   --->   "%V_0_load_11 = load float* %V_0_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1904 'load' 'V_0_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 1905 [1/2] (3.25ns)   --->   "%V_1_load_11 = load float* %V_1_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1905 'load' 'V_1_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 1906 [1/2] (3.25ns)   --->   "%V_2_load_11 = load float* %V_2_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1906 'load' 'V_2_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 1907 [1/2] (3.25ns)   --->   "%V_3_load_11 = load float* %V_3_addr_26, align 4" [flash_atten.cpp:111]   --->   Operation 1907 'load' 'V_3_load_11' <Predicate = (!icmp_ln108_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 1908 [1/1] (1.95ns)   --->   "%tmp_99 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_11, float %V_1_load_11, float %V_2_load_11, float %V_3_load_11, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1908 'mux' 'tmp_99' <Predicate = (!icmp_ln108_11)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 132> <Delay = 5.70>
ST_290 : Operation 1909 [2/4] (5.70ns)   --->   "%w_10 = fmul float %tmp_98, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1909 'fmul' 'w_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 133> <Delay = 5.70>
ST_291 : Operation 1910 [1/4] (5.70ns)   --->   "%w_10 = fmul float %tmp_98, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1910 'fmul' 'w_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 134> <Delay = 5.70>
ST_292 : Operation 1911 [4/4] (5.70ns)   --->   "%tmp_6_10 = fmul float %w_10, %tmp_99" [flash_atten.cpp:111]   --->   Operation 1911 'fmul' 'tmp_6_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 135> <Delay = 5.70>
ST_293 : Operation 1912 [3/4] (5.70ns)   --->   "%tmp_6_10 = fmul float %w_10, %tmp_99" [flash_atten.cpp:111]   --->   Operation 1912 'fmul' 'tmp_6_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 136> <Delay = 5.70>
ST_294 : Operation 1913 [2/4] (5.70ns)   --->   "%tmp_6_10 = fmul float %w_10, %tmp_99" [flash_atten.cpp:111]   --->   Operation 1913 'fmul' 'tmp_6_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 137> <Delay = 5.70>
ST_295 : Operation 1914 [1/4] (5.70ns)   --->   "%tmp_6_10 = fmul float %w_10, %tmp_99" [flash_atten.cpp:111]   --->   Operation 1914 'fmul' 'tmp_6_10' <Predicate = (!icmp_ln108_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 138> <Delay = 7.25>
ST_296 : Operation 1915 [5/5] (7.25ns)   --->   "%acc_11 = fadd float %acc_0_11, %tmp_6_10" [flash_atten.cpp:111]   --->   Operation 1915 'fadd' 'acc_11' <Predicate = (!icmp_ln108_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 139> <Delay = 7.25>
ST_297 : Operation 1916 [4/5] (7.25ns)   --->   "%acc_11 = fadd float %acc_0_11, %tmp_6_10" [flash_atten.cpp:111]   --->   Operation 1916 'fadd' 'acc_11' <Predicate = (!icmp_ln108_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 140> <Delay = 7.25>
ST_298 : Operation 1917 [3/5] (7.25ns)   --->   "%acc_11 = fadd float %acc_0_11, %tmp_6_10" [flash_atten.cpp:111]   --->   Operation 1917 'fadd' 'acc_11' <Predicate = (!icmp_ln108_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 141> <Delay = 7.25>
ST_299 : Operation 1918 [2/5] (7.25ns)   --->   "%acc_11 = fadd float %acc_0_11, %tmp_6_10" [flash_atten.cpp:111]   --->   Operation 1918 'fadd' 'acc_11' <Predicate = (!icmp_ln108_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 142> <Delay = 7.25>
ST_300 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1919 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_300 : Operation 1920 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1920 'specpipeline' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_300 : Operation 1921 [1/5] (7.25ns)   --->   "%acc_11 = fadd float %acc_0_11, %tmp_6_10" [flash_atten.cpp:111]   --->   Operation 1921 'fadd' 'acc_11' <Predicate = (!icmp_ln108_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1922 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_67)" [flash_atten.cpp:112]   --->   Operation 1922 'specregionend' 'empty_44' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>
ST_300 : Operation 1923 [1/1] (0.00ns)   --->   "br label %24" [flash_atten.cpp:108]   --->   Operation 1923 'br' <Predicate = (!icmp_ln108_11)> <Delay = 0.00>

State 301 <SV = 131> <Delay = 3.25>
ST_301 : Operation 1924 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch19583 [
    i2 0, label %branch16580
    i2 1, label %branch17581
    i2 -2, label %branch18582
  ]" [flash_atten.cpp:113]   --->   Operation 1924 'switch' <Predicate = true> <Delay = 1.30>
ST_301 : Operation 1925 [1/1] (3.25ns)   --->   "store float %acc_0_11, float* %OUT_2_addr_11, align 4" [flash_atten.cpp:113]   --->   Operation 1925 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 1926 [1/1] (0.00ns)   --->   "br label %hls_label_411" [flash_atten.cpp:113]   --->   Operation 1926 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_301 : Operation 1927 [1/1] (3.25ns)   --->   "store float %acc_0_11, float* %OUT_1_addr_11, align 4" [flash_atten.cpp:113]   --->   Operation 1927 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 1928 [1/1] (0.00ns)   --->   "br label %hls_label_411" [flash_atten.cpp:113]   --->   Operation 1928 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_301 : Operation 1929 [1/1] (3.25ns)   --->   "store float %acc_0_11, float* %OUT_0_addr_11, align 4" [flash_atten.cpp:113]   --->   Operation 1929 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 1930 [1/1] (0.00ns)   --->   "br label %hls_label_411" [flash_atten.cpp:113]   --->   Operation 1930 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_301 : Operation 1931 [1/1] (3.25ns)   --->   "store float %acc_0_11, float* %OUT_3_addr_11, align 4" [flash_atten.cpp:113]   --->   Operation 1931 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 1932 [1/1] (0.00ns)   --->   "br label %hls_label_411" [flash_atten.cpp:113]   --->   Operation 1932 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_301 : Operation 1933 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_66)" [flash_atten.cpp:114]   --->   Operation 1933 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1934 'specregionbegin' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1935 [1/1] (1.76ns)   --->   "br label %26" [flash_atten.cpp:108]   --->   Operation 1935 'br' <Predicate = true> <Delay = 1.76>

State 302 <SV = 132> <Delay = 7.76>
ST_302 : Operation 1936 [1/1] (0.00ns)   --->   "%acc_0_12 = phi float [ 0.000000e+00, %hls_label_411 ], [ %acc_12, %hls_label_512 ]" [flash_atten.cpp:111]   --->   Operation 1936 'phi' 'acc_0_12' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1937 [1/1] (0.00ns)   --->   "%tk3_0_12 = phi i5 [ 0, %hls_label_411 ], [ %add_ln108_12, %hls_label_512 ]" [flash_atten.cpp:108]   --->   Operation 1937 'phi' 'tk3_0_12' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1938 [1/1] (1.36ns)   --->   "%icmp_ln108_12 = icmp eq i5 %tk3_0_12, -16" [flash_atten.cpp:108]   --->   Operation 1938 'icmp' 'icmp_ln108_12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1939 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1939 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1940 [1/1] (1.78ns)   --->   "%add_ln108_12 = add i5 %tk3_0_12, 1" [flash_atten.cpp:108]   --->   Operation 1940 'add' 'add_ln108_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1941 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_12, label %25, label %hls_label_512" [flash_atten.cpp:108]   --->   Operation 1941 'br' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln111_24 = zext i5 %tk3_0_12 to i8" [flash_atten.cpp:111]   --->   Operation 1942 'zext' 'zext_ln111_24' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1943 [1/1] (1.87ns)   --->   "%add_ln111_12 = add i8 %zext_ln89, %zext_ln111_24" [flash_atten.cpp:111]   --->   Operation 1943 'add' 'add_ln111_12' <Predicate = (!icmp_ln108_12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_134_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_12, i4 0)" [flash_atten.cpp:111]   --->   Operation 1944 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1945 [1/1] (0.00ns)   --->   "%or_ln111_11 = or i12 %tmp_134_cast, 12" [flash_atten.cpp:111]   --->   Operation 1945 'or' 'or_ln111_11' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln111_25 = zext i12 %or_ln111_11 to i64" [flash_atten.cpp:111]   --->   Operation 1946 'zext' 'zext_ln111_25' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1947 [1/1] (0.00ns)   --->   "%V_0_addr_27 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_25" [flash_atten.cpp:111]   --->   Operation 1947 'getelementptr' 'V_0_addr_27' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1948 [1/1] (0.00ns)   --->   "%V_1_addr_27 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_25" [flash_atten.cpp:111]   --->   Operation 1948 'getelementptr' 'V_1_addr_27' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1949 [1/1] (0.00ns)   --->   "%V_2_addr_27 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_25" [flash_atten.cpp:111]   --->   Operation 1949 'getelementptr' 'V_2_addr_27' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1950 [1/1] (0.00ns)   --->   "%V_3_addr_27 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_25" [flash_atten.cpp:111]   --->   Operation 1950 'getelementptr' 'V_3_addr_27' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln110_12 = trunc i5 %tk3_0_12 to i4" [flash_atten.cpp:110]   --->   Operation 1951 'trunc' 'trunc_ln110_12' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_302 : Operation 1952 [1/1] (2.06ns)   --->   "%tmp_100 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_12)" [flash_atten.cpp:110]   --->   Operation 1952 'mux' 'tmp_100' <Predicate = (!icmp_ln108_12)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1953 [4/4] (5.70ns)   --->   "%w_11 = fmul float %tmp_100, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1953 'fmul' 'w_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1954 [2/2] (3.25ns)   --->   "%V_0_load_12 = load float* %V_0_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1954 'load' 'V_0_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 1955 [2/2] (3.25ns)   --->   "%V_1_load_12 = load float* %V_1_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1955 'load' 'V_1_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 1956 [2/2] (3.25ns)   --->   "%V_2_load_12 = load float* %V_2_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1956 'load' 'V_2_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 1957 [2/2] (3.25ns)   --->   "%V_3_load_12 = load float* %V_3_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1957 'load' 'V_3_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 303 <SV = 133> <Delay = 5.70>
ST_303 : Operation 1958 [3/4] (5.70ns)   --->   "%w_11 = fmul float %tmp_100, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1958 'fmul' 'w_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1959 [1/2] (3.25ns)   --->   "%V_0_load_12 = load float* %V_0_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1959 'load' 'V_0_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 1960 [1/2] (3.25ns)   --->   "%V_1_load_12 = load float* %V_1_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1960 'load' 'V_1_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 1961 [1/2] (3.25ns)   --->   "%V_2_load_12 = load float* %V_2_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1961 'load' 'V_2_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 1962 [1/2] (3.25ns)   --->   "%V_3_load_12 = load float* %V_3_addr_27, align 16" [flash_atten.cpp:111]   --->   Operation 1962 'load' 'V_3_load_12' <Predicate = (!icmp_ln108_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 1963 [1/1] (1.95ns)   --->   "%tmp_101 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_12, float %V_1_load_12, float %V_2_load_12, float %V_3_load_12, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 1963 'mux' 'tmp_101' <Predicate = (!icmp_ln108_12)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 134> <Delay = 5.70>
ST_304 : Operation 1964 [2/4] (5.70ns)   --->   "%w_11 = fmul float %tmp_100, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1964 'fmul' 'w_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 135> <Delay = 5.70>
ST_305 : Operation 1965 [1/4] (5.70ns)   --->   "%w_11 = fmul float %tmp_100, %inv_sum" [flash_atten.cpp:110]   --->   Operation 1965 'fmul' 'w_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 136> <Delay = 5.70>
ST_306 : Operation 1966 [4/4] (5.70ns)   --->   "%tmp_6_11 = fmul float %w_11, %tmp_101" [flash_atten.cpp:111]   --->   Operation 1966 'fmul' 'tmp_6_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 137> <Delay = 5.70>
ST_307 : Operation 1967 [3/4] (5.70ns)   --->   "%tmp_6_11 = fmul float %w_11, %tmp_101" [flash_atten.cpp:111]   --->   Operation 1967 'fmul' 'tmp_6_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 138> <Delay = 5.70>
ST_308 : Operation 1968 [2/4] (5.70ns)   --->   "%tmp_6_11 = fmul float %w_11, %tmp_101" [flash_atten.cpp:111]   --->   Operation 1968 'fmul' 'tmp_6_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 139> <Delay = 5.70>
ST_309 : Operation 1969 [1/4] (5.70ns)   --->   "%tmp_6_11 = fmul float %w_11, %tmp_101" [flash_atten.cpp:111]   --->   Operation 1969 'fmul' 'tmp_6_11' <Predicate = (!icmp_ln108_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 140> <Delay = 7.25>
ST_310 : Operation 1970 [5/5] (7.25ns)   --->   "%acc_12 = fadd float %acc_0_12, %tmp_6_11" [flash_atten.cpp:111]   --->   Operation 1970 'fadd' 'acc_12' <Predicate = (!icmp_ln108_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 141> <Delay = 7.25>
ST_311 : Operation 1971 [4/5] (7.25ns)   --->   "%acc_12 = fadd float %acc_0_12, %tmp_6_11" [flash_atten.cpp:111]   --->   Operation 1971 'fadd' 'acc_12' <Predicate = (!icmp_ln108_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 142> <Delay = 7.25>
ST_312 : Operation 1972 [3/5] (7.25ns)   --->   "%acc_12 = fadd float %acc_0_12, %tmp_6_11" [flash_atten.cpp:111]   --->   Operation 1972 'fadd' 'acc_12' <Predicate = (!icmp_ln108_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 143> <Delay = 7.25>
ST_313 : Operation 1973 [2/5] (7.25ns)   --->   "%acc_12 = fadd float %acc_0_12, %tmp_6_11" [flash_atten.cpp:111]   --->   Operation 1973 'fadd' 'acc_12' <Predicate = (!icmp_ln108_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 144> <Delay = 7.25>
ST_314 : Operation 1974 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 1974 'specregionbegin' 'tmp_71' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_314 : Operation 1975 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 1975 'specpipeline' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_314 : Operation 1976 [1/5] (7.25ns)   --->   "%acc_12 = fadd float %acc_0_12, %tmp_6_11" [flash_atten.cpp:111]   --->   Operation 1976 'fadd' 'acc_12' <Predicate = (!icmp_ln108_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1977 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_71)" [flash_atten.cpp:112]   --->   Operation 1977 'specregionend' 'empty_47' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>
ST_314 : Operation 1978 [1/1] (0.00ns)   --->   "br label %26" [flash_atten.cpp:108]   --->   Operation 1978 'br' <Predicate = (!icmp_ln108_12)> <Delay = 0.00>

State 315 <SV = 133> <Delay = 3.25>
ST_315 : Operation 1979 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch15574 [
    i2 0, label %branch12571
    i2 1, label %branch13572
    i2 -2, label %branch14573
  ]" [flash_atten.cpp:113]   --->   Operation 1979 'switch' <Predicate = true> <Delay = 1.30>
ST_315 : Operation 1980 [1/1] (3.25ns)   --->   "store float %acc_0_12, float* %OUT_2_addr_12, align 16" [flash_atten.cpp:113]   --->   Operation 1980 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 1981 [1/1] (0.00ns)   --->   "br label %hls_label_412" [flash_atten.cpp:113]   --->   Operation 1981 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_315 : Operation 1982 [1/1] (3.25ns)   --->   "store float %acc_0_12, float* %OUT_1_addr_12, align 16" [flash_atten.cpp:113]   --->   Operation 1982 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 1983 [1/1] (0.00ns)   --->   "br label %hls_label_412" [flash_atten.cpp:113]   --->   Operation 1983 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_315 : Operation 1984 [1/1] (3.25ns)   --->   "store float %acc_0_12, float* %OUT_0_addr_12, align 16" [flash_atten.cpp:113]   --->   Operation 1984 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 1985 [1/1] (0.00ns)   --->   "br label %hls_label_412" [flash_atten.cpp:113]   --->   Operation 1985 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_315 : Operation 1986 [1/1] (3.25ns)   --->   "store float %acc_0_12, float* %OUT_3_addr_12, align 16" [flash_atten.cpp:113]   --->   Operation 1986 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 1987 [1/1] (0.00ns)   --->   "br label %hls_label_412" [flash_atten.cpp:113]   --->   Operation 1987 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_315 : Operation 1988 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_70)" [flash_atten.cpp:114]   --->   Operation 1988 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1989 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 1989 'specregionbegin' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1990 [1/1] (1.76ns)   --->   "br label %28" [flash_atten.cpp:108]   --->   Operation 1990 'br' <Predicate = true> <Delay = 1.76>

State 316 <SV = 134> <Delay = 7.76>
ST_316 : Operation 1991 [1/1] (0.00ns)   --->   "%acc_0_13 = phi float [ 0.000000e+00, %hls_label_412 ], [ %acc_13, %hls_label_513 ]" [flash_atten.cpp:111]   --->   Operation 1991 'phi' 'acc_0_13' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1992 [1/1] (0.00ns)   --->   "%tk3_0_13 = phi i5 [ 0, %hls_label_412 ], [ %add_ln108_13, %hls_label_513 ]" [flash_atten.cpp:108]   --->   Operation 1992 'phi' 'tk3_0_13' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1993 [1/1] (1.36ns)   --->   "%icmp_ln108_13 = icmp eq i5 %tk3_0_13, -16" [flash_atten.cpp:108]   --->   Operation 1993 'icmp' 'icmp_ln108_13' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1994 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1995 [1/1] (1.78ns)   --->   "%add_ln108_13 = add i5 %tk3_0_13, 1" [flash_atten.cpp:108]   --->   Operation 1995 'add' 'add_ln108_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1996 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_13, label %27, label %hls_label_513" [flash_atten.cpp:108]   --->   Operation 1996 'br' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln111_26 = zext i5 %tk3_0_13 to i8" [flash_atten.cpp:111]   --->   Operation 1997 'zext' 'zext_ln111_26' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 1998 [1/1] (1.87ns)   --->   "%add_ln111_13 = add i8 %zext_ln89, %zext_ln111_26" [flash_atten.cpp:111]   --->   Operation 1998 'add' 'add_ln111_13' <Predicate = (!icmp_ln108_13)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1999 [1/1] (0.00ns)   --->   "%tmp_136_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_13, i4 0)" [flash_atten.cpp:111]   --->   Operation 1999 'bitconcatenate' 'tmp_136_cast' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2000 [1/1] (0.00ns)   --->   "%or_ln111_12 = or i12 %tmp_136_cast, 13" [flash_atten.cpp:111]   --->   Operation 2000 'or' 'or_ln111_12' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln111_27 = zext i12 %or_ln111_12 to i64" [flash_atten.cpp:111]   --->   Operation 2001 'zext' 'zext_ln111_27' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2002 [1/1] (0.00ns)   --->   "%V_0_addr_28 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_27" [flash_atten.cpp:111]   --->   Operation 2002 'getelementptr' 'V_0_addr_28' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2003 [1/1] (0.00ns)   --->   "%V_1_addr_28 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_27" [flash_atten.cpp:111]   --->   Operation 2003 'getelementptr' 'V_1_addr_28' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2004 [1/1] (0.00ns)   --->   "%V_2_addr_28 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_27" [flash_atten.cpp:111]   --->   Operation 2004 'getelementptr' 'V_2_addr_28' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2005 [1/1] (0.00ns)   --->   "%V_3_addr_28 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_27" [flash_atten.cpp:111]   --->   Operation 2005 'getelementptr' 'V_3_addr_28' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln110_13 = trunc i5 %tk3_0_13 to i4" [flash_atten.cpp:110]   --->   Operation 2006 'trunc' 'trunc_ln110_13' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_316 : Operation 2007 [1/1] (2.06ns)   --->   "%tmp_102 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_13)" [flash_atten.cpp:110]   --->   Operation 2007 'mux' 'tmp_102' <Predicate = (!icmp_ln108_13)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2008 [4/4] (5.70ns)   --->   "%w_12 = fmul float %tmp_102, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2008 'fmul' 'w_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2009 [2/2] (3.25ns)   --->   "%V_0_load_13 = load float* %V_0_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2009 'load' 'V_0_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 2010 [2/2] (3.25ns)   --->   "%V_1_load_13 = load float* %V_1_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2010 'load' 'V_1_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 2011 [2/2] (3.25ns)   --->   "%V_2_load_13 = load float* %V_2_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2011 'load' 'V_2_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 2012 [2/2] (3.25ns)   --->   "%V_3_load_13 = load float* %V_3_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2012 'load' 'V_3_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 317 <SV = 135> <Delay = 5.70>
ST_317 : Operation 2013 [3/4] (5.70ns)   --->   "%w_12 = fmul float %tmp_102, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2013 'fmul' 'w_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2014 [1/2] (3.25ns)   --->   "%V_0_load_13 = load float* %V_0_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2014 'load' 'V_0_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 2015 [1/2] (3.25ns)   --->   "%V_1_load_13 = load float* %V_1_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2015 'load' 'V_1_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 2016 [1/2] (3.25ns)   --->   "%V_2_load_13 = load float* %V_2_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2016 'load' 'V_2_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 2017 [1/2] (3.25ns)   --->   "%V_3_load_13 = load float* %V_3_addr_28, align 4" [flash_atten.cpp:111]   --->   Operation 2017 'load' 'V_3_load_13' <Predicate = (!icmp_ln108_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 2018 [1/1] (1.95ns)   --->   "%tmp_103 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_13, float %V_1_load_13, float %V_2_load_13, float %V_3_load_13, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 2018 'mux' 'tmp_103' <Predicate = (!icmp_ln108_13)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 136> <Delay = 5.70>
ST_318 : Operation 2019 [2/4] (5.70ns)   --->   "%w_12 = fmul float %tmp_102, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2019 'fmul' 'w_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 137> <Delay = 5.70>
ST_319 : Operation 2020 [1/4] (5.70ns)   --->   "%w_12 = fmul float %tmp_102, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2020 'fmul' 'w_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 138> <Delay = 5.70>
ST_320 : Operation 2021 [4/4] (5.70ns)   --->   "%tmp_6_12 = fmul float %w_12, %tmp_103" [flash_atten.cpp:111]   --->   Operation 2021 'fmul' 'tmp_6_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 139> <Delay = 5.70>
ST_321 : Operation 2022 [3/4] (5.70ns)   --->   "%tmp_6_12 = fmul float %w_12, %tmp_103" [flash_atten.cpp:111]   --->   Operation 2022 'fmul' 'tmp_6_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 140> <Delay = 5.70>
ST_322 : Operation 2023 [2/4] (5.70ns)   --->   "%tmp_6_12 = fmul float %w_12, %tmp_103" [flash_atten.cpp:111]   --->   Operation 2023 'fmul' 'tmp_6_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 141> <Delay = 5.70>
ST_323 : Operation 2024 [1/4] (5.70ns)   --->   "%tmp_6_12 = fmul float %w_12, %tmp_103" [flash_atten.cpp:111]   --->   Operation 2024 'fmul' 'tmp_6_12' <Predicate = (!icmp_ln108_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 142> <Delay = 7.25>
ST_324 : Operation 2025 [5/5] (7.25ns)   --->   "%acc_13 = fadd float %acc_0_13, %tmp_6_12" [flash_atten.cpp:111]   --->   Operation 2025 'fadd' 'acc_13' <Predicate = (!icmp_ln108_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 143> <Delay = 7.25>
ST_325 : Operation 2026 [4/5] (7.25ns)   --->   "%acc_13 = fadd float %acc_0_13, %tmp_6_12" [flash_atten.cpp:111]   --->   Operation 2026 'fadd' 'acc_13' <Predicate = (!icmp_ln108_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 144> <Delay = 7.25>
ST_326 : Operation 2027 [3/5] (7.25ns)   --->   "%acc_13 = fadd float %acc_0_13, %tmp_6_12" [flash_atten.cpp:111]   --->   Operation 2027 'fadd' 'acc_13' <Predicate = (!icmp_ln108_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 145> <Delay = 7.25>
ST_327 : Operation 2028 [2/5] (7.25ns)   --->   "%acc_13 = fadd float %acc_0_13, %tmp_6_12" [flash_atten.cpp:111]   --->   Operation 2028 'fadd' 'acc_13' <Predicate = (!icmp_ln108_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 146> <Delay = 7.25>
ST_328 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 2029 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_328 : Operation 2030 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 2030 'specpipeline' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_328 : Operation 2031 [1/5] (7.25ns)   --->   "%acc_13 = fadd float %acc_0_13, %tmp_6_12" [flash_atten.cpp:111]   --->   Operation 2031 'fadd' 'acc_13' <Predicate = (!icmp_ln108_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2032 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_75)" [flash_atten.cpp:112]   --->   Operation 2032 'specregionend' 'empty_50' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>
ST_328 : Operation 2033 [1/1] (0.00ns)   --->   "br label %28" [flash_atten.cpp:108]   --->   Operation 2033 'br' <Predicate = (!icmp_ln108_13)> <Delay = 0.00>

State 329 <SV = 135> <Delay = 3.25>
ST_329 : Operation 2034 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch11565 [
    i2 0, label %branch8562
    i2 1, label %branch9563
    i2 -2, label %branch10564
  ]" [flash_atten.cpp:113]   --->   Operation 2034 'switch' <Predicate = true> <Delay = 1.30>
ST_329 : Operation 2035 [1/1] (3.25ns)   --->   "store float %acc_0_13, float* %OUT_2_addr_13, align 4" [flash_atten.cpp:113]   --->   Operation 2035 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 2036 [1/1] (0.00ns)   --->   "br label %hls_label_413" [flash_atten.cpp:113]   --->   Operation 2036 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_329 : Operation 2037 [1/1] (3.25ns)   --->   "store float %acc_0_13, float* %OUT_1_addr_13, align 4" [flash_atten.cpp:113]   --->   Operation 2037 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 2038 [1/1] (0.00ns)   --->   "br label %hls_label_413" [flash_atten.cpp:113]   --->   Operation 2038 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_329 : Operation 2039 [1/1] (3.25ns)   --->   "store float %acc_0_13, float* %OUT_0_addr_13, align 4" [flash_atten.cpp:113]   --->   Operation 2039 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 2040 [1/1] (0.00ns)   --->   "br label %hls_label_413" [flash_atten.cpp:113]   --->   Operation 2040 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_329 : Operation 2041 [1/1] (3.25ns)   --->   "store float %acc_0_13, float* %OUT_3_addr_13, align 4" [flash_atten.cpp:113]   --->   Operation 2041 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 2042 [1/1] (0.00ns)   --->   "br label %hls_label_413" [flash_atten.cpp:113]   --->   Operation 2042 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_329 : Operation 2043 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_74)" [flash_atten.cpp:114]   --->   Operation 2043 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 2044 'specregionbegin' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2045 [1/1] (1.76ns)   --->   "br label %30" [flash_atten.cpp:108]   --->   Operation 2045 'br' <Predicate = true> <Delay = 1.76>

State 330 <SV = 136> <Delay = 7.76>
ST_330 : Operation 2046 [1/1] (0.00ns)   --->   "%acc_0_14 = phi float [ 0.000000e+00, %hls_label_413 ], [ %acc_14, %hls_label_514 ]" [flash_atten.cpp:111]   --->   Operation 2046 'phi' 'acc_0_14' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2047 [1/1] (0.00ns)   --->   "%tk3_0_14 = phi i5 [ 0, %hls_label_413 ], [ %add_ln108_14, %hls_label_514 ]" [flash_atten.cpp:108]   --->   Operation 2047 'phi' 'tk3_0_14' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2048 [1/1] (1.36ns)   --->   "%icmp_ln108_14 = icmp eq i5 %tk3_0_14, -16" [flash_atten.cpp:108]   --->   Operation 2048 'icmp' 'icmp_ln108_14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2049 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2049 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2050 [1/1] (1.78ns)   --->   "%add_ln108_14 = add i5 %tk3_0_14, 1" [flash_atten.cpp:108]   --->   Operation 2050 'add' 'add_ln108_14' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2051 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_14, label %29, label %hls_label_514" [flash_atten.cpp:108]   --->   Operation 2051 'br' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln111_28 = zext i5 %tk3_0_14 to i8" [flash_atten.cpp:111]   --->   Operation 2052 'zext' 'zext_ln111_28' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2053 [1/1] (1.87ns)   --->   "%add_ln111_14 = add i8 %zext_ln89, %zext_ln111_28" [flash_atten.cpp:111]   --->   Operation 2053 'add' 'add_ln111_14' <Predicate = (!icmp_ln108_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_138_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_14, i4 0)" [flash_atten.cpp:111]   --->   Operation 2054 'bitconcatenate' 'tmp_138_cast' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2055 [1/1] (0.00ns)   --->   "%or_ln111_13 = or i12 %tmp_138_cast, 14" [flash_atten.cpp:111]   --->   Operation 2055 'or' 'or_ln111_13' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln111_29 = zext i12 %or_ln111_13 to i64" [flash_atten.cpp:111]   --->   Operation 2056 'zext' 'zext_ln111_29' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2057 [1/1] (0.00ns)   --->   "%V_0_addr_29 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_29" [flash_atten.cpp:111]   --->   Operation 2057 'getelementptr' 'V_0_addr_29' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2058 [1/1] (0.00ns)   --->   "%V_1_addr_29 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_29" [flash_atten.cpp:111]   --->   Operation 2058 'getelementptr' 'V_1_addr_29' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2059 [1/1] (0.00ns)   --->   "%V_2_addr_29 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_29" [flash_atten.cpp:111]   --->   Operation 2059 'getelementptr' 'V_2_addr_29' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2060 [1/1] (0.00ns)   --->   "%V_3_addr_29 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_29" [flash_atten.cpp:111]   --->   Operation 2060 'getelementptr' 'V_3_addr_29' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln110_14 = trunc i5 %tk3_0_14 to i4" [flash_atten.cpp:110]   --->   Operation 2061 'trunc' 'trunc_ln110_14' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_330 : Operation 2062 [1/1] (2.06ns)   --->   "%tmp_104 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_14)" [flash_atten.cpp:110]   --->   Operation 2062 'mux' 'tmp_104' <Predicate = (!icmp_ln108_14)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2063 [4/4] (5.70ns)   --->   "%w_13 = fmul float %tmp_104, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2063 'fmul' 'w_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2064 [2/2] (3.25ns)   --->   "%V_0_load_14 = load float* %V_0_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2064 'load' 'V_0_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 2065 [2/2] (3.25ns)   --->   "%V_1_load_14 = load float* %V_1_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2065 'load' 'V_1_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 2066 [2/2] (3.25ns)   --->   "%V_2_load_14 = load float* %V_2_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2066 'load' 'V_2_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 2067 [2/2] (3.25ns)   --->   "%V_3_load_14 = load float* %V_3_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2067 'load' 'V_3_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 331 <SV = 137> <Delay = 5.70>
ST_331 : Operation 2068 [3/4] (5.70ns)   --->   "%w_13 = fmul float %tmp_104, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2068 'fmul' 'w_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2069 [1/2] (3.25ns)   --->   "%V_0_load_14 = load float* %V_0_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2069 'load' 'V_0_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 2070 [1/2] (3.25ns)   --->   "%V_1_load_14 = load float* %V_1_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2070 'load' 'V_1_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 2071 [1/2] (3.25ns)   --->   "%V_2_load_14 = load float* %V_2_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2071 'load' 'V_2_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 2072 [1/2] (3.25ns)   --->   "%V_3_load_14 = load float* %V_3_addr_29, align 8" [flash_atten.cpp:111]   --->   Operation 2072 'load' 'V_3_load_14' <Predicate = (!icmp_ln108_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 2073 [1/1] (1.95ns)   --->   "%tmp_105 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_14, float %V_1_load_14, float %V_2_load_14, float %V_3_load_14, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 2073 'mux' 'tmp_105' <Predicate = (!icmp_ln108_14)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 138> <Delay = 5.70>
ST_332 : Operation 2074 [2/4] (5.70ns)   --->   "%w_13 = fmul float %tmp_104, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2074 'fmul' 'w_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 139> <Delay = 5.70>
ST_333 : Operation 2075 [1/4] (5.70ns)   --->   "%w_13 = fmul float %tmp_104, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2075 'fmul' 'w_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 140> <Delay = 5.70>
ST_334 : Operation 2076 [4/4] (5.70ns)   --->   "%tmp_6_13 = fmul float %w_13, %tmp_105" [flash_atten.cpp:111]   --->   Operation 2076 'fmul' 'tmp_6_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 141> <Delay = 5.70>
ST_335 : Operation 2077 [3/4] (5.70ns)   --->   "%tmp_6_13 = fmul float %w_13, %tmp_105" [flash_atten.cpp:111]   --->   Operation 2077 'fmul' 'tmp_6_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 142> <Delay = 5.70>
ST_336 : Operation 2078 [2/4] (5.70ns)   --->   "%tmp_6_13 = fmul float %w_13, %tmp_105" [flash_atten.cpp:111]   --->   Operation 2078 'fmul' 'tmp_6_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 143> <Delay = 5.70>
ST_337 : Operation 2079 [1/4] (5.70ns)   --->   "%tmp_6_13 = fmul float %w_13, %tmp_105" [flash_atten.cpp:111]   --->   Operation 2079 'fmul' 'tmp_6_13' <Predicate = (!icmp_ln108_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 144> <Delay = 7.25>
ST_338 : Operation 2080 [5/5] (7.25ns)   --->   "%acc_14 = fadd float %acc_0_14, %tmp_6_13" [flash_atten.cpp:111]   --->   Operation 2080 'fadd' 'acc_14' <Predicate = (!icmp_ln108_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 145> <Delay = 7.25>
ST_339 : Operation 2081 [4/5] (7.25ns)   --->   "%acc_14 = fadd float %acc_0_14, %tmp_6_13" [flash_atten.cpp:111]   --->   Operation 2081 'fadd' 'acc_14' <Predicate = (!icmp_ln108_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 146> <Delay = 7.25>
ST_340 : Operation 2082 [3/5] (7.25ns)   --->   "%acc_14 = fadd float %acc_0_14, %tmp_6_13" [flash_atten.cpp:111]   --->   Operation 2082 'fadd' 'acc_14' <Predicate = (!icmp_ln108_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 147> <Delay = 7.25>
ST_341 : Operation 2083 [2/5] (7.25ns)   --->   "%acc_14 = fadd float %acc_0_14, %tmp_6_13" [flash_atten.cpp:111]   --->   Operation 2083 'fadd' 'acc_14' <Predicate = (!icmp_ln108_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 148> <Delay = 7.25>
ST_342 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 2084 'specregionbegin' 'tmp_79' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_342 : Operation 2085 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 2085 'specpipeline' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_342 : Operation 2086 [1/5] (7.25ns)   --->   "%acc_14 = fadd float %acc_0_14, %tmp_6_13" [flash_atten.cpp:111]   --->   Operation 2086 'fadd' 'acc_14' <Predicate = (!icmp_ln108_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 2087 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_79)" [flash_atten.cpp:112]   --->   Operation 2087 'specregionend' 'empty_53' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>
ST_342 : Operation 2088 [1/1] (0.00ns)   --->   "br label %30" [flash_atten.cpp:108]   --->   Operation 2088 'br' <Predicate = (!icmp_ln108_14)> <Delay = 0.00>

State 343 <SV = 137> <Delay = 3.25>
ST_343 : Operation 2089 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch7556 [
    i2 0, label %branch4553
    i2 1, label %branch5554
    i2 -2, label %branch6555
  ]" [flash_atten.cpp:113]   --->   Operation 2089 'switch' <Predicate = true> <Delay = 1.30>
ST_343 : Operation 2090 [1/1] (3.25ns)   --->   "store float %acc_0_14, float* %OUT_2_addr_14, align 8" [flash_atten.cpp:113]   --->   Operation 2090 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 2091 [1/1] (0.00ns)   --->   "br label %hls_label_414" [flash_atten.cpp:113]   --->   Operation 2091 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_343 : Operation 2092 [1/1] (3.25ns)   --->   "store float %acc_0_14, float* %OUT_1_addr_14, align 8" [flash_atten.cpp:113]   --->   Operation 2092 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 2093 [1/1] (0.00ns)   --->   "br label %hls_label_414" [flash_atten.cpp:113]   --->   Operation 2093 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_343 : Operation 2094 [1/1] (3.25ns)   --->   "store float %acc_0_14, float* %OUT_0_addr_14, align 8" [flash_atten.cpp:113]   --->   Operation 2094 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 2095 [1/1] (0.00ns)   --->   "br label %hls_label_414" [flash_atten.cpp:113]   --->   Operation 2095 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_343 : Operation 2096 [1/1] (3.25ns)   --->   "store float %acc_0_14, float* %OUT_3_addr_14, align 8" [flash_atten.cpp:113]   --->   Operation 2096 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 2097 [1/1] (0.00ns)   --->   "br label %hls_label_414" [flash_atten.cpp:113]   --->   Operation 2097 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_343 : Operation 2098 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_78)" [flash_atten.cpp:114]   --->   Operation 2098 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [flash_atten.cpp:105]   --->   Operation 2099 'specregionbegin' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 2100 [1/1] (1.76ns)   --->   "br label %32" [flash_atten.cpp:108]   --->   Operation 2100 'br' <Predicate = true> <Delay = 1.76>

State 344 <SV = 138> <Delay = 7.76>
ST_344 : Operation 2101 [1/1] (0.00ns)   --->   "%acc_0_15 = phi float [ 0.000000e+00, %hls_label_414 ], [ %acc_15, %hls_label_515 ]" [flash_atten.cpp:111]   --->   Operation 2101 'phi' 'acc_0_15' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2102 [1/1] (0.00ns)   --->   "%tk3_0_15 = phi i5 [ 0, %hls_label_414 ], [ %add_ln108_15, %hls_label_515 ]" [flash_atten.cpp:108]   --->   Operation 2102 'phi' 'tk3_0_15' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2103 [1/1] (1.36ns)   --->   "%icmp_ln108_15 = icmp eq i5 %tk3_0_15, -16" [flash_atten.cpp:108]   --->   Operation 2103 'icmp' 'icmp_ln108_15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2104 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2104 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2105 [1/1] (1.78ns)   --->   "%add_ln108_15 = add i5 %tk3_0_15, 1" [flash_atten.cpp:108]   --->   Operation 2105 'add' 'add_ln108_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_15, label %31, label %hls_label_515" [flash_atten.cpp:108]   --->   Operation 2106 'br' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln111_30 = zext i5 %tk3_0_15 to i8" [flash_atten.cpp:111]   --->   Operation 2107 'zext' 'zext_ln111_30' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2108 [1/1] (1.87ns)   --->   "%add_ln111_15 = add i8 %zext_ln89, %zext_ln111_30" [flash_atten.cpp:111]   --->   Operation 2108 'add' 'add_ln111_15' <Predicate = (!icmp_ln108_15)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_140_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln111_15, i4 0)" [flash_atten.cpp:111]   --->   Operation 2109 'bitconcatenate' 'tmp_140_cast' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2110 [1/1] (0.00ns)   --->   "%or_ln111_14 = or i12 %tmp_140_cast, 15" [flash_atten.cpp:111]   --->   Operation 2110 'or' 'or_ln111_14' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln111_31 = zext i12 %or_ln111_14 to i64" [flash_atten.cpp:111]   --->   Operation 2111 'zext' 'zext_ln111_31' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2112 [1/1] (0.00ns)   --->   "%V_0_addr_30 = getelementptr [1024 x float]* @V_0, i64 0, i64 %zext_ln111_31" [flash_atten.cpp:111]   --->   Operation 2112 'getelementptr' 'V_0_addr_30' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2113 [1/1] (0.00ns)   --->   "%V_1_addr_30 = getelementptr [1024 x float]* @V_1, i64 0, i64 %zext_ln111_31" [flash_atten.cpp:111]   --->   Operation 2113 'getelementptr' 'V_1_addr_30' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2114 [1/1] (0.00ns)   --->   "%V_2_addr_30 = getelementptr [1024 x float]* @V_2, i64 0, i64 %zext_ln111_31" [flash_atten.cpp:111]   --->   Operation 2114 'getelementptr' 'V_2_addr_30' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2115 [1/1] (0.00ns)   --->   "%V_3_addr_30 = getelementptr [1024 x float]* @V_3, i64 0, i64 %zext_ln111_31" [flash_atten.cpp:111]   --->   Operation 2115 'getelementptr' 'V_3_addr_30' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln110_15 = trunc i5 %tk3_0_15 to i4" [flash_atten.cpp:110]   --->   Operation 2116 'trunc' 'trunc_ln110_15' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_344 : Operation 2117 [1/1] (2.06ns)   --->   "%tmp_106 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %attn_row_0_5, float %attn_row_1_5, float %attn_row_2_5, float %attn_row_3_5, float %attn_row_4_5, float %attn_row_5_5, float %attn_row_6_5, float %attn_row_7_5, float %attn_row_8_5, float %attn_row_9_5, float %attn_row_10_5, float %attn_row_11_5, float %attn_row_12_5, float %attn_row_13_5, float %attn_row_14_5, float %attn_row_15_5, i4 %trunc_ln110_15)" [flash_atten.cpp:110]   --->   Operation 2117 'mux' 'tmp_106' <Predicate = (!icmp_ln108_15)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2118 [4/4] (5.70ns)   --->   "%w_14 = fmul float %tmp_106, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2118 'fmul' 'w_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2119 [2/2] (3.25ns)   --->   "%V_0_load_15 = load float* %V_0_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2119 'load' 'V_0_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 2120 [2/2] (3.25ns)   --->   "%V_1_load_15 = load float* %V_1_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2120 'load' 'V_1_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 2121 [2/2] (3.25ns)   --->   "%V_2_load_15 = load float* %V_2_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2121 'load' 'V_2_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 2122 [2/2] (3.25ns)   --->   "%V_3_load_15 = load float* %V_3_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2122 'load' 'V_3_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 345 <SV = 139> <Delay = 5.70>
ST_345 : Operation 2123 [3/4] (5.70ns)   --->   "%w_14 = fmul float %tmp_106, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2123 'fmul' 'w_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2124 [1/2] (3.25ns)   --->   "%V_0_load_15 = load float* %V_0_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2124 'load' 'V_0_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 2125 [1/2] (3.25ns)   --->   "%V_1_load_15 = load float* %V_1_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2125 'load' 'V_1_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 2126 [1/2] (3.25ns)   --->   "%V_2_load_15 = load float* %V_2_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2126 'load' 'V_2_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 2127 [1/2] (3.25ns)   --->   "%V_3_load_15 = load float* %V_3_addr_30, align 4" [flash_atten.cpp:111]   --->   Operation 2127 'load' 'V_3_load_15' <Predicate = (!icmp_ln108_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 2128 [1/1] (1.95ns)   --->   "%tmp_107 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %V_0_load_15, float %V_1_load_15, float %V_2_load_15, float %V_3_load_15, i2 %select_ln89_4)" [flash_atten.cpp:111]   --->   Operation 2128 'mux' 'tmp_107' <Predicate = (!icmp_ln108_15)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 140> <Delay = 5.70>
ST_346 : Operation 2129 [2/4] (5.70ns)   --->   "%w_14 = fmul float %tmp_106, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2129 'fmul' 'w_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 141> <Delay = 5.70>
ST_347 : Operation 2130 [1/4] (5.70ns)   --->   "%w_14 = fmul float %tmp_106, %inv_sum" [flash_atten.cpp:110]   --->   Operation 2130 'fmul' 'w_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 142> <Delay = 5.70>
ST_348 : Operation 2131 [4/4] (5.70ns)   --->   "%tmp_6_14 = fmul float %w_14, %tmp_107" [flash_atten.cpp:111]   --->   Operation 2131 'fmul' 'tmp_6_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 143> <Delay = 5.70>
ST_349 : Operation 2132 [3/4] (5.70ns)   --->   "%tmp_6_14 = fmul float %w_14, %tmp_107" [flash_atten.cpp:111]   --->   Operation 2132 'fmul' 'tmp_6_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 144> <Delay = 5.70>
ST_350 : Operation 2133 [2/4] (5.70ns)   --->   "%tmp_6_14 = fmul float %w_14, %tmp_107" [flash_atten.cpp:111]   --->   Operation 2133 'fmul' 'tmp_6_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 145> <Delay = 5.70>
ST_351 : Operation 2134 [1/4] (5.70ns)   --->   "%tmp_6_14 = fmul float %w_14, %tmp_107" [flash_atten.cpp:111]   --->   Operation 2134 'fmul' 'tmp_6_14' <Predicate = (!icmp_ln108_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 146> <Delay = 7.25>
ST_352 : Operation 2135 [5/5] (7.25ns)   --->   "%acc_15 = fadd float %acc_0_15, %tmp_6_14" [flash_atten.cpp:111]   --->   Operation 2135 'fadd' 'acc_15' <Predicate = (!icmp_ln108_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 147> <Delay = 7.25>
ST_353 : Operation 2136 [4/5] (7.25ns)   --->   "%acc_15 = fadd float %acc_0_15, %tmp_6_14" [flash_atten.cpp:111]   --->   Operation 2136 'fadd' 'acc_15' <Predicate = (!icmp_ln108_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 148> <Delay = 7.25>
ST_354 : Operation 2137 [3/5] (7.25ns)   --->   "%acc_15 = fadd float %acc_0_15, %tmp_6_14" [flash_atten.cpp:111]   --->   Operation 2137 'fadd' 'acc_15' <Predicate = (!icmp_ln108_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 149> <Delay = 7.25>
ST_355 : Operation 2138 [2/5] (7.25ns)   --->   "%acc_15 = fadd float %acc_0_15, %tmp_6_14" [flash_atten.cpp:111]   --->   Operation 2138 'fadd' 'acc_15' <Predicate = (!icmp_ln108_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 150> <Delay = 7.25>
ST_356 : Operation 2139 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [flash_atten.cpp:108]   --->   Operation 2139 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_356 : Operation 2140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:109]   --->   Operation 2140 'specpipeline' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_356 : Operation 2141 [1/5] (7.25ns)   --->   "%acc_15 = fadd float %acc_0_15, %tmp_6_14" [flash_atten.cpp:111]   --->   Operation 2141 'fadd' 'acc_15' <Predicate = (!icmp_ln108_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2142 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_83)" [flash_atten.cpp:112]   --->   Operation 2142 'specregionend' 'empty_56' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>
ST_356 : Operation 2143 [1/1] (0.00ns)   --->   "br label %32" [flash_atten.cpp:108]   --->   Operation 2143 'br' <Predicate = (!icmp_ln108_15)> <Delay = 0.00>

State 357 <SV = 139> <Delay = 3.25>
ST_357 : Operation 2144 [1/1] (1.30ns)   --->   "switch i2 %select_ln89_4, label %branch3547 [
    i2 0, label %branch0544
    i2 1, label %branch1545
    i2 -2, label %branch2546
  ]" [flash_atten.cpp:113]   --->   Operation 2144 'switch' <Predicate = true> <Delay = 1.30>
ST_357 : Operation 2145 [1/1] (3.25ns)   --->   "store float %acc_0_15, float* %OUT_2_addr_15, align 4" [flash_atten.cpp:113]   --->   Operation 2145 'store' <Predicate = (select_ln89_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 2146 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [flash_atten.cpp:113]   --->   Operation 2146 'br' <Predicate = (select_ln89_4 == 2)> <Delay = 0.00>
ST_357 : Operation 2147 [1/1] (3.25ns)   --->   "store float %acc_0_15, float* %OUT_1_addr_15, align 4" [flash_atten.cpp:113]   --->   Operation 2147 'store' <Predicate = (select_ln89_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 2148 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [flash_atten.cpp:113]   --->   Operation 2148 'br' <Predicate = (select_ln89_4 == 1)> <Delay = 0.00>
ST_357 : Operation 2149 [1/1] (3.25ns)   --->   "store float %acc_0_15, float* %OUT_0_addr_15, align 4" [flash_atten.cpp:113]   --->   Operation 2149 'store' <Predicate = (select_ln89_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 2150 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [flash_atten.cpp:113]   --->   Operation 2150 'br' <Predicate = (select_ln89_4 == 0)> <Delay = 0.00>
ST_357 : Operation 2151 [1/1] (3.25ns)   --->   "store float %acc_0_15, float* %OUT_3_addr_15, align 4" [flash_atten.cpp:113]   --->   Operation 2151 'store' <Predicate = (select_ln89_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 2152 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [flash_atten.cpp:113]   --->   Operation 2152 'br' <Predicate = (select_ln89_4 == 3)> <Delay = 0.00>
ST_357 : Operation 2153 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_82)" [flash_atten.cpp:114]   --->   Operation 2153 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2154 [1/1] (1.78ns)   --->   "%tq = add i5 %select_ln89_3, 1" [flash_atten.cpp:82]   --->   Operation 2154 'add' 'tq' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2155 [1/1] (1.91ns)   --->   "%add_ln81_1 = add i8 %indvar_flatten, 1" [flash_atten.cpp:81]   --->   Operation 2155 'add' 'add_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2156 [1/1] (1.24ns)   --->   "%select_ln81_1 = select i1 %icmp_ln81, i8 1, i8 %add_ln81_1" [flash_atten.cpp:81]   --->   Operation 2156 'select' 'select_ln81_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_357 : Operation 2157 [1/1] (0.00ns)   --->   "br label %.preheader2" [flash_atten.cpp:82]   --->   Operation 2157 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten45', flash_atten.cpp:80) with incoming values : ('add_ln80', flash_atten.cpp:80) [20]  (1.77 ns)

 <State 2>: 5.61ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', flash_atten.cpp:81) with incoming values : ('select_ln81_1', flash_atten.cpp:81) [22]  (0 ns)
	'icmp' operation ('icmp_ln81', flash_atten.cpp:81) [47]  (1.55 ns)
	'xor' operation ('xor_ln89', flash_atten.cpp:89) [54]  (0 ns)
	'and' operation ('and_ln89', flash_atten.cpp:89) [56]  (0.978 ns)
	'or' operation ('or_ln89', flash_atten.cpp:89) [58]  (0 ns)
	'select' operation ('select_ln89_3', flash_atten.cpp:89) [59]  (1.22 ns)
	'add' operation ('add_ln113', flash_atten.cpp:113) [64]  (1.87 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'phi' operation ('tk') with incoming values : ('tk', flash_atten.cpp:84) [243]  (0 ns)
	'add' operation ('add_ln89', flash_atten.cpp:89) [253]  (1.87 ns)
	'getelementptr' operation ('K_0_addr', flash_atten.cpp:89) [256]  (0 ns)
	'load' operation ('K_0_load', flash_atten.cpp:89) on array 'K_0' [355]  (3.25 ns)

 <State 4>: 5.21ns
The critical path consists of the following:
	'load' operation ('Q_0_load', flash_atten.cpp:89) on array 'Q_0' [350]  (3.25 ns)
	'mux' operation ('tmp_17', flash_atten.cpp:89) [354]  (1.96 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', flash_atten.cpp:89) [360]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', flash_atten.cpp:89) [360]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', flash_atten.cpp:89) [360]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', flash_atten.cpp:89) [360]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_s', flash_atten.cpp:89) [361]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_s', flash_atten.cpp:89) [361]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_s', flash_atten.cpp:89) [361]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_s', flash_atten.cpp:89) [361]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_s', flash_atten.cpp:89) [361]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_1', flash_atten.cpp:89) [373]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_1', flash_atten.cpp:89) [373]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_1', flash_atten.cpp:89) [373]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_1', flash_atten.cpp:89) [373]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_1', flash_atten.cpp:89) [373]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_2', flash_atten.cpp:89) [385]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_2', flash_atten.cpp:89) [385]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_2', flash_atten.cpp:89) [385]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_2', flash_atten.cpp:89) [385]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_2', flash_atten.cpp:89) [385]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_3', flash_atten.cpp:89) [397]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_3', flash_atten.cpp:89) [397]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_3', flash_atten.cpp:89) [397]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_3', flash_atten.cpp:89) [397]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_3', flash_atten.cpp:89) [397]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_4', flash_atten.cpp:89) [409]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_4', flash_atten.cpp:89) [409]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_4', flash_atten.cpp:89) [409]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_4', flash_atten.cpp:89) [409]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_4', flash_atten.cpp:89) [409]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_5', flash_atten.cpp:89) [421]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_5', flash_atten.cpp:89) [421]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_5', flash_atten.cpp:89) [421]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_5', flash_atten.cpp:89) [421]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_5', flash_atten.cpp:89) [421]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_6', flash_atten.cpp:89) [433]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_6', flash_atten.cpp:89) [433]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_6', flash_atten.cpp:89) [433]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_6', flash_atten.cpp:89) [433]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_6', flash_atten.cpp:89) [433]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_7', flash_atten.cpp:89) [445]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_7', flash_atten.cpp:89) [445]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_7', flash_atten.cpp:89) [445]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_7', flash_atten.cpp:89) [445]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_7', flash_atten.cpp:89) [445]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_8', flash_atten.cpp:89) [457]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_8', flash_atten.cpp:89) [457]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_8', flash_atten.cpp:89) [457]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_8', flash_atten.cpp:89) [457]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_8', flash_atten.cpp:89) [457]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_9', flash_atten.cpp:89) [469]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_9', flash_atten.cpp:89) [469]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_9', flash_atten.cpp:89) [469]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_9', flash_atten.cpp:89) [469]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_9', flash_atten.cpp:89) [469]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_10', flash_atten.cpp:89) [481]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_10', flash_atten.cpp:89) [481]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_10', flash_atten.cpp:89) [481]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_10', flash_atten.cpp:89) [481]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_10', flash_atten.cpp:89) [481]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_11', flash_atten.cpp:89) [493]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_11', flash_atten.cpp:89) [493]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_11', flash_atten.cpp:89) [493]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_11', flash_atten.cpp:89) [493]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_11', flash_atten.cpp:89) [493]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_12', flash_atten.cpp:89) [505]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_12', flash_atten.cpp:89) [505]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_12', flash_atten.cpp:89) [505]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_12', flash_atten.cpp:89) [505]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_12', flash_atten.cpp:89) [505]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_13', flash_atten.cpp:89) [517]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_13', flash_atten.cpp:89) [517]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_13', flash_atten.cpp:89) [517]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_13', flash_atten.cpp:89) [517]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_13', flash_atten.cpp:89) [517]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_14', flash_atten.cpp:89) [529]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_14', flash_atten.cpp:89) [529]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_14', flash_atten.cpp:89) [529]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_14', flash_atten.cpp:89) [529]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_14', flash_atten.cpp:89) [529]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_15', flash_atten.cpp:89) [541]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_15', flash_atten.cpp:89) [541]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_15', flash_atten.cpp:89) [541]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_15', flash_atten.cpp:89) [541]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('dot_15', flash_atten.cpp:89) [541]  (7.26 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('attn_row[0]', flash_atten.cpp:91) [542]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('attn_row[0]', flash_atten.cpp:91) [542]  (5.7 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('attn_row[0]', flash_atten.cpp:91) [542]  (5.7 ns)

 <State 92>: 7.47ns
The critical path consists of the following:
	'fmul' operation ('attn_row[0]', flash_atten.cpp:91) [542]  (5.7 ns)
	multiplexor before 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [576]  (1.77 ns)
	'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [576]  (0 ns)

 <State 93>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', flash_atten.cpp:93) [605]  (5.43 ns)

 <State 94>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', flash_atten.cpp:93) [605]  (5.43 ns)
	'and' operation ('and_ln93_1', flash_atten.cpp:93) [606]  (0.978 ns)
	'select' operation ('max_score', flash_atten.cpp:93) [607]  (0.698 ns)

 <State 95>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [613]  (1.77 ns)

 <State 96>: 9.32ns
The critical path consists of the following:
	'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [613]  (0 ns)
	'mux' operation ('tmp_52', flash_atten.cpp:99) [639]  (2.06 ns)
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)

 <State 100>: 15.9ns
The critical path consists of the following:
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 101>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 102>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 103>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 104>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 105>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 106>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)

 <State 107>: 19.8ns
The critical path consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)
	multiplexor before 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [674]  (1.77 ns)
	'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [674]  (0 ns)
	'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [613]  (0 ns)
	'mux' operation ('tmp_52', flash_atten.cpp:99) [639]  (2.06 ns)
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_exp', flash_atten.cpp:101) [690]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_exp', flash_atten.cpp:101) [690]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_exp', flash_atten.cpp:101) [690]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_exp', flash_atten.cpp:101) [690]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_exp', flash_atten.cpp:101) [690]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', flash_atten.cpp:103) [694]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', flash_atten.cpp:103) [694]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', flash_atten.cpp:103) [694]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', flash_atten.cpp:103) [694]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', flash_atten.cpp:103) [694]  (7.26 ns)

 <State 118>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 119>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 120>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 121>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 122>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 123>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 124>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 125>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 126>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 127>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 128>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 129>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 130>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 131>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 132>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 133>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('inv_sum', flash_atten.cpp:103) [695]  (6.08 ns)

 <State 134>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_0', flash_atten.cpp:108) with incoming values : ('add_ln108', flash_atten.cpp:108) [700]  (0 ns)
	'mux' operation ('tmp_60', flash_atten.cpp:110) [717]  (2.06 ns)
	'fmul' operation ('w', flash_atten.cpp:110) [718]  (5.7 ns)

 <State 135>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w', flash_atten.cpp:110) [718]  (5.7 ns)

 <State 136>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w', flash_atten.cpp:110) [718]  (5.7 ns)

 <State 137>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w', flash_atten.cpp:110) [718]  (5.7 ns)

 <State 138>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', flash_atten.cpp:111) [724]  (5.7 ns)

 <State 139>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', flash_atten.cpp:111) [724]  (5.7 ns)

 <State 140>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', flash_atten.cpp:111) [724]  (5.7 ns)

 <State 141>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', flash_atten.cpp:111) [724]  (5.7 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', flash_atten.cpp:111) [725]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', flash_atten.cpp:111) [725]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', flash_atten.cpp:111) [725]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', flash_atten.cpp:111) [725]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', flash_atten.cpp:111) [725]  (7.26 ns)

 <State 147>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_0', flash_atten.cpp:111 on array 'OUT_2' [731]  (3.25 ns)

 <State 148>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_1', flash_atten.cpp:108) with incoming values : ('add_ln108_1', flash_atten.cpp:108) [748]  (0 ns)
	'mux' operation ('tmp_64', flash_atten.cpp:110) [766]  (2.06 ns)
	'fmul' operation ('w_1', flash_atten.cpp:110) [767]  (5.7 ns)

 <State 149>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_1', flash_atten.cpp:110) [767]  (5.7 ns)

 <State 150>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_1', flash_atten.cpp:110) [767]  (5.7 ns)

 <State 151>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_1', flash_atten.cpp:110) [767]  (5.7 ns)

 <State 152>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_1', flash_atten.cpp:111) [773]  (5.7 ns)

 <State 153>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_1', flash_atten.cpp:111) [773]  (5.7 ns)

 <State 154>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_1', flash_atten.cpp:111) [773]  (5.7 ns)

 <State 155>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_1', flash_atten.cpp:111) [773]  (5.7 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', flash_atten.cpp:111) [774]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', flash_atten.cpp:111) [774]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', flash_atten.cpp:111) [774]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', flash_atten.cpp:111) [774]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_1', flash_atten.cpp:111) [774]  (7.26 ns)

 <State 161>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_1', flash_atten.cpp:111 on array 'OUT_2' [780]  (3.25 ns)

 <State 162>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_2', flash_atten.cpp:108) with incoming values : ('add_ln108_2', flash_atten.cpp:108) [797]  (0 ns)
	'mux' operation ('tmp_68', flash_atten.cpp:110) [815]  (2.06 ns)
	'fmul' operation ('w_2', flash_atten.cpp:110) [816]  (5.7 ns)

 <State 163>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_2', flash_atten.cpp:110) [816]  (5.7 ns)

 <State 164>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_2', flash_atten.cpp:110) [816]  (5.7 ns)

 <State 165>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_2', flash_atten.cpp:110) [816]  (5.7 ns)

 <State 166>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_2', flash_atten.cpp:111) [822]  (5.7 ns)

 <State 167>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_2', flash_atten.cpp:111) [822]  (5.7 ns)

 <State 168>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_2', flash_atten.cpp:111) [822]  (5.7 ns)

 <State 169>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_2', flash_atten.cpp:111) [822]  (5.7 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_2', flash_atten.cpp:111) [823]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_2', flash_atten.cpp:111) [823]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_2', flash_atten.cpp:111) [823]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_2', flash_atten.cpp:111) [823]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_2', flash_atten.cpp:111) [823]  (7.26 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_2', flash_atten.cpp:111 on array 'OUT_2' [829]  (3.25 ns)

 <State 176>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_3', flash_atten.cpp:108) with incoming values : ('add_ln108_3', flash_atten.cpp:108) [846]  (0 ns)
	'mux' operation ('tmp_72', flash_atten.cpp:110) [864]  (2.06 ns)
	'fmul' operation ('w_3', flash_atten.cpp:110) [865]  (5.7 ns)

 <State 177>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_3', flash_atten.cpp:110) [865]  (5.7 ns)

 <State 178>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_3', flash_atten.cpp:110) [865]  (5.7 ns)

 <State 179>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_3', flash_atten.cpp:110) [865]  (5.7 ns)

 <State 180>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_3', flash_atten.cpp:111) [871]  (5.7 ns)

 <State 181>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_3', flash_atten.cpp:111) [871]  (5.7 ns)

 <State 182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_3', flash_atten.cpp:111) [871]  (5.7 ns)

 <State 183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_3', flash_atten.cpp:111) [871]  (5.7 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_3', flash_atten.cpp:111) [872]  (7.26 ns)

 <State 185>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_3', flash_atten.cpp:111) [872]  (7.26 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_3', flash_atten.cpp:111) [872]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_3', flash_atten.cpp:111) [872]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_3', flash_atten.cpp:111) [872]  (7.26 ns)

 <State 189>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_3', flash_atten.cpp:111 on array 'OUT_2' [878]  (3.25 ns)

 <State 190>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_4', flash_atten.cpp:108) with incoming values : ('add_ln108_4', flash_atten.cpp:108) [895]  (0 ns)
	'mux' operation ('tmp_76', flash_atten.cpp:110) [913]  (2.06 ns)
	'fmul' operation ('w_4', flash_atten.cpp:110) [914]  (5.7 ns)

 <State 191>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_4', flash_atten.cpp:110) [914]  (5.7 ns)

 <State 192>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_4', flash_atten.cpp:110) [914]  (5.7 ns)

 <State 193>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_4', flash_atten.cpp:110) [914]  (5.7 ns)

 <State 194>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_4', flash_atten.cpp:111) [920]  (5.7 ns)

 <State 195>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_4', flash_atten.cpp:111) [920]  (5.7 ns)

 <State 196>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_4', flash_atten.cpp:111) [920]  (5.7 ns)

 <State 197>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_4', flash_atten.cpp:111) [920]  (5.7 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_4', flash_atten.cpp:111) [921]  (7.26 ns)

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_4', flash_atten.cpp:111) [921]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_4', flash_atten.cpp:111) [921]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_4', flash_atten.cpp:111) [921]  (7.26 ns)

 <State 202>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_4', flash_atten.cpp:111) [921]  (7.26 ns)

 <State 203>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_4', flash_atten.cpp:111 on array 'OUT_2' [927]  (3.25 ns)

 <State 204>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_5', flash_atten.cpp:108) with incoming values : ('add_ln108_5', flash_atten.cpp:108) [944]  (0 ns)
	'mux' operation ('tmp_80', flash_atten.cpp:110) [962]  (2.06 ns)
	'fmul' operation ('w_5', flash_atten.cpp:110) [963]  (5.7 ns)

 <State 205>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_5', flash_atten.cpp:110) [963]  (5.7 ns)

 <State 206>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_5', flash_atten.cpp:110) [963]  (5.7 ns)

 <State 207>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_5', flash_atten.cpp:110) [963]  (5.7 ns)

 <State 208>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_5', flash_atten.cpp:111) [969]  (5.7 ns)

 <State 209>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_5', flash_atten.cpp:111) [969]  (5.7 ns)

 <State 210>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_5', flash_atten.cpp:111) [969]  (5.7 ns)

 <State 211>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_5', flash_atten.cpp:111) [969]  (5.7 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_5', flash_atten.cpp:111) [970]  (7.26 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_5', flash_atten.cpp:111) [970]  (7.26 ns)

 <State 214>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_5', flash_atten.cpp:111) [970]  (7.26 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_5', flash_atten.cpp:111) [970]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_5', flash_atten.cpp:111) [970]  (7.26 ns)

 <State 217>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_5', flash_atten.cpp:111 on array 'OUT_2' [976]  (3.25 ns)

 <State 218>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_6', flash_atten.cpp:108) with incoming values : ('add_ln108_6', flash_atten.cpp:108) [993]  (0 ns)
	'mux' operation ('tmp_84', flash_atten.cpp:110) [1011]  (2.06 ns)
	'fmul' operation ('w_6', flash_atten.cpp:110) [1012]  (5.7 ns)

 <State 219>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_6', flash_atten.cpp:110) [1012]  (5.7 ns)

 <State 220>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_6', flash_atten.cpp:110) [1012]  (5.7 ns)

 <State 221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_6', flash_atten.cpp:110) [1012]  (5.7 ns)

 <State 222>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_6', flash_atten.cpp:111) [1018]  (5.7 ns)

 <State 223>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_6', flash_atten.cpp:111) [1018]  (5.7 ns)

 <State 224>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_6', flash_atten.cpp:111) [1018]  (5.7 ns)

 <State 225>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_6', flash_atten.cpp:111) [1018]  (5.7 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_6', flash_atten.cpp:111) [1019]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_6', flash_atten.cpp:111) [1019]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_6', flash_atten.cpp:111) [1019]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_6', flash_atten.cpp:111) [1019]  (7.26 ns)

 <State 230>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_6', flash_atten.cpp:111) [1019]  (7.26 ns)

 <State 231>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_6', flash_atten.cpp:111 on array 'OUT_2' [1025]  (3.25 ns)

 <State 232>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_7', flash_atten.cpp:108) with incoming values : ('add_ln108_7', flash_atten.cpp:108) [1042]  (0 ns)
	'mux' operation ('tmp_88', flash_atten.cpp:110) [1060]  (2.06 ns)
	'fmul' operation ('w_7', flash_atten.cpp:110) [1061]  (5.7 ns)

 <State 233>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_7', flash_atten.cpp:110) [1061]  (5.7 ns)

 <State 234>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_7', flash_atten.cpp:110) [1061]  (5.7 ns)

 <State 235>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_7', flash_atten.cpp:110) [1061]  (5.7 ns)

 <State 236>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_7', flash_atten.cpp:111) [1067]  (5.7 ns)

 <State 237>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_7', flash_atten.cpp:111) [1067]  (5.7 ns)

 <State 238>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_7', flash_atten.cpp:111) [1067]  (5.7 ns)

 <State 239>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_7', flash_atten.cpp:111) [1067]  (5.7 ns)

 <State 240>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_7', flash_atten.cpp:111) [1068]  (7.26 ns)

 <State 241>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_7', flash_atten.cpp:111) [1068]  (7.26 ns)

 <State 242>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_7', flash_atten.cpp:111) [1068]  (7.26 ns)

 <State 243>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_7', flash_atten.cpp:111) [1068]  (7.26 ns)

 <State 244>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_7', flash_atten.cpp:111) [1068]  (7.26 ns)

 <State 245>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_7', flash_atten.cpp:111 on array 'OUT_2' [1074]  (3.25 ns)

 <State 246>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_8', flash_atten.cpp:108) with incoming values : ('add_ln108_8', flash_atten.cpp:108) [1091]  (0 ns)
	'mux' operation ('tmp_92', flash_atten.cpp:110) [1109]  (2.06 ns)
	'fmul' operation ('w_8', flash_atten.cpp:110) [1110]  (5.7 ns)

 <State 247>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_8', flash_atten.cpp:110) [1110]  (5.7 ns)

 <State 248>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_8', flash_atten.cpp:110) [1110]  (5.7 ns)

 <State 249>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_8', flash_atten.cpp:110) [1110]  (5.7 ns)

 <State 250>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_8', flash_atten.cpp:111) [1116]  (5.7 ns)

 <State 251>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_8', flash_atten.cpp:111) [1116]  (5.7 ns)

 <State 252>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_8', flash_atten.cpp:111) [1116]  (5.7 ns)

 <State 253>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_8', flash_atten.cpp:111) [1116]  (5.7 ns)

 <State 254>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_8', flash_atten.cpp:111) [1117]  (7.26 ns)

 <State 255>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_8', flash_atten.cpp:111) [1117]  (7.26 ns)

 <State 256>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_8', flash_atten.cpp:111) [1117]  (7.26 ns)

 <State 257>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_8', flash_atten.cpp:111) [1117]  (7.26 ns)

 <State 258>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_8', flash_atten.cpp:111) [1117]  (7.26 ns)

 <State 259>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_8', flash_atten.cpp:111 on array 'OUT_2' [1123]  (3.25 ns)

 <State 260>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_9', flash_atten.cpp:108) with incoming values : ('add_ln108_9', flash_atten.cpp:108) [1140]  (0 ns)
	'mux' operation ('tmp_94', flash_atten.cpp:110) [1158]  (2.06 ns)
	'fmul' operation ('w_9', flash_atten.cpp:110) [1159]  (5.7 ns)

 <State 261>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_9', flash_atten.cpp:110) [1159]  (5.7 ns)

 <State 262>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_9', flash_atten.cpp:110) [1159]  (5.7 ns)

 <State 263>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_9', flash_atten.cpp:110) [1159]  (5.7 ns)

 <State 264>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_9', flash_atten.cpp:111) [1165]  (5.7 ns)

 <State 265>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_9', flash_atten.cpp:111) [1165]  (5.7 ns)

 <State 266>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_9', flash_atten.cpp:111) [1165]  (5.7 ns)

 <State 267>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_9', flash_atten.cpp:111) [1165]  (5.7 ns)

 <State 268>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_9', flash_atten.cpp:111) [1166]  (7.26 ns)

 <State 269>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_9', flash_atten.cpp:111) [1166]  (7.26 ns)

 <State 270>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_9', flash_atten.cpp:111) [1166]  (7.26 ns)

 <State 271>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_9', flash_atten.cpp:111) [1166]  (7.26 ns)

 <State 272>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_9', flash_atten.cpp:111) [1166]  (7.26 ns)

 <State 273>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_9', flash_atten.cpp:111 on array 'OUT_2' [1172]  (3.25 ns)

 <State 274>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_10', flash_atten.cpp:108) with incoming values : ('add_ln108_10', flash_atten.cpp:108) [1189]  (0 ns)
	'mux' operation ('tmp_96', flash_atten.cpp:110) [1207]  (2.06 ns)
	'fmul' operation ('w_s', flash_atten.cpp:110) [1208]  (5.7 ns)

 <State 275>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_s', flash_atten.cpp:110) [1208]  (5.7 ns)

 <State 276>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_s', flash_atten.cpp:110) [1208]  (5.7 ns)

 <State 277>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_s', flash_atten.cpp:110) [1208]  (5.7 ns)

 <State 278>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_s', flash_atten.cpp:111) [1214]  (5.7 ns)

 <State 279>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_s', flash_atten.cpp:111) [1214]  (5.7 ns)

 <State 280>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_s', flash_atten.cpp:111) [1214]  (5.7 ns)

 <State 281>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_s', flash_atten.cpp:111) [1214]  (5.7 ns)

 <State 282>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_10', flash_atten.cpp:111) [1215]  (7.26 ns)

 <State 283>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_10', flash_atten.cpp:111) [1215]  (7.26 ns)

 <State 284>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_10', flash_atten.cpp:111) [1215]  (7.26 ns)

 <State 285>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_10', flash_atten.cpp:111) [1215]  (7.26 ns)

 <State 286>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_10', flash_atten.cpp:111) [1215]  (7.26 ns)

 <State 287>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_10', flash_atten.cpp:111 on array 'OUT_2' [1221]  (3.25 ns)

 <State 288>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_11', flash_atten.cpp:108) with incoming values : ('add_ln108_11', flash_atten.cpp:108) [1238]  (0 ns)
	'mux' operation ('tmp_98', flash_atten.cpp:110) [1256]  (2.06 ns)
	'fmul' operation ('w_10', flash_atten.cpp:110) [1257]  (5.7 ns)

 <State 289>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_10', flash_atten.cpp:110) [1257]  (5.7 ns)

 <State 290>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_10', flash_atten.cpp:110) [1257]  (5.7 ns)

 <State 291>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_10', flash_atten.cpp:110) [1257]  (5.7 ns)

 <State 292>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_10', flash_atten.cpp:111) [1263]  (5.7 ns)

 <State 293>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_10', flash_atten.cpp:111) [1263]  (5.7 ns)

 <State 294>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_10', flash_atten.cpp:111) [1263]  (5.7 ns)

 <State 295>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_10', flash_atten.cpp:111) [1263]  (5.7 ns)

 <State 296>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_11', flash_atten.cpp:111) [1264]  (7.26 ns)

 <State 297>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_11', flash_atten.cpp:111) [1264]  (7.26 ns)

 <State 298>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_11', flash_atten.cpp:111) [1264]  (7.26 ns)

 <State 299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_11', flash_atten.cpp:111) [1264]  (7.26 ns)

 <State 300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_11', flash_atten.cpp:111) [1264]  (7.26 ns)

 <State 301>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_11', flash_atten.cpp:111 on array 'OUT_2' [1270]  (3.25 ns)

 <State 302>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_12', flash_atten.cpp:108) with incoming values : ('add_ln108_12', flash_atten.cpp:108) [1287]  (0 ns)
	'mux' operation ('tmp_100', flash_atten.cpp:110) [1305]  (2.06 ns)
	'fmul' operation ('w_11', flash_atten.cpp:110) [1306]  (5.7 ns)

 <State 303>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_11', flash_atten.cpp:110) [1306]  (5.7 ns)

 <State 304>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_11', flash_atten.cpp:110) [1306]  (5.7 ns)

 <State 305>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_11', flash_atten.cpp:110) [1306]  (5.7 ns)

 <State 306>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_11', flash_atten.cpp:111) [1312]  (5.7 ns)

 <State 307>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_11', flash_atten.cpp:111) [1312]  (5.7 ns)

 <State 308>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_11', flash_atten.cpp:111) [1312]  (5.7 ns)

 <State 309>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_11', flash_atten.cpp:111) [1312]  (5.7 ns)

 <State 310>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_12', flash_atten.cpp:111) [1313]  (7.26 ns)

 <State 311>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_12', flash_atten.cpp:111) [1313]  (7.26 ns)

 <State 312>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_12', flash_atten.cpp:111) [1313]  (7.26 ns)

 <State 313>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_12', flash_atten.cpp:111) [1313]  (7.26 ns)

 <State 314>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_12', flash_atten.cpp:111) [1313]  (7.26 ns)

 <State 315>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_12', flash_atten.cpp:111 on array 'OUT_2' [1319]  (3.25 ns)

 <State 316>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_13', flash_atten.cpp:108) with incoming values : ('add_ln108_13', flash_atten.cpp:108) [1336]  (0 ns)
	'mux' operation ('tmp_102', flash_atten.cpp:110) [1354]  (2.06 ns)
	'fmul' operation ('w_12', flash_atten.cpp:110) [1355]  (5.7 ns)

 <State 317>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_12', flash_atten.cpp:110) [1355]  (5.7 ns)

 <State 318>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_12', flash_atten.cpp:110) [1355]  (5.7 ns)

 <State 319>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_12', flash_atten.cpp:110) [1355]  (5.7 ns)

 <State 320>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_12', flash_atten.cpp:111) [1361]  (5.7 ns)

 <State 321>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_12', flash_atten.cpp:111) [1361]  (5.7 ns)

 <State 322>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_12', flash_atten.cpp:111) [1361]  (5.7 ns)

 <State 323>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_12', flash_atten.cpp:111) [1361]  (5.7 ns)

 <State 324>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_13', flash_atten.cpp:111) [1362]  (7.26 ns)

 <State 325>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_13', flash_atten.cpp:111) [1362]  (7.26 ns)

 <State 326>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_13', flash_atten.cpp:111) [1362]  (7.26 ns)

 <State 327>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_13', flash_atten.cpp:111) [1362]  (7.26 ns)

 <State 328>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_13', flash_atten.cpp:111) [1362]  (7.26 ns)

 <State 329>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_13', flash_atten.cpp:111 on array 'OUT_2' [1368]  (3.25 ns)

 <State 330>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_14', flash_atten.cpp:108) with incoming values : ('add_ln108_14', flash_atten.cpp:108) [1385]  (0 ns)
	'mux' operation ('tmp_104', flash_atten.cpp:110) [1403]  (2.06 ns)
	'fmul' operation ('w_13', flash_atten.cpp:110) [1404]  (5.7 ns)

 <State 331>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_13', flash_atten.cpp:110) [1404]  (5.7 ns)

 <State 332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_13', flash_atten.cpp:110) [1404]  (5.7 ns)

 <State 333>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_13', flash_atten.cpp:110) [1404]  (5.7 ns)

 <State 334>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_13', flash_atten.cpp:111) [1410]  (5.7 ns)

 <State 335>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_13', flash_atten.cpp:111) [1410]  (5.7 ns)

 <State 336>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_13', flash_atten.cpp:111) [1410]  (5.7 ns)

 <State 337>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_13', flash_atten.cpp:111) [1410]  (5.7 ns)

 <State 338>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_14', flash_atten.cpp:111) [1411]  (7.26 ns)

 <State 339>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_14', flash_atten.cpp:111) [1411]  (7.26 ns)

 <State 340>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_14', flash_atten.cpp:111) [1411]  (7.26 ns)

 <State 341>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_14', flash_atten.cpp:111) [1411]  (7.26 ns)

 <State 342>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_14', flash_atten.cpp:111) [1411]  (7.26 ns)

 <State 343>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_14', flash_atten.cpp:111 on array 'OUT_2' [1417]  (3.25 ns)

 <State 344>: 7.77ns
The critical path consists of the following:
	'phi' operation ('tk3_0_15', flash_atten.cpp:108) with incoming values : ('add_ln108_15', flash_atten.cpp:108) [1434]  (0 ns)
	'mux' operation ('tmp_106', flash_atten.cpp:110) [1452]  (2.06 ns)
	'fmul' operation ('w_14', flash_atten.cpp:110) [1453]  (5.7 ns)

 <State 345>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_14', flash_atten.cpp:110) [1453]  (5.7 ns)

 <State 346>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_14', flash_atten.cpp:110) [1453]  (5.7 ns)

 <State 347>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('w_14', flash_atten.cpp:110) [1453]  (5.7 ns)

 <State 348>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_14', flash_atten.cpp:111) [1459]  (5.7 ns)

 <State 349>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_14', flash_atten.cpp:111) [1459]  (5.7 ns)

 <State 350>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_14', flash_atten.cpp:111) [1459]  (5.7 ns)

 <State 351>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_14', flash_atten.cpp:111) [1459]  (5.7 ns)

 <State 352>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_15', flash_atten.cpp:111) [1460]  (7.26 ns)

 <State 353>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_15', flash_atten.cpp:111) [1460]  (7.26 ns)

 <State 354>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_15', flash_atten.cpp:111) [1460]  (7.26 ns)

 <State 355>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_15', flash_atten.cpp:111) [1460]  (7.26 ns)

 <State 356>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_15', flash_atten.cpp:111) [1460]  (7.26 ns)

 <State 357>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', flash_atten.cpp:113) of variable 'acc_0_15', flash_atten.cpp:111 on array 'OUT_2' [1466]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
