

================================================================
== Vitis HLS Report for 'rayTriangleIntersect'
================================================================
* Date:           Sun May  2 18:23:10 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25344|    25344|  0.253 ms|  0.253 ms|  25345|  25345|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%intersectIndex_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %intersectIndex_offset"   --->   Operation 20 'read' 'intersectIndex_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%P3_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P3_DRAM_offset"   --->   Operation 21 'read' 'P3_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%P2_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P2_DRAM_offset"   --->   Operation 22 'read' 'P2_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%P1_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P1_DRAM_offset"   --->   Operation 23 'read' 'P1_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%dir_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dir_DRAM"   --->   Operation 24 'read' 'dir_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_loc = alloca i64 1"   --->   Operation 25 'alloca' 't_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM_loc = alloca i64 1"   --->   Operation 26 'alloca' 'intersectIndex_BRAM_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_5_loc = alloca i64 1"   --->   Operation 27 'alloca' 'r_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_loc = alloca i64 1"   --->   Operation 28 'alloca' 'r_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_2_loc = alloca i64 1"   --->   Operation 29 'alloca' 'r_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%P1_V_0 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 30 'alloca' 'P1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%P1_V_1 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 31 'alloca' 'P1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%P1_V_2 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 32 'alloca' 'P1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%P2_V_0 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 33 'alloca' 'P2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%P2_V_1 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 34 'alloca' 'P2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%P2_V_2 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 35 'alloca' 'P2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%P3_V_0 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 36 'alloca' 'P3_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%P3_V_1 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 37 'alloca' 'P3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%P3_V_2 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 38 'alloca' 'P3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dir_DRAM_read, i32 2, i32 63" [raytriangleintersect.cpp:15]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P1_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 40 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P2_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 41 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P3_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 42 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %intersectIndex_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:143]   --->   Operation 43 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln2" [raytriangleintersect.cpp:143]   --->   Operation 44 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%intersectIndex_addr = getelementptr i32 %intersectIndex, i64 %sext_ln143" [raytriangleintersect.cpp:143]   --->   Operation 45 'getelementptr' 'intersectIndex_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [raytriangleintersect.cpp:15]   --->   Operation 46 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dir_addr = getelementptr i32 %dir, i64 %sext_ln15" [raytriangleintersect.cpp:15]   --->   Operation 47 'getelementptr' 'dir_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln1" [raytriangleintersect.cpp:20]   --->   Operation 49 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%P1_DRAM_addr = getelementptr i32 %P1_DRAM, i64 %sext_ln20" [raytriangleintersect.cpp:20]   --->   Operation 50 'getelementptr' 'P1_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [7/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 51 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i62 %trunc_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 52 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%P2_DRAM_addr = getelementptr i32 %P2_DRAM, i64 %sext_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 53 'getelementptr' 'P2_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [7/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 54 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i62 %trunc_ln20_2" [raytriangleintersect.cpp:20]   --->   Operation 55 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%P3_DRAM_addr = getelementptr i32 %P3_DRAM, i64 %sext_ln20_2" [raytriangleintersect.cpp:20]   --->   Operation 56 'getelementptr' 'P3_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [7/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 57 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %intersectIndex_addr, i32 2" [raytriangleintersect.cpp:143]   --->   Operation 58 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [6/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 60 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [6/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 61 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 62 [6/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 62 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 64 [5/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 64 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [5/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 65 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [5/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 66 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [4/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 68 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [4/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 69 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 70 [4/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 70 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 71 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 72 [3/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 72 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 73 [3/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 73 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 74 [3/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 74 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 76 [2/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 76 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 77 [2/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 77 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [2/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 78 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [1/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 80 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [1/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 81 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [1/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 82 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln15 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1, i32 %dir, i62 %trunc_ln, i32 %r_V_2_loc, i32 %r_V_loc, i32 %r_V_5_loc" [raytriangleintersect.cpp:15]   --->   Operation 83 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln20 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, i32 %P3_DRAM, i62 %trunc_ln20_2, i32 %P2_DRAM, i62 %trunc_ln20_1, i32 %P1_DRAM, i62 %trunc_ln1, i32 %P1_V_0, i32 %P2_V_0, i32 %P3_V_0, i32 %P1_V_1, i32 %P2_V_1, i32 %P3_V_1, i32 %P1_V_2, i32 %P2_V_2, i32 %P3_V_2" [raytriangleintersect.cpp:20]   --->   Operation 84 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.00>
ST_10 : Operation 85 [1/2] (1.00ns)   --->   "%call_ln15 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1, i32 %dir, i62 %trunc_ln, i32 %r_V_2_loc, i32 %r_V_loc, i32 %r_V_5_loc" [raytriangleintersect.cpp:15]   --->   Operation 85 'call' 'call_ln15' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln20 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, i32 %P3_DRAM, i62 %trunc_ln20_2, i32 %P2_DRAM, i62 %trunc_ln20_1, i32 %P1_DRAM, i62 %trunc_ln1, i32 %P1_V_0, i32 %P2_V_0, i32 %P3_V_0, i32 %P1_V_1, i32 %P2_V_1, i32 %P3_V_1, i32 %P1_V_2, i32 %P2_V_2, i32 %P3_V_2" [raytriangleintersect.cpp:20]   --->   Operation 86 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_2_loc_load = load i32 %r_V_2_loc"   --->   Operation 87 'load' 'r_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_loc_load = load i32 %r_V_loc"   --->   Operation 88 'load' 'r_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_5_loc_load = load i32 %r_V_5_loc"   --->   Operation 89 'load' 'r_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP, i32 %r_V_5_loc_load, i32 %r_V_loc_load, i32 %r_V_2_loc_load, i32 %P2_V_0, i32 %P1_V_0, i32 %P2_V_1, i32 %P1_V_1, i32 %P2_V_2, i32 %P1_V_2, i32 %P3_V_0, i32 %P3_V_1, i32 %P3_V_2, i16 %intersectIndex_BRAM_loc, i32 %t_V_loc"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP, i32 %r_V_5_loc_load, i32 %r_V_loc_load, i32 %r_V_2_loc_load, i32 %P2_V_0, i32 %P1_V_0, i32 %P2_V_1, i32 %P1_V_1, i32 %P2_V_2, i32 %P1_V_2, i32 %P3_V_0, i32 %P3_V_1, i32 %P3_V_2, i16 %intersectIndex_BRAM_loc, i32 %t_V_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM_loc_load = load i16 %intersectIndex_BRAM_loc"   --->   Operation 92 'load' 'intersectIndex_BRAM_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %intersectIndex_BRAM_loc_load, i16 0"   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %intersectIndex_addr, i32 %shl_ln, i4 15" [raytriangleintersect.cpp:143]   --->   Operation 94 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_loc_load = load i32 %t_V_loc"   --->   Operation 95 'load' 't_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %intersectIndex_addr, i32 %t_V_loc_load, i4 15" [raytriangleintersect.cpp:143]   --->   Operation 96 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 97 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 97 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 98 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 98 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 99 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 99 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 100 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 100 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 101 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dir, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 3, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dir"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P1_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_12, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P1_DRAM"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P2_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_10, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P2_DRAM"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P3_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_16, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P3_DRAM"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intersectIndex, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 64, void @empty, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %intersectIndex"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dir_DRAM, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dir_DRAM, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P1_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P1_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P2_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P2_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P3_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P3_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %intersectIndex_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %intersectIndex_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 123 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [raytriangleintersect.cpp:143]   --->   Operation 124 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('intersectIndex_offset_read') on port 'intersectIndex_offset' [11]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('dir_addr', raytriangleintersect.cpp:15) [54]  (0 ns)
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', raytriangleintersect.cpp:15) on port 'dir' (raytriangleintersect.cpp:15) [55]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1ns
The critical path consists of the following:
	'call' operation ('call_ln15', raytriangleintersect.cpp:15) to 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' [56]  (1 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 7.3ns
The critical path consists of the following:
	'load' operation ('intersectIndex_BRAM_loc_load') on local variable 'intersectIndex_BRAM_loc' [74]  (0 ns)
	bus write operation ('write_ln143', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [81]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'load' operation ('t_V_loc_load') on local variable 't_V_loc' [75]  (0 ns)
	bus write operation ('write_ln143', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [82]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [83]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [83]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [83]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [83]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', raytriangleintersect.cpp:143) on port 'intersectIndex' (raytriangleintersect.cpp:143) [83]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
