INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/mem_oled_char_lib/sim/mem_oled_char_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_oled_char_lib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grey/Documents/2025/software projects/DigilentArty_PMOD-OLED-bitmap/DigilentArty_PMOD-OLED-bitmap.srcs/sources_1/new/fpga_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_top'
