# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 12
attribute \src "dut.sv:2.1-32.10"
attribute \cells_not_processed 1
module \simple_function
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:4.18-4.21"
  wire input 2 \rst
  attribute \src "dut.sv:5.18-5.19"
  wire input 3 \a
  attribute \src "dut.sv:6.18-6.19"
  wire input 4 \b
  attribute \src "dut.sv:7.18-7.19"
  wire input 5 \c
  attribute \src "dut.sv:8.18-8.19"
  wire output 6 \q
  attribute \src "dut.sv:21.11-21.12"
  wire \d
  attribute \src "dut.sv:12.31-12.31"
  attribute \single_bit_vector 1
  wire \and_or_tree$func$dut.sv:22$1.$result
  attribute \src "dut.sv:12.31-12.31"
  attribute \nosync 1
  attribute \single_bit_vector 1
  wire \and_or_tree$func$dut.sv:22$2.$result
  attribute \src "dut.sv:13.21-13.22"
  attribute \nosync 1
  wire \and_or_tree$func$dut.sv:22$2.x
  attribute \src "dut.sv:13.24-13.25"
  attribute \nosync 1
  wire \and_or_tree$func$dut.sv:22$2.y
  attribute \src "dut.sv:13.27-13.28"
  attribute \nosync 1
  wire \and_or_tree$func$dut.sv:22$2.z
  attribute \src "dut.sv:25.5-30.8"
  wire $0\q[0:0]
  attribute \src "dut.sv:22.16-22.27"
  wire $0\and_or_tree$func$dut.sv:22$1.$result[0:0]$5
  attribute \src "dut.sv:22.16-22.27"
  wire $0\and_or_tree$func$dut.sv:22$2.$result[0:0]$6
  attribute \src "dut.sv:22.16-22.27"
  wire $0\and_or_tree$func$dut.sv:22$2.x[0:0]$7
  attribute \src "dut.sv:22.16-22.27"
  wire $0\and_or_tree$func$dut.sv:22$2.y[0:0]$8
  attribute \src "dut.sv:22.16-22.27"
  wire $0\and_or_tree$func$dut.sv:22$2.z[0:0]$9
  attribute \src "dut.sv:16.28-16.33"
  wire $and$dut.sv:16$10_Y
  attribute \src "dut.sv:16.27-16.38"
  wire $or$dut.sv:16$11_Y
  attribute \src "dut.sv:16.28-16.33"
  cell $and $and$dut.sv:16$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $and$dut.sv:16$10_Y
  end
  attribute \src "dut.sv:16.27-16.38"
  cell $or $or$dut.sv:16$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$dut.sv:16$10_Y
    connect \B \c
    connect \Y $or$dut.sv:16$11_Y
  end
  attribute \src "dut.sv:25.5-30.8"
  attribute \always_ff 1
  process $proc$dut.sv:25$3
    assign $0\q[0:0] \q
    attribute \src "dut.sv:26.9-29.20"
    switch \rst
    attribute \src "dut.sv:26.13-26.16"
      case 1'1
        assign $0\q[0:0] 1'0
    attribute \src "dut.sv:28.9-28.13"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
  end
  attribute \src "dut.sv:22.16-22.27"
  process $proc$dut.sv:22$4
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\and_or_tree$func$dut.sv:22$2.x[0:0]$7 \a
    assign $0\and_or_tree$func$dut.sv:22$2.y[0:0]$8 \b
    assign $0\and_or_tree$func$dut.sv:22$2.z[0:0]$9 \c
    assign $0\and_or_tree$func$dut.sv:22$2.$result[0:0]$6 $or$dut.sv:16$11_Y
    assign $0\and_or_tree$func$dut.sv:22$1.$result[0:0]$5 $or$dut.sv:16$11_Y
    sync always
      update \and_or_tree$func$dut.sv:22$1.$result $0\and_or_tree$func$dut.sv:22$1.$result[0:0]$5
      update \and_or_tree$func$dut.sv:22$2.$result 1'x
      update \and_or_tree$func$dut.sv:22$2.x 1'x
      update \and_or_tree$func$dut.sv:22$2.y 1'x
      update \and_or_tree$func$dut.sv:22$2.z 1'x
  end
  connect \d \and_or_tree$func$dut.sv:22$1.$result
end
