#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX */
#define RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RX__0__MASK 0x40u
#define RX__0__PC CYREG_PRT12_PC6
#define RX__0__PORT 12u
#define RX__0__SHIFT 6u
#define RX__AG CYREG_PRT12_AG
#define RX__BIE CYREG_PRT12_BIE
#define RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX__BYP CYREG_PRT12_BYP
#define RX__DM0 CYREG_PRT12_DM0
#define RX__DM1 CYREG_PRT12_DM1
#define RX__DM2 CYREG_PRT12_DM2
#define RX__DR CYREG_PRT12_DR
#define RX__INP_DIS CYREG_PRT12_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX__MASK 0x40u
#define RX__PORT 12u
#define RX__PRT CYREG_PRT12_PRT
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX__PS CYREG_PRT12_PS
#define RX__SHIFT 6u
#define RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX__SLW CYREG_PRT12_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define TX__0__MASK 0x80u
#define TX__0__PC CYREG_PRT12_PC7
#define TX__0__PORT 12u
#define TX__0__SHIFT 7u
#define TX__AG CYREG_PRT12_AG
#define TX__BIE CYREG_PRT12_BIE
#define TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX__BYP CYREG_PRT12_BYP
#define TX__DM0 CYREG_PRT12_DM0
#define TX__DM1 CYREG_PRT12_DM1
#define TX__DM2 CYREG_PRT12_DM2
#define TX__DR CYREG_PRT12_DR
#define TX__INP_DIS CYREG_PRT12_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX__MASK 0x80u
#define TX__PORT 12u
#define TX__PRT CYREG_PRT12_PRT
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX__PS CYREG_PRT12_PS
#define TX__SHIFT 7u
#define TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX__SLW CYREG_PRT12_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* I2CM_I2C_FF */
#define I2CM_I2C_FF__ADR CYREG_I2C_ADR
#define I2CM_I2C_FF__CFG CYREG_I2C_CFG
#define I2CM_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CM_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CM_I2C_FF__CSR CYREG_I2C_CSR
#define I2CM_I2C_FF__D CYREG_I2C_D
#define I2CM_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2CM_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CM_I2C_FF__PM_ACT_MSK 0x04u
#define I2CM_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CM_I2C_FF__PM_STBY_MSK 0x04u
#define I2CM_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CM_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CM_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CM_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CM_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2CM_I2C_IRQ */
#define I2CM_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CM_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CM_I2C_IRQ__INTC_MASK 0x8000u
#define I2CM_I2C_IRQ__INTC_NUMBER 15u
#define I2CM_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2CM_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CM_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CM_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* accel_ISR */
#define accel_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define accel_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define accel_ISR__INTC_MASK 0x20u
#define accel_ISR__INTC_NUMBER 5u
#define accel_ISR__INTC_PRIOR_NUM 7u
#define accel_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define accel_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define accel_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* blueRX_ISR */
#define blueRX_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define blueRX_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define blueRX_ISR__INTC_MASK 0x02u
#define blueRX_ISR__INTC_NUMBER 1u
#define blueRX_ISR__INTC_PRIOR_NUM 7u
#define blueRX_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define blueRX_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define blueRX_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* fw1_pwm_fw */
#define fw1_pwm_fw__0__INTTYPE CYREG_PICU15_INTTYPE0
#define fw1_pwm_fw__0__MASK 0x01u
#define fw1_pwm_fw__0__PC CYREG_IO_PC_PRT15_PC0
#define fw1_pwm_fw__0__PORT 15u
#define fw1_pwm_fw__0__SHIFT 0u
#define fw1_pwm_fw__AG CYREG_PRT15_AG
#define fw1_pwm_fw__AMUX CYREG_PRT15_AMUX
#define fw1_pwm_fw__BIE CYREG_PRT15_BIE
#define fw1_pwm_fw__BIT_MASK CYREG_PRT15_BIT_MASK
#define fw1_pwm_fw__BYP CYREG_PRT15_BYP
#define fw1_pwm_fw__CTL CYREG_PRT15_CTL
#define fw1_pwm_fw__DM0 CYREG_PRT15_DM0
#define fw1_pwm_fw__DM1 CYREG_PRT15_DM1
#define fw1_pwm_fw__DM2 CYREG_PRT15_DM2
#define fw1_pwm_fw__DR CYREG_PRT15_DR
#define fw1_pwm_fw__INP_DIS CYREG_PRT15_INP_DIS
#define fw1_pwm_fw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define fw1_pwm_fw__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define fw1_pwm_fw__LCD_EN CYREG_PRT15_LCD_EN
#define fw1_pwm_fw__MASK 0x01u
#define fw1_pwm_fw__PORT 15u
#define fw1_pwm_fw__PRT CYREG_PRT15_PRT
#define fw1_pwm_fw__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define fw1_pwm_fw__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define fw1_pwm_fw__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define fw1_pwm_fw__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define fw1_pwm_fw__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define fw1_pwm_fw__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define fw1_pwm_fw__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define fw1_pwm_fw__PS CYREG_PRT15_PS
#define fw1_pwm_fw__SHIFT 0u
#define fw1_pwm_fw__SLW CYREG_PRT15_SLW

/* fw2_pwm_fw */
#define fw2_pwm_fw__0__INTTYPE CYREG_PICU0_INTTYPE5
#define fw2_pwm_fw__0__MASK 0x20u
#define fw2_pwm_fw__0__PC CYREG_PRT0_PC5
#define fw2_pwm_fw__0__PORT 0u
#define fw2_pwm_fw__0__SHIFT 5u
#define fw2_pwm_fw__AG CYREG_PRT0_AG
#define fw2_pwm_fw__AMUX CYREG_PRT0_AMUX
#define fw2_pwm_fw__BIE CYREG_PRT0_BIE
#define fw2_pwm_fw__BIT_MASK CYREG_PRT0_BIT_MASK
#define fw2_pwm_fw__BYP CYREG_PRT0_BYP
#define fw2_pwm_fw__CTL CYREG_PRT0_CTL
#define fw2_pwm_fw__DM0 CYREG_PRT0_DM0
#define fw2_pwm_fw__DM1 CYREG_PRT0_DM1
#define fw2_pwm_fw__DM2 CYREG_PRT0_DM2
#define fw2_pwm_fw__DR CYREG_PRT0_DR
#define fw2_pwm_fw__INP_DIS CYREG_PRT0_INP_DIS
#define fw2_pwm_fw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define fw2_pwm_fw__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define fw2_pwm_fw__LCD_EN CYREG_PRT0_LCD_EN
#define fw2_pwm_fw__MASK 0x20u
#define fw2_pwm_fw__PORT 0u
#define fw2_pwm_fw__PRT CYREG_PRT0_PRT
#define fw2_pwm_fw__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define fw2_pwm_fw__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define fw2_pwm_fw__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define fw2_pwm_fw__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define fw2_pwm_fw__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define fw2_pwm_fw__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define fw2_pwm_fw__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define fw2_pwm_fw__PS CYREG_PRT0_PS
#define fw2_pwm_fw__SHIFT 5u
#define fw2_pwm_fw__SLW CYREG_PRT0_SLW

/* fw3_pwm_fw */
#define fw3_pwm_fw__0__INTTYPE CYREG_PICU12_INTTYPE3
#define fw3_pwm_fw__0__MASK 0x08u
#define fw3_pwm_fw__0__PC CYREG_PRT12_PC3
#define fw3_pwm_fw__0__PORT 12u
#define fw3_pwm_fw__0__SHIFT 3u
#define fw3_pwm_fw__AG CYREG_PRT12_AG
#define fw3_pwm_fw__BIE CYREG_PRT12_BIE
#define fw3_pwm_fw__BIT_MASK CYREG_PRT12_BIT_MASK
#define fw3_pwm_fw__BYP CYREG_PRT12_BYP
#define fw3_pwm_fw__DM0 CYREG_PRT12_DM0
#define fw3_pwm_fw__DM1 CYREG_PRT12_DM1
#define fw3_pwm_fw__DM2 CYREG_PRT12_DM2
#define fw3_pwm_fw__DR CYREG_PRT12_DR
#define fw3_pwm_fw__INP_DIS CYREG_PRT12_INP_DIS
#define fw3_pwm_fw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define fw3_pwm_fw__MASK 0x08u
#define fw3_pwm_fw__PORT 12u
#define fw3_pwm_fw__PRT CYREG_PRT12_PRT
#define fw3_pwm_fw__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define fw3_pwm_fw__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define fw3_pwm_fw__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define fw3_pwm_fw__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define fw3_pwm_fw__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define fw3_pwm_fw__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define fw3_pwm_fw__PS CYREG_PRT12_PS
#define fw3_pwm_fw__SHIFT 3u
#define fw3_pwm_fw__SIO_CFG CYREG_PRT12_SIO_CFG
#define fw3_pwm_fw__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define fw3_pwm_fw__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define fw3_pwm_fw__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define fw3_pwm_fw__SLW CYREG_PRT12_SLW

/* RPM_LED_PIN */
#define RPM_LED_PIN__0__INTTYPE CYREG_PICU0_INTTYPE1
#define RPM_LED_PIN__0__MASK 0x02u
#define RPM_LED_PIN__0__PC CYREG_PRT0_PC1
#define RPM_LED_PIN__0__PORT 0u
#define RPM_LED_PIN__0__SHIFT 1u
#define RPM_LED_PIN__AG CYREG_PRT0_AG
#define RPM_LED_PIN__AMUX CYREG_PRT0_AMUX
#define RPM_LED_PIN__BIE CYREG_PRT0_BIE
#define RPM_LED_PIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define RPM_LED_PIN__BYP CYREG_PRT0_BYP
#define RPM_LED_PIN__CTL CYREG_PRT0_CTL
#define RPM_LED_PIN__DM0 CYREG_PRT0_DM0
#define RPM_LED_PIN__DM1 CYREG_PRT0_DM1
#define RPM_LED_PIN__DM2 CYREG_PRT0_DM2
#define RPM_LED_PIN__DR CYREG_PRT0_DR
#define RPM_LED_PIN__INP_DIS CYREG_PRT0_INP_DIS
#define RPM_LED_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RPM_LED_PIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RPM_LED_PIN__LCD_EN CYREG_PRT0_LCD_EN
#define RPM_LED_PIN__MASK 0x02u
#define RPM_LED_PIN__PORT 0u
#define RPM_LED_PIN__PRT CYREG_PRT0_PRT
#define RPM_LED_PIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RPM_LED_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RPM_LED_PIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RPM_LED_PIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RPM_LED_PIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RPM_LED_PIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RPM_LED_PIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RPM_LED_PIN__PS CYREG_PRT0_PS
#define RPM_LED_PIN__SHIFT 1u
#define RPM_LED_PIN__SLW CYREG_PRT0_SLW

/* accelUP_ISR */
#define accelUP_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define accelUP_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define accelUP_ISR__INTC_MASK 0x01u
#define accelUP_ISR__INTC_NUMBER 0u
#define accelUP_ISR__INTC_PRIOR_NUM 7u
#define accelUP_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define accelUP_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define accelUP_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* accel_clock */
#define accel_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define accel_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define accel_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define accel_clock__CFG2_SRC_SEL_MASK 0x07u
#define accel_clock__INDEX 0x02u
#define accel_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define accel_clock__PM_ACT_MSK 0x04u
#define accel_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define accel_clock__PM_STBY_MSK 0x04u

/* accel_timer_TimerUDB */
#define accel_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define accel_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define accel_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define accel_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define accel_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define accel_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define accel_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define accel_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define accel_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define accel_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define accel_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define accel_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define accel_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define accel_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define accel_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define accel_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define accel_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define accel_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define accel_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define accel_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define accel_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define accel_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define accel_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define accel_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define accel_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define accel_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define accel_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define accel_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define accel_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define accel_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define accel_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define accel_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define accel_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define accel_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define accel_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB05_F1

/* fw1_RPM_ISR */
#define fw1_RPM_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define fw1_RPM_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define fw1_RPM_ISR__INTC_MASK 0x40u
#define fw1_RPM_ISR__INTC_NUMBER 6u
#define fw1_RPM_ISR__INTC_PRIOR_NUM 7u
#define fw1_RPM_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define fw1_RPM_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define fw1_RPM_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* fw2_RPM_ISR */
#define fw2_RPM_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define fw2_RPM_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define fw2_RPM_ISR__INTC_MASK 0x80u
#define fw2_RPM_ISR__INTC_NUMBER 7u
#define fw2_RPM_ISR__INTC_PRIOR_NUM 7u
#define fw2_RPM_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define fw2_RPM_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define fw2_RPM_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* fw3_RPM_ISR */
#define fw3_RPM_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define fw3_RPM_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define fw3_RPM_ISR__INTC_MASK 0x10u
#define fw3_RPM_ISR__INTC_NUMBER 4u
#define fw3_RPM_ISR__INTC_PRIOR_NUM 7u
#define fw3_RPM_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define fw3_RPM_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define fw3_RPM_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* accel_ISRPin */
#define accel_ISRPin__0__INTTYPE CYREG_PICU1_INTTYPE2
#define accel_ISRPin__0__MASK 0x04u
#define accel_ISRPin__0__PC CYREG_PRT1_PC2
#define accel_ISRPin__0__PORT 1u
#define accel_ISRPin__0__SHIFT 2u
#define accel_ISRPin__AG CYREG_PRT1_AG
#define accel_ISRPin__AMUX CYREG_PRT1_AMUX
#define accel_ISRPin__BIE CYREG_PRT1_BIE
#define accel_ISRPin__BIT_MASK CYREG_PRT1_BIT_MASK
#define accel_ISRPin__BYP CYREG_PRT1_BYP
#define accel_ISRPin__CTL CYREG_PRT1_CTL
#define accel_ISRPin__DM0 CYREG_PRT1_DM0
#define accel_ISRPin__DM1 CYREG_PRT1_DM1
#define accel_ISRPin__DM2 CYREG_PRT1_DM2
#define accel_ISRPin__DR CYREG_PRT1_DR
#define accel_ISRPin__INP_DIS CYREG_PRT1_INP_DIS
#define accel_ISRPin__INTSTAT CYREG_PICU1_INTSTAT
#define accel_ISRPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define accel_ISRPin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define accel_ISRPin__LCD_EN CYREG_PRT1_LCD_EN
#define accel_ISRPin__MASK 0x04u
#define accel_ISRPin__PORT 1u
#define accel_ISRPin__PRT CYREG_PRT1_PRT
#define accel_ISRPin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define accel_ISRPin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define accel_ISRPin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define accel_ISRPin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define accel_ISRPin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define accel_ISRPin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define accel_ISRPin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define accel_ISRPin__PS CYREG_PRT1_PS
#define accel_ISRPin__SHIFT 2u
#define accel_ISRPin__SLW CYREG_PRT1_SLW
#define accel_ISRPin__SNAP CYREG_PICU1_SNAP

/* fw1_pwm_servo */
#define fw1_pwm_servo__0__INTTYPE CYREG_PICU15_INTTYPE3
#define fw1_pwm_servo__0__MASK 0x08u
#define fw1_pwm_servo__0__PC CYREG_IO_PC_PRT15_PC3
#define fw1_pwm_servo__0__PORT 15u
#define fw1_pwm_servo__0__SHIFT 3u
#define fw1_pwm_servo__AG CYREG_PRT15_AG
#define fw1_pwm_servo__AMUX CYREG_PRT15_AMUX
#define fw1_pwm_servo__BIE CYREG_PRT15_BIE
#define fw1_pwm_servo__BIT_MASK CYREG_PRT15_BIT_MASK
#define fw1_pwm_servo__BYP CYREG_PRT15_BYP
#define fw1_pwm_servo__CTL CYREG_PRT15_CTL
#define fw1_pwm_servo__DM0 CYREG_PRT15_DM0
#define fw1_pwm_servo__DM1 CYREG_PRT15_DM1
#define fw1_pwm_servo__DM2 CYREG_PRT15_DM2
#define fw1_pwm_servo__DR CYREG_PRT15_DR
#define fw1_pwm_servo__INP_DIS CYREG_PRT15_INP_DIS
#define fw1_pwm_servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define fw1_pwm_servo__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define fw1_pwm_servo__LCD_EN CYREG_PRT15_LCD_EN
#define fw1_pwm_servo__MASK 0x08u
#define fw1_pwm_servo__PORT 15u
#define fw1_pwm_servo__PRT CYREG_PRT15_PRT
#define fw1_pwm_servo__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define fw1_pwm_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define fw1_pwm_servo__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define fw1_pwm_servo__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define fw1_pwm_servo__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define fw1_pwm_servo__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define fw1_pwm_servo__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define fw1_pwm_servo__PS CYREG_PRT15_PS
#define fw1_pwm_servo__SHIFT 3u
#define fw1_pwm_servo__SLW CYREG_PRT15_SLW

/* fw2_pwm_servo */
#define fw2_pwm_servo__0__INTTYPE CYREG_PICU0_INTTYPE6
#define fw2_pwm_servo__0__MASK 0x40u
#define fw2_pwm_servo__0__PC CYREG_PRT0_PC6
#define fw2_pwm_servo__0__PORT 0u
#define fw2_pwm_servo__0__SHIFT 6u
#define fw2_pwm_servo__AG CYREG_PRT0_AG
#define fw2_pwm_servo__AMUX CYREG_PRT0_AMUX
#define fw2_pwm_servo__BIE CYREG_PRT0_BIE
#define fw2_pwm_servo__BIT_MASK CYREG_PRT0_BIT_MASK
#define fw2_pwm_servo__BYP CYREG_PRT0_BYP
#define fw2_pwm_servo__CTL CYREG_PRT0_CTL
#define fw2_pwm_servo__DM0 CYREG_PRT0_DM0
#define fw2_pwm_servo__DM1 CYREG_PRT0_DM1
#define fw2_pwm_servo__DM2 CYREG_PRT0_DM2
#define fw2_pwm_servo__DR CYREG_PRT0_DR
#define fw2_pwm_servo__INP_DIS CYREG_PRT0_INP_DIS
#define fw2_pwm_servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define fw2_pwm_servo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define fw2_pwm_servo__LCD_EN CYREG_PRT0_LCD_EN
#define fw2_pwm_servo__MASK 0x40u
#define fw2_pwm_servo__PORT 0u
#define fw2_pwm_servo__PRT CYREG_PRT0_PRT
#define fw2_pwm_servo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define fw2_pwm_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define fw2_pwm_servo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define fw2_pwm_servo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define fw2_pwm_servo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define fw2_pwm_servo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define fw2_pwm_servo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define fw2_pwm_servo__PS CYREG_PRT0_PS
#define fw2_pwm_servo__SHIFT 6u
#define fw2_pwm_servo__SLW CYREG_PRT0_SLW

/* fw3_pwm_servo */
#define fw3_pwm_servo__0__INTTYPE CYREG_PICU12_INTTYPE2
#define fw3_pwm_servo__0__MASK 0x04u
#define fw3_pwm_servo__0__PC CYREG_PRT12_PC2
#define fw3_pwm_servo__0__PORT 12u
#define fw3_pwm_servo__0__SHIFT 2u
#define fw3_pwm_servo__AG CYREG_PRT12_AG
#define fw3_pwm_servo__BIE CYREG_PRT12_BIE
#define fw3_pwm_servo__BIT_MASK CYREG_PRT12_BIT_MASK
#define fw3_pwm_servo__BYP CYREG_PRT12_BYP
#define fw3_pwm_servo__DM0 CYREG_PRT12_DM0
#define fw3_pwm_servo__DM1 CYREG_PRT12_DM1
#define fw3_pwm_servo__DM2 CYREG_PRT12_DM2
#define fw3_pwm_servo__DR CYREG_PRT12_DR
#define fw3_pwm_servo__INP_DIS CYREG_PRT12_INP_DIS
#define fw3_pwm_servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define fw3_pwm_servo__MASK 0x04u
#define fw3_pwm_servo__PORT 12u
#define fw3_pwm_servo__PRT CYREG_PRT12_PRT
#define fw3_pwm_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define fw3_pwm_servo__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define fw3_pwm_servo__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define fw3_pwm_servo__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define fw3_pwm_servo__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define fw3_pwm_servo__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define fw3_pwm_servo__PS CYREG_PRT12_PS
#define fw3_pwm_servo__SHIFT 2u
#define fw3_pwm_servo__SIO_CFG CYREG_PRT12_SIO_CFG
#define fw3_pwm_servo__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define fw3_pwm_servo__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define fw3_pwm_servo__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define fw3_pwm_servo__SLW CYREG_PRT12_SLW

/* flywheel_clock */
#define flywheel_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define flywheel_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define flywheel_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define flywheel_clock__CFG2_SRC_SEL_MASK 0x07u
#define flywheel_clock__INDEX 0x01u
#define flywheel_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define flywheel_clock__PM_ACT_MSK 0x02u
#define flywheel_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define flywheel_clock__PM_STBY_MSK 0x02u

/* fw1_PWM_PWMUDB */
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define fw1_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define fw1_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* fw1_RPM_ISRPin */
#define fw1_RPM_ISRPin__0__INTTYPE CYREG_PICU2_INTTYPE0
#define fw1_RPM_ISRPin__0__MASK 0x01u
#define fw1_RPM_ISRPin__0__PC CYREG_PRT2_PC0
#define fw1_RPM_ISRPin__0__PORT 2u
#define fw1_RPM_ISRPin__0__SHIFT 0u
#define fw1_RPM_ISRPin__AG CYREG_PRT2_AG
#define fw1_RPM_ISRPin__AMUX CYREG_PRT2_AMUX
#define fw1_RPM_ISRPin__BIE CYREG_PRT2_BIE
#define fw1_RPM_ISRPin__BIT_MASK CYREG_PRT2_BIT_MASK
#define fw1_RPM_ISRPin__BYP CYREG_PRT2_BYP
#define fw1_RPM_ISRPin__CTL CYREG_PRT2_CTL
#define fw1_RPM_ISRPin__DM0 CYREG_PRT2_DM0
#define fw1_RPM_ISRPin__DM1 CYREG_PRT2_DM1
#define fw1_RPM_ISRPin__DM2 CYREG_PRT2_DM2
#define fw1_RPM_ISRPin__DR CYREG_PRT2_DR
#define fw1_RPM_ISRPin__INP_DIS CYREG_PRT2_INP_DIS
#define fw1_RPM_ISRPin__INTSTAT CYREG_PICU2_INTSTAT
#define fw1_RPM_ISRPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define fw1_RPM_ISRPin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define fw1_RPM_ISRPin__LCD_EN CYREG_PRT2_LCD_EN
#define fw1_RPM_ISRPin__MASK 0x01u
#define fw1_RPM_ISRPin__PORT 2u
#define fw1_RPM_ISRPin__PRT CYREG_PRT2_PRT
#define fw1_RPM_ISRPin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define fw1_RPM_ISRPin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define fw1_RPM_ISRPin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define fw1_RPM_ISRPin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define fw1_RPM_ISRPin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define fw1_RPM_ISRPin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define fw1_RPM_ISRPin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define fw1_RPM_ISRPin__PS CYREG_PRT2_PS
#define fw1_RPM_ISRPin__SHIFT 0u
#define fw1_RPM_ISRPin__SLW CYREG_PRT2_SLW
#define fw1_RPM_ISRPin__SNAP CYREG_PICU2_SNAP

/* fw2_PWM_PWMUDB */
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define fw2_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define fw2_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* fw2_RPM_ISRPin */
#define fw2_RPM_ISRPin__0__INTTYPE CYREG_PICU3_INTTYPE0
#define fw2_RPM_ISRPin__0__MASK 0x01u
#define fw2_RPM_ISRPin__0__PC CYREG_PRT3_PC0
#define fw2_RPM_ISRPin__0__PORT 3u
#define fw2_RPM_ISRPin__0__SHIFT 0u
#define fw2_RPM_ISRPin__AG CYREG_PRT3_AG
#define fw2_RPM_ISRPin__AMUX CYREG_PRT3_AMUX
#define fw2_RPM_ISRPin__BIE CYREG_PRT3_BIE
#define fw2_RPM_ISRPin__BIT_MASK CYREG_PRT3_BIT_MASK
#define fw2_RPM_ISRPin__BYP CYREG_PRT3_BYP
#define fw2_RPM_ISRPin__CTL CYREG_PRT3_CTL
#define fw2_RPM_ISRPin__DM0 CYREG_PRT3_DM0
#define fw2_RPM_ISRPin__DM1 CYREG_PRT3_DM1
#define fw2_RPM_ISRPin__DM2 CYREG_PRT3_DM2
#define fw2_RPM_ISRPin__DR CYREG_PRT3_DR
#define fw2_RPM_ISRPin__INP_DIS CYREG_PRT3_INP_DIS
#define fw2_RPM_ISRPin__INTSTAT CYREG_PICU3_INTSTAT
#define fw2_RPM_ISRPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define fw2_RPM_ISRPin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define fw2_RPM_ISRPin__LCD_EN CYREG_PRT3_LCD_EN
#define fw2_RPM_ISRPin__MASK 0x01u
#define fw2_RPM_ISRPin__PORT 3u
#define fw2_RPM_ISRPin__PRT CYREG_PRT3_PRT
#define fw2_RPM_ISRPin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define fw2_RPM_ISRPin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define fw2_RPM_ISRPin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define fw2_RPM_ISRPin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define fw2_RPM_ISRPin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define fw2_RPM_ISRPin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define fw2_RPM_ISRPin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define fw2_RPM_ISRPin__PS CYREG_PRT3_PS
#define fw2_RPM_ISRPin__SHIFT 0u
#define fw2_RPM_ISRPin__SLW CYREG_PRT3_SLW
#define fw2_RPM_ISRPin__SNAP CYREG_PICU3_SNAP

/* fw3_PWM_PWMUDB */
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define fw3_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define fw3_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* fw3_RPM_ISRPin */
#define fw3_RPM_ISRPin__0__INTTYPE CYREG_PICU0_INTTYPE0
#define fw3_RPM_ISRPin__0__MASK 0x01u
#define fw3_RPM_ISRPin__0__PC CYREG_PRT0_PC0
#define fw3_RPM_ISRPin__0__PORT 0u
#define fw3_RPM_ISRPin__0__SHIFT 0u
#define fw3_RPM_ISRPin__AG CYREG_PRT0_AG
#define fw3_RPM_ISRPin__AMUX CYREG_PRT0_AMUX
#define fw3_RPM_ISRPin__BIE CYREG_PRT0_BIE
#define fw3_RPM_ISRPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define fw3_RPM_ISRPin__BYP CYREG_PRT0_BYP
#define fw3_RPM_ISRPin__CTL CYREG_PRT0_CTL
#define fw3_RPM_ISRPin__DM0 CYREG_PRT0_DM0
#define fw3_RPM_ISRPin__DM1 CYREG_PRT0_DM1
#define fw3_RPM_ISRPin__DM2 CYREG_PRT0_DM2
#define fw3_RPM_ISRPin__DR CYREG_PRT0_DR
#define fw3_RPM_ISRPin__INP_DIS CYREG_PRT0_INP_DIS
#define fw3_RPM_ISRPin__INTSTAT CYREG_PICU0_INTSTAT
#define fw3_RPM_ISRPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define fw3_RPM_ISRPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define fw3_RPM_ISRPin__LCD_EN CYREG_PRT0_LCD_EN
#define fw3_RPM_ISRPin__MASK 0x01u
#define fw3_RPM_ISRPin__PORT 0u
#define fw3_RPM_ISRPin__PRT CYREG_PRT0_PRT
#define fw3_RPM_ISRPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define fw3_RPM_ISRPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define fw3_RPM_ISRPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define fw3_RPM_ISRPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define fw3_RPM_ISRPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define fw3_RPM_ISRPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define fw3_RPM_ISRPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define fw3_RPM_ISRPin__PS CYREG_PRT0_PS
#define fw3_RPM_ISRPin__SHIFT 0u
#define fw3_RPM_ISRPin__SLW CYREG_PRT0_SLW
#define fw3_RPM_ISRPin__SNAP CYREG_PICU0_SNAP

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "BalancingCube"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
