================================================================================ 
Commit: 8e621782906d65afb38b69245c512d8300ea300c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:55 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.64,
LOGANVL.0.RPB.0029.D.49,
KSYVLLE.1.RPB.0023.D.77,
GNRSPWS.0.RPB.0027.D.80

Hsd-es-id: N/A"
Original commit date: Sun Jun 23 11:10:50 2024 -0700
Original commit hash: 38b127a94341fd5afd9c95441719eeca2b77a0d5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e7912cd6cb48493f0f73086ad1d996daccd99e5b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.63,
LOGANVL.0.RPB.0029.D.48,
KSYVLLE.1.RPB.0023.D.76,
GNRSPWS.0.RPB.0027.D.79

Hsd-es-id: N/A"
Original commit date: Sun Jun 23 04:10:45 2024 -0700
Original commit hash: 2e19c38e7cfca7d25463cb3dee05d51cd1a95efa

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f986d6a8537dbe775b8a5f6688b512855e3cd206 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.62,
LOGANVL.0.RPB.0029.D.47,
KSYVLLE.1.RPB.0023.D.75,
GNRSPWS.0.RPB.0027.D.78

Hsd-es-id: N/A"
Original commit date: Sat Jun 22 11:10:43 2024 -0700
Original commit hash: 29a791b5c9148971054c4b402bf95b0354f25ff9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2a90cf997eb817f0ff5f9b677a86c4af3b274130 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:48 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.61,
LOGANVL.0.RPB.0029.D.46,
KSYVLLE.1.RPB.0023.D.74,
GNRSPWS.0.RPB.0027.D.77,
Server-RC-0x02.0x00.0x01.01E3

Hsd-es-id: N/A"
Original commit date: Sat Jun 22 04:10:41 2024 -0700
Original commit hash: 5784b7993ce37ca441c22956bfaa253cc4bd8d57

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7191a6770fd1a446319c6d7b5261400142eb719b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:45 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016319687

Original commit date: Sat Jun 22 06:06:10 2024 +0800
Change-Id: I548cccd6704193df871d436c31819266aee0d8ba
Original commit hash: b232505d73ad64b37ded8da62f1883024d7cf20a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 588cddb4361f7779f09e7a24a35e741f24659beb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:43 2024 -0700 
-------------------------------------------------------------------------------- 
Fixed the issue that incorrect tPDM is applied to MCR DIMM with RCD02 and older

[Issue Description]
1.25ns tPDM applied to MCR DIMM with RCD02 and older

[Resolution]
1.25ns tPDM should only apply to RDIMM with RCD02 and older, not for MCRDIMM
Updated dimm type checker.

Package/Module:CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR-AP, GNR-SP, SRF-AP, SRF-SP

Hsd-es-id: 15016260131

Original commit date: Thu Jun 13 18:21:58 2024 +0800
Change-Id: I01117a94a33695e4589e9a829db2d1d89187356e
Original commit hash: 0d75e5a7ab0fc07bb279931fe02b49e74497581f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: da34d602d48afe3d206870b880c661c1e457b8dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:41 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Upi: Fix D2C disable post MRC in 1-socket config

- Remove line in KtiMain.c that erroneously sets D2cPorDis and disrupts intended flow for 1-socket config

Hsd-es-id: 14022576347
Original commit date: Mon Jun 17 22:36:50 2024 -0700
Change-Id: Id79a8ad3a8bc63dff178a571bc2ec6b9ba7ebbb4
Original commit hash: 69ce9de4bd5dc9960eaef05040d868512786089b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: 2c5b99ae6907842376cc6bb86e0826c03507a7e4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:38 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.60,
LOGANVL.0.RPB.0029.D.45,
KSYVLLE.1.RPB.0023.D.73,
GNRSPWS.0.RPB.0027.D.76,
Server-RC-0x02.0x00.0x01.01E2

Hsd-es-id: N/A"
Original commit date: Fri Jun 21 11:10:45 2024 -0700
Original commit hash: 25b0e85572be5197da46bc501b6503cdf482c0cd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bd70ff7344fad32b4f635ff93ea1a7effb924180 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:36 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3][MRC] TestBios that has a knob to enforce the halt at VT break (Checkpoint Code: 0xB40000000) and Checkpoint Code: 0xB0000000

[Feature Description]
EV uses an automation orchestrator (Common Flows) to run debug/volume validation Test Plans across all Gen 3 projects (GNR SP, GNR AP, GRR, GNR-WS, GNR-D).
However, multiple systems are not able to stop at the first checkpoints of the BIOS flow by using Scratchpad 6 due to the level of messages (LM1) or differences on refresh per system causing automation crashes.

[Resolution]
N/A

Package/Module:
N/A

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS SP
BIRCHSTREAM CLEARWATERFOREST AP
BIRCHSTREAM GRANITERAPIDS AP
KASEYVILLE GRANITERAPIDS D
LOGANVILLE GRANDRIDGE

Hsd-es-id: 16024448544

Original commit date: Mon Jun 10 17:46:18 2024 +0530
Change-Id: I6060defbf481f3fb86cceff419cc3885da184e6b
Original commit hash: ad9f6a9bc5126660e7994fa4a16b6607cd1848bb

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c

================================================================================ 
Commit: 1d88166b663adb47fbdd6ae28cae5e7915b2b061 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:33 2024 -0700 
-------------------------------------------------------------------------------- 
Add ASF Table support.

[Feature Description]
Added ASF Table support.

Package/Module:
OneSiliconPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038944267

Original commit date: Fri Jun 21 08:30:57 2024 +0200
Change-Id: Ida7623032573ea78ba5bb9106ff92f371d35a00f
Original commit hash: ed2e305df89b4749e5fba44caef53da27ac0e0e8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Dxe.dsc
ServerPlatformPkg/Features/Me/Client/Amt/AsfTable/AsfTable.c
ServerPlatformPkg/Features/Me/Client/Amt/AsfTable/AsfTable.inf
ServerSiliconPkg/Product/BirchStream/LateSiliconFvDxe.fdf

================================================================================ 
Commit: c5943d22f792cec722179da906b6e6d593f932a0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:31 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022658164

Original commit date: Fri Jun 21 03:06:34 2024 -0700
Change-Id: Idqnrjb05q17kka5mu8w8n9zvazf0rpnwxlhbitwx
Original commit hash: 2fad9c9ec4b68f3106fdc587866928dfc40f205d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 891a54b8136c63d2dfaee3784420e871c547fe60 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:29 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Remove HSTI feature Secure PCH Configuration

[Issue Description]
In BHS based platforms HSTI Secure PCH Configuration feature has been
added to both features implemented and required, but indeed has been never
implemented. Therefore, there is always a mismatch between features
verified and required regardless of platform configuration.

[Resolution]
HSTI Secure PCH Configuration feature has been removed from both
features implemented and required.

Package/Module: ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe

[Impacted Platform]
BHS

Hsd-es-id: 18038946465

Original commit date: Fri Jun 21 01:20:51 2024 -0700
Change-Id: I34c82baa40da2e9c57182a3eb4e37f8572b4c95c
Original commit hash: fbfb4c3c2ee2c959be80d103af735946faf50018

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/HstiIhvProviderDxe.c

================================================================================ 
Commit: a775f0c94308eb26055a0d5fc43acfd9d76290f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.59,
LOGANVL.0.RPB.0029.D.44,
KSYVLLE.1.RPB.0023.D.72,
GNRSPWS.0.RPB.0027.D.75,
Server-RC-0x02.0x00.0x01.01E1

Hsd-es-id: N/A"
Original commit date: Fri Jun 21 04:10:45 2024 -0700
Original commit hash: 51092c0253ff13831d78649355e93dd26cfa97c6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 70fc45879647f1382d2db83adad778ee9f201098 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:25 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should check the polling time expired or not only when FsmStillRunning in some channels

[Feature Description]
BIOS should check the polling time expired or not only when FsmStillRunning in some channels

Package/Module: ServerSiliconPkg/MemDdrioIpLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016312097

Original commit date: Fri Jun 21 14:38:02 2024 +0800
Change-Id: Ie62850ec64aaaf3884b783f9bb1528665d4041e8
Original commit hash: d1eb8d5655745411419aa63e394b462f1fd38551

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: 9900d497c2293fdea2bc33e5b2ced4f6a837d4e0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding Board ID and Fab ID in setup page

[Feature Description]
BIOS setup options needed as part of EC validation.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024453464

Original commit date: Wed Jun 12 16:56:26 2024 +0530
Change-Id: Iba40ffe80353b42cd4995ebae7e6017833409f96
Original commit hash: dcd162661979739ca609bad82bf747ec9644efe8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/Main.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf

================================================================================ 
Commit: 50257e7a84538f0330372e68416e459699bbffa1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:19 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] System firmware shall extend PRMRR request API for non-security usages and allowing any memory to be used for UPL - Use SecurityApi acccesor for Get/SetPrmrrRequestedFlags API

[Feature Description]
BIOS shall use SecurityApi accessor for Get/SetPrmrrRequestedFlags API
within SECURITY_API

Package/Module:
ServerSiliconPkg/Security

[Impacted Platform]
BHS

Hsd-es-id: 18038945872

Original commit date: Fri Jun 21 09:36:31 2024 +0200
Change-Id: I6a376378be3e08b0ae7a40ffe6c02d0ede25a856
Original commit hash: 76abe28fd49bd726134ccc57bee1c19ee09f8c86

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c

================================================================================ 
Commit: 19264e238c6261ec92b87a6c514213e2df1c9298 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding EC Low Power mode in setup page

[Feature Description]
BIOS setup options needed as part of EC validation.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024504938

Original commit date: Thu Jun 13 17:34:18 2024 +0530
Change-Id: I2b8031960db6d45adaf665dc06ff87e7bc4b54e7
Original commit hash: 10eea461e1978f8db7bb85d25c2055d5de50ab51

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: 0dbf71b01bcbf67362a1574cc6aaf926e555be58 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:13 2024 -0700 
-------------------------------------------------------------------------------- 
Based on new R1S NPEM table to update UBA default value

[Feature Description]
Update PE8 NPEM MUX channel from 0,1,2,3 to 3,2,1,0 to match the
lane reversal design

Package/Module:

[Impacted Platform]
R1S

Hsd-es-id: 15016304185

Original commit date: Thu Jun 20 16:38:46 2024 +0800
Change-Id: Id9ddd34a6052bc98d842dfef8f0b0c2dbe148b29
Original commit hash: e61e4d0aa939acf3cf52877f25cd87ba4b819e29

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Uba/UbaMain/TypeBeechnutCityModularRP/Pei/IioBifurInit.c

================================================================================ 
Commit: ab7e79249463cf87420221c9e433ceed0834ead3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:10 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.58,
LOGANVL.0.RPB.0029.D.43,
KSYVLLE.1.RPB.0023.D.71,
GNRSPWS.0.RPB.0027.D.74,
Server-RC-0x02.0x00.0x01.01E0

Hsd-es-id: N/A"
Original commit date: Fri Jun 21 01:38:09 2024 -0700
Original commit hash: e4e9c87e2e1c2e3daf3499ae7c32ad5c621581e9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8236e49ce4c263f5abad9fab5084f40144516843 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:07 2024 -0700 
-------------------------------------------------------------------------------- 
Added PCH SATA device info submenu under "Additional System Information"

[Issue Description]
PCH SATA device information isn't displayed under below BIOS setup menu:
/EDKII Menu/System Information/Additional System Information

[Resolution]
Defined PCH SATA device information submenu per SATA controller

Package/Module: GnrwsRpPkg/Platform/Dxe/Setup

[Impacted Platform]
GNRWS

Hsd-es-id: 16024271767

Original commit date: Wed Jun 19 12:55:22 2024 +0800
Change-Id: Ic18151d6d347b7e068dde5d1c5605fa15205f0d9
Original commit hash: 39e757d2041e24455afe3131a38e64c3350edc87

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/SetupPreProcTools.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SystemInfo.hfr

================================================================================ 
Commit: 3d92232ef483ecf98dc8fba14a63a075d654d92c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:04 2024 -0700 
-------------------------------------------------------------------------------- 
Refactor DiskCallback() to get SATA device info correctly in BIOS setup

[Issue Description]
Only PCH SATA port 0 can display the SATA device info on this port under
PCH "Controller X SATA and RST Configuration" setup menu, other SATA
ports don't work.

[Resolution]
The issue is caused by wrong code logic in callback DiskCallback() which
is inherited from EagleStream. However, the old code logic doesn't apply
to GNRWS anymore. So refactor this callback to adapt to GNRWS.

Package/Module: GnrwsRpPkg/Platform/Dxe/Setup

[Impacted Platform]
GNRWS

Hsd-es-id: 16024239248

Original commit date: Wed Jun 19 10:51:50 2024 +0800
Change-Id: I67cee2ae9da30620dd77468e65e4251115001b3e
Original commit hash: 29dd4bf52020d2a592654ff068bc7fd2168c60c2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c

================================================================================ 
Commit: acba8f81c05c422d929973de8914f18c58ef92cb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:22:02 2024 -0700 
-------------------------------------------------------------------------------- 
Fix EC version Info Error.

Change EC version format from HEX to DEC.

Hsd-es-id: 16024530051

Original commit date: Fri Jun 21 13:08:22 2024 +0800
Change-Id: I6ee58308c33c226166b2c8e02f8b50c9ea352e23
Original commit hash: a9610fcebe48c5df9faa2ad55df5639bf0b2b661

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c

================================================================================ 
Commit: a923b1e5519bf471795cb968fb3e324f7148b8b9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:59 2024 -0700 
-------------------------------------------------------------------------------- 
Fix coverity fail issue

[Feature Description]
Fix coverity fail issue

Package/Module:
ServerSiliconPkg/Mem

[Impacted Platform]
GNR-WS

Hsd-es-id: 22020192759

Original commit date: Fri Jun 21 11:21:45 2024 +0800
Change-Id: I5882402f9dab4a6f7dd7c67d22558f63b65eb4d2
Original commit hash: 6c81ec427da9d95a588744ee952b2495434339e9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemoryInstallLib/Gen3/MemoryInstallGen.c

================================================================================ 
Commit: 9cc49419abf0539332ae832eb4685561d17a5f5e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:57 2024 -0700 
-------------------------------------------------------------------------------- 
Remove W/A and block IMR1 on GNR-WS

[Feature Description]
W/A is no longer needed and GNR-WS POR is to have IMR1 blocked.

Package/Module:
ServerSiliconPkg/MemoryInstallLib

[Impacted Platform]
GNR-WS

Hsd-es-id: 22020192759

Original commit date: Fri Jun 14 07:20:06 2024 -0700
Change-Id: Ifc1597649da9bb69cd442ab6edf9f238f6f864c4
Original commit hash: 4de353261ddf74562ee133bd6bed4520d6416d54

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemoryInstallLib/Gen3/MemoryInstallGen.c

================================================================================ 
Commit: 65b0f657c3b13f790d68d361b7caa568d9af3259 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:55 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should support error handling for bad pmic

[Feature Description]
BIOS should support error handling for bad pmic

Package/Module: CpRcPkg/PmicAccessLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016276396

Original commit date: Wed Jun 19 22:49:18 2024 +0800
Change-Id: Ia58782c6c132070e5df98e33266b96b27059333a
Original commit hash: e594c66e8f57b0acade73ef41a93414991282f7e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Include/Library/SpdDecodeLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemSenseAmpCalib.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemXoverCalib.c

================================================================================ 
Commit: bf61112d56f59499aafab34c653c0ef852095353 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:52 2024 -0700 
-------------------------------------------------------------------------------- 
Fix PF issue when ProcessorEistEnable is disabled.

[Feature Description]
Avoid to access null CpuMiscData->FvidTable and
CpuMiscData->GreaterFvidTable when ProcessorEistEnable
is disabled. When the feature is disabled, the two
pointers won't be initialized. If the null protection
is enabled([0, 4K] is non-present), PF will happen.

Package/Module: ServerPlatformPkg/AcpiPlatformTableLib

[Impacted Platform]
ALL

Hsd-es-id: 15016202903

Original commit date: Thu Jun 20 13:32:19 2024 +0800
Change-Id: I53b89875ea25d7d07c2e29c5c5da48bbeaf1740f
Original commit hash: 154b36813d514584a351671a13951c3d8b2bae55

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibSsdt.c

================================================================================ 
Commit: 59182a9f51450fd36ce8ecf698214fc76feac400 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:50 2024 -0700 
-------------------------------------------------------------------------------- 
Print Montage Propietary register PG[89]RW62 for BCOM Slew Rate

[Feature]
This feature gives information on BCOM slew rate used by Montage.
Before this change you would have to read it through SMBus using a Python script.

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap

Hsd-es-id: 14022639612

Original commit date: Tue Jun 18 11:19:54 2024 -0600
Change-Id: Ic1306aa650e72fd1873a76e3885d79704444ccc0
Original commit hash: c9fc807b8aa5f15297872bbdb9e96ca72136e155

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemRcdAccessLib.h

================================================================================ 
Commit: 14a7adb51557b3134df6f23680f45717f4886eb2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:48 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.57,
LOGANVL.0.RPB.0029.D.42,
KSYVLLE.1.RPB.0023.D.70,
GNRSPWS.0.RPB.0027.D.73,
Server-RC-0x02.0x00.0x01.01DF

Hsd-es-id: N/A"
Original commit date: Thu Jun 20 11:10:40 2024 -0700
Original commit hash: 807872d10d0ff30c2dc621a35990623afcc175c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e7c6d9d577249052c349d099b6b171152114a41f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:46 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Integrate 22ww30e_v43 regflow sheet for DDRIO register initialization

[Feature Description]
1. Integrating V43 Regflow for GNR, only
2. setting dfe_ncasbias_trim=0 for both channels of DDRHY in the DataFub for margin purpose to pass UPM

Package/Module:
\ServerSiliconPkg\Mem\Library\MemDdrioIpLib\Gen3\MemDdrioInitLib\22ww30e

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS AP
BIRCHSTREAM GRANITERAPIDS SP

Hsd-es-id: 16024493662

Original commit date: Thu Jun 13 00:05:25 2024 +0530
Change-Id: Idf77745fe956deef3834b0b2a03bc32c04adfa7b
Original commit hash: d6b7896c1c296a9ef8d26e940f33201c36aed930

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitDataCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitDataCh1.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh1.c

================================================================================ 
Commit: ab654ad00c6297965fddbfcf1e79a21cfdd9d01a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]X4 Bifurcated port PXPB still shows hidden ports in BIOS menu

[Issue Description]
X4 Bifurcated port PXPB still shows hidden ports in BIOS menu

[Resolution]
- Added PCIe knobs suppress conditions for ports availabilityy.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038919267

Original commit date: Wed Jun 19 16:35:53 2024 +0200
Change-Id: I877621cba38e938d4ce666472238f087601b9983
Original commit hash: b06ce087cfae0810129df01626baf1707a64ffb4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
GnrwsRpPkg/Platform/Dxe/Setup/PchPcieSetupSinglePortMenu.hfr
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h

================================================================================ 
Commit: 8a2fae1a7675853a790fa757e24c30630f0edf6e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:41 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Enhancement to RMT DCA pattern used for CA margin (timing & vref), also apply pattern to IO Health Check for RDIMM

[Feature Description]
Use DCA Complex Xtalk pattern for RMT DcaDelay and DcaVref margin test

[Resolution]
Update GetDcaMargins function to use Dca Complex Xtalk pattern for DcaDElay and DcaVref signals.

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS AP

Hsd-es-id: 14022588405

Original commit date: Tue Jun 11 17:23:37 2024 -0600
Change-Id: I07c97cabac62d148f6e385b7233c87f8a2ad4bf4
Original commit hash: 33f04bc41e8ee4dc75fd95748157c6cd551da3df

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c

================================================================================ 
Commit: 99a058cfc51b4166cd4c3a51b6fc87e35d476214 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:38 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.56,
LOGANVL.0.RPB.0029.D.41,
KSYVLLE.1.RPB.0023.D.69,
GNRSPWS.0.RPB.0027.D.72,
Server-RC-0x02.0x00.0x01.01DE

Hsd-es-id: N/A"
Original commit date: Thu Jun 20 04:10:38 2024 -0700
Original commit hash: 64e1d660f81a3e460bbc1475e95032dd40f9ae8f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7e86293425b80b58f4108824c0b288373032aa41 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:36 2024 -0700 
-------------------------------------------------------------------------------- 
Add check for Prmrr capability status in SGX post-memory initialization

[Issue Description]
There was no handling for the scenario where Prmrr
capability is disabled, which could lead to undefined behavior or
incorrect SGX flow.

[Resolution]
Added a conditional check to verify if the Prmrr capability
is enabled. If it is not enabled, an error message is logged, and the
system switches to the SGX disabled flow, ensuring proper handling and
stability.

Package/Module: ServerSecurityPkg

[Impacted Platform]
BHS

Hsd-es-id: 14022607322

Original commit date: Wed Jun 19 10:18:16 2024 +0800
Change-Id: Ia28d8687de48ca16faa23d5488fc9597d10e9f01
Original commit hash: 0236ad97a5139cd83e577f240750d148b3ffa149

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/SgxPostMem/4v0/SgxPostMem.c

================================================================================ 
Commit: 8c4f8ab34c48f480e80263c84429079238825b56 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:34 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3]Adding Back S3mDpe module in GnrWs

[Issue Description]
During S3 resume, we were observed Obb hash matching failed, S3M DPE
Verify Cumulative Hash status = Device Error. so we removed it from fdf.

[Resolution]
With the latest label, Error is not seen. Hence adding S3mDpe module back
in fdf.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024415937

Original commit date: Wed Jun 19 19:58:05 2024 +0530
Change-Id: If317b92d45c6a6700e25a9d9ceae8c7c6876ae60
Original commit hash: fb37d08d57a270d635a0d73b792bbb5cd528a78e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 287e5093df0d1a934f8a8e7a3004cf0fa8517d1f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:31 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][FSP-SMM] AMEI feature need smm protect mode support

[Issue Description]
When do AMEI error einjection, it need under smm protect mode

[Resolution]
Add smm protect mode feature code for fspsmm

Package/Module:
BirchStreamFspPkg

[Impacted Platform]
GNR API

Hsd-es-id: 15016281360
Original commit date: Sat Jun 8 18:56:41 2024 +0800
Change-Id: Iccdea28ce0d28c68f3fa91a9cb65d689a8bdb9a8
Original commit hash: 13dbdbcbf5fb1f238c41717c473440d9193baebc

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.c
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.h
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.inf
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c

================================================================================ 
Commit: f5671a7a2e14fde8559eb6043f367c701cdfc6c9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:25 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should set PMIC CAMP floating if DIMM is disabled for invalid SPD CRC

[Feature Description]
BIOS should set PMIC CAMP floating if DIMM is disabled for invalid SPD CRC

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016276385

Original commit date: Mon Jun 17 20:03:14 2024 +0800
Change-Id: I6ca26bdec9232ce732045bdc9394582690d18954
Original commit hash: 6ebbb66b7747df2134e5fc51d3de01169aabf3b5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemSPD.c

================================================================================ 
Commit: 1ba9196a093c84818fede8d534c67faf7b3f88a9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:23 2024 -0700 
-------------------------------------------------------------------------------- 
[TPM] Initialize EFI_MKTME_EVENT_DATA struct.

[Issue Description]
EFI_MKTME_EVENT_DATA is eased after writing MsrName field.
It causes that EFI_MKTME_EVENT_DATA.MsrName is empty.

[Resolution]
Zero memory the struct before writing MsrName field.

Package/Module: ServerSecurityPkg/Tmelate

[Impacted Platform]
ALL

Hsd-es-id: 15016289901

Original commit date: Wed Jun 19 14:16:17 2024 +0800
Change-Id: Ic3c96eaeb06a440c4d3ecbc8a35f96f2b234e827
Original commit hash: 8a47d20087e0dc049efa6afb8ca93628330bed67

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/TmeLate/4v0/TmeLate.c
ServerSecurityPkg/Cct/Feature/TmeLate/4v1/TmeLate.c

================================================================================ 
Commit: edfdbe5e7c395f2a8fe78cd20576214be20f5a70 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:21 2024 -0700 
-------------------------------------------------------------------------------- 
SRF-SP support 1DPC and 2DPC 96GB 2Rx4 RDIMM

[Feature Description]
Customer require to validate and add 1DPC and 2DPC 96GB 2Rx4 RDIMM
in the Sierra Forest SP DDR DIMM Support Matrix.

1. Add the DIMM_2R_X4_96GB in mDimmParamsPorTableSrf
2. Add SRF-BHS-SP-LCC-spdDDR5_DRx4_RDIMM_96Gb_C0D0.ini for RcSim

Package/Module:
ServerSiliconPkg/Mem/Library/MemPorLib

[Impacted Platform]
SRF-SP

Hsd-es-id:15014998014
Original commit date: Wed Dec 27 09:35:28 2023 +0800
Change-Id: I5af11c0fb75b1008cd99eec32e811154482ffc8c
Original commit hash: ac7049f21c78edd45a8f950630065120f3a2c7cd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableSp.c

================================================================================ 
Commit: ddb542ce765ed94febc54c903b091103d14b5ee2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:19 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022639192

Original commit date: Wed Jun 19 08:31:05 2024 -0700
Change-Id: Ipnx6ecs0u44m6j4ueycsezmwue8au60wy07rih2p
Original commit hash: e3a624b58b63281f95e0d2166f1c97d46d80401a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: eade29e62811d0587ef1651a2879c55e23f6edb9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.55,
LOGANVL.0.RPB.0029.D.40,
KSYVLLE.1.RPB.0023.D.68,
GNRSPWS.0.RPB.0027.D.71,
Server-RC-0x02.0x00.0x01.01DD

Hsd-es-id: N/A"
Original commit date: Wed Jun 19 11:11:03 2024 -0700
Original commit hash: 4e4ec2dace95dae0e3e6aabd69a844e8542b71c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ad64f54a118d7d1a071587108d271ccb19e3285e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:14 2024 -0700 
-------------------------------------------------------------------------------- 
PRM CXL address translation support.

[Issue Description]
CXL address translation is not covered in PRM address translation

[Resolution]
1. Support PRM CXL address translation.
2. To support runtime update, add some global variables which initialized in AddressDecodeLib into static data buffer.

Package/Module: ServerPlatformPkg/Features/PrmAddrTransDsmConfigDxe

[Impacted Platform]
Default ALL.

Hsd-es-id: 16023991088

Original commit date: Wed May 29 14:36:25 2024 +0800
Change-Id: I5ed57723abdfd3a947099c423f9d4c87cb55cac6
Original commit hash: 70c290debf479c4230aa933bfce94fc2a5d63f03

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/SystemInfoVar.h
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
ServerPlatformPkg/Features/PrmAddrTransDsm/PrmAddrTransDsm.c
ServerPlatformPkg/Features/PrmAddrTransDsmConfigDxe/PrmAddrTransDsmConfigDxe.c
ServerPlatformPkg/Features/PrmAddrTransDsmConfigDxe/PrmAddrTransDsmConfigDxe.inf
ServerPlatformPkg/Include/Protocol/PrmAddressTranslationDsm.h
ServerPlatformPkg/Library/PrmIoLibIntrinsic/IoHighLevel.c
ServerPlatformPkg/Library/PrmIoLibIntrinsic/IoLib.c
ServerPlatformPkg/Library/PrmIoLibIntrinsic/IoLibGcc.c
ServerPlatformPkg/Library/PrmIoLibIntrinsic/IoLibMmioBuffer.c
ServerPlatformPkg/Library/PrmIoLibIntrinsic/IoLibMsc.c
ServerPlatformPkg/Library/PrmIoLibIntrinsic/PrmIoLibIntrinsic.inf
ServerPlatformPkg/Library/PrmIoLibIntrinsic/PrmIoLibIntrinsicInternal.h
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecode.c
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/CxlFwdAddressDecode.c
ServerSiliconPkg/Universal/Dxe/SiliconDataInit/SiliconDataInitDxe.c

================================================================================ 
Commit: 86b5a95a969c0134dd75bc69192889ad7d1474c3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:10 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fixed build with OCR PCD set to FALSE

[Issue Description]
BIOS build fails with OCR PCD set to FALSE

[Resolution]
Move calls to any OCR related functions under OCR enable PCD.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038891611

Original commit date: Mon Jun 17 11:06:03 2024 +0200
Change-Id: I0accb74a807533db170c77a476e59e6eecb69e2b
Original commit hash: 29a338192e453e56cb3ec5e94ebf3d74720b7a3c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: c241f7bfe089792a253931fe68fdff66cfb0b875 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:08 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: GNR CPU DMI does not support ASPM L0s nor L0sL1

[Issue Description]
GNR CPU DMI does not support ASPM L0s nor L0sL1

[Resolution]
- Removed ASPM L0s nor L0sL1 knob options.
- Removed DP DMI knobs.
- Added missing DMI ClockGating update to 1.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038904675

Original commit date: Tue Jun 18 11:58:52 2024 +0200
Change-Id: I333721bda38e367d4ce535d41ca88853301b9843
Original commit hash: 5ebbc3fcc68d7291cc26f05a5b1ade999d98a5b2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDmiSetup.hfr
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibGnrWs.inf

================================================================================ 
Commit: a3d7a17b233e6a579ece29f84d6cba7fffc00051 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:06 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] System Firmware shall extend PRMRR request API for non-security usages and allowing any memory to be used for UPL - Part 1. Add SecurityApi_PrmrrRequestedFlags API

[Feature Description]
Security to introduce the new API: SecurityApi_GetPrmrrRequestedFlags ()
The function may return BIT0 set, which is allowing for 16 MiB PRMRR0
allocation in any memory type for UPL (non-secure usage) fallback.

Package/Module:
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BHS

Hsd-es-id: 18038832332

Original commit date: Mon Jun 17 13:08:25 2024 +0200
Change-Id: I7d8f32d4821366884e61aba2fe87f4c98d8e1538
Original commit hash: 7e201e40cb99e69f7efbd33fb8b51d1eb8862571

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Include/Guid/UserOutputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c

================================================================================ 
Commit: 2de413181a8604a99823de84f999e93e2ae686bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:21:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.54,
LOGANVL.0.RPB.0029.D.39,
KSYVLLE.1.RPB.0023.D.67,
GNRSPWS.0.RPB.0027.D.70

Hsd-es-id: N/A"
Original commit date: Wed Jun 19 04:10:42 2024 -0700
Original commit hash: f540c6179ad7d55000111d8f19b991b9aee18f56

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8b2b2b5e9e2e699996415fdecda41063bb4eb6b7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:58 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.53,
LOGANVL.0.RPB.0029.D.38,
KSYVLLE.1.RPB.0023.D.66,
GNRSPWS.0.RPB.0027.D.69,
Server-RC-0x02.0x00.0x01.01DC

Hsd-es-id: N/A"
Original commit date: Tue Jun 18 23:52:28 2024 -0700
Original commit hash: 9d773185773f2e04e61732bc1e369ba4ce52fea1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dff29bb878d1fa46fc4fdf3711e1a32d2da3d63d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:55 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should display consistent printing and be uniformly printed in decimal or hexadecimal

[Issue Description]
Only TxDfeTapInitialValue display in hexadecimal

[Resolution]
BIOS should display consistent printing and be uniformly printed in decimal or hexadecimal

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016235720

Original commit date: Mon Jun 17 19:53:06 2024 +0800
Change-Id: I7153f57ab16131cf246119cf41df0e494bfdfacc
Original commit hash: c13ec5731e4813a21d9374c53ef6640d4a2eb25e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/PerformanceTrackerLib/PerformanceTrackerLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c

================================================================================ 
Commit: 6d8502ef6c98fb0db62f444b56f6d763750ab5dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:52 2024 -0700 
-------------------------------------------------------------------------------- 
[TPM] Initialize EFI_MKTME_EVENT_DATA struct.

[Issue Description]
The digest of "MSR_TME_CAPABILITY" and "MSR_TME_ACTIVATE" are
both different between the first boot and the first reset.
The size of EFI_MKTME_EVENT_DATA.MsrName field is 21 bytes.
It needs to initialize the struct to zero to prevent the dirty
data after string copy.

[Resolution]
Zero memory the struct before using it.

Package/Module: ServerSecurityPkg/Tmelate

[Impacted Platform]
ALL

Hsd-es-id: 15016281861

Original commit date: Tue Jun 18 10:03:37 2024 +0800
Change-Id: Ie2007b8375b95fbc6b5a47dd16896999b1b9315f
Original commit hash: 6684d88b5d2b4ca66f74047fe9e705a51c2b43af

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/TmeLate/4v0/TmeLate.c
ServerSecurityPkg/Cct/Feature/TmeLate/4v1/TmeLate.c

================================================================================ 
Commit: 5eb68ce58aea26ae4b26f20f4a51f50642b65e6d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR ][RDIMM] Implement No Xtalk Pattern in DCA DFE with default num_sample (0x100) for RDIMM configs

[Feature Description]
Mrc shall implement No-Xtalk pattern on DCA DFE for RDIMM, to keep it consistent with MCR DIMM.

[Resolution]
Remove check to only apply no-Xtalk pattern on MCR

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.graniterapids_workstation,bios.kaseyville_graniterapids-d

Hsd-es-id: 14022576329

Original commit date: Mon Jun 10 17:59:52 2024 -0600
Change-Id: I7edc1cae4d9a7e3db30370465b7c3b543c247306
Original commit hash: 1445892486d12c041505f1fb64306f843fce392b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: c8ccf369ec75ef99f3a1ea1c1a018af46ba1be16 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.52,
LOGANVL.0.RPB.0029.D.37,
KSYVLLE.1.RPB.0023.D.65,
GNRSPWS.0.RPB.0027.D.68

Hsd-es-id: N/A"
Original commit date: Tue Jun 18 11:11:06 2024 -0700
Original commit hash: c89b0da5c6cbdfdfdbb92597b448cc73364167a5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f8b069ee07b96cba25e1ac95d9f23ebd43c94c1f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:45 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.51,
LOGANVL.0.RPB.0029.D.36,
KSYVLLE.1.RPB.0023.D.64,
GNRSPWS.0.RPB.0027.D.67

Hsd-es-id: N/A"
Original commit date: Tue Jun 18 08:25:21 2024 -0700
Original commit hash: a5261ee842e91a9ebc3dbefe1ab4cf42017513c1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1a8dfd51c78e0f5fd10b7ffd333206d98035ce62 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fixed DXE Assert with OneClickRecovery feature enabled

[Issue Description]
When OneClickRecovery feature is enabled, boot hangs in DXE phase,
on BdsDxe module entry. It is caused by the library constructor that
is linked to the BdsDxe and OneClickRecovery. TcgPPVendorLib
constructor assumes it will be called only once.

[Resolution]
Removed PlatformBootManager library from OneClickRecovery INF file,
as it is not used anymore.

Package/Module:
Features/Manageability/OneClickRecoveryFeaturePkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024493487

Original commit date: Tue Jun 18 13:59:48 2024 +0200
Change-Id: I15fc883511c61c82db97c0a871b123d749d71a14
Original commit hash: 578cb509abe2fe4c1cbce791c017cf172dc0ecad

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OneClickRecovery.inf
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecoveryFeaturePkg.dsc

================================================================================ 
Commit: 1b75b74e0eb93d347f0a55d9b51dd1910cbb217a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:41 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] MTL PCH GPIOs unlock table is broken

[Issue Description]
MTL PCH GPIOs unlock table is installed on wrong GUID (IBL),
instead MTL PCH.
That corrupted IBL table and misconfigure GPIO locks
on platform.

[Resolution]
- Changed Guid for unlock GPIO table for MTL PCH.
- Added safe check for installing Hob.

Package/Module: OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038894930

Original commit date: Mon Jun 17 18:19:11 2024 +0200
Change-Id: I877621cba38e938d4ce555472238f087601b9983
Original commit hash: 7468813034fa9e9e667be31eeb6bfd547aacf1f1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
OneSiliconPkg/Fru/Ibl/GpioV2ServicesInit/Pei/GpioV2Lock.c
OneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
OneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b7d9e857e1032e5027692de27a8ad0784296ef01 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:39 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016283008

Original commit date: Tue Jun 18 18:02:25 2024 +0800
Change-Id: I7ca03bad17f77290ea28c0b544a7dc3d7ad5be27
Original commit hash: 4d6c66b6d917e8b172324fa70e3b64540c166344

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: af4bbf2616ab2c6dd5a7e87035a338fe72fc53d9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:37 2024 -0700 
-------------------------------------------------------------------------------- 
Fix KVL FspMode API logs issue.

[Issue Description]
KVL FSP API logs appear ir-respective for BIOS knob "Serial Debug Message Level".

[Resolution]
Since default Lib DebugPrintErrorLevelLib just sets the Debug level based on PCD PcdDebugPrintErrorLevel
which is fixed & doesn't get over-riddedn with BIOS knobs setting.
Add new DebugPrintErrorLevelLibKvl to meet the requirement.

Package/Module: Intel/BirchStreamFspPkg

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16024415155

Original commit date: Fri Jun 7 12:44:41 2024 +0530
Change-Id: Id8eb70fa01db6646f718d70a9a724370750caad0
Original commit hash: 27ac11393368daa35f0b3d14ae3d738e80e9f67b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/DebugPrintErrorLevelLibKvl/DebugPrintErrorLevelLibKvl.c
BirchStreamFspPkg/Library/DebugPrintErrorLevelLibKvl/DebugPrintErrorLevelLibKvl.inf

================================================================================ 
Commit: fc18c52a90cb8220a15371ca6fdcf3f289472705 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:34 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] [ERB] Power gating the TH IP on PCH SPK mode enable set to 0.

[Issue Description]

PCH Trace Hub Enable Mode knob is Disable and Vendor 8086 Device 7F26 Prog Interface 0 is available .

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024367099

Original commit date: Fri Jun 14 23:11:22 2024 +0530
Change-Id: If49fb678f5e83bc3e95ae8b555672142a3ca3f33
Original commit hash: 7e741c55a8d4a32a9560d09daa4f09cf2762ad48

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTraceHub.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf

================================================================================ 
Commit: a907e6011144483a3675603e82aa062576ca304f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.50,
LOGANVL.0.RPB.0029.D.35,
KSYVLLE.1.RPB.0023.D.63,
GNRSPWS.0.RPB.0027.D.66

Hsd-es-id: N/A"
Original commit date: Tue Jun 18 04:39:08 2024 -0700
Original commit hash: a5ffd896f2bea3983d1d9add3deedc1af6eaf248

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6c5b57a0f6b22b79297b8d176fca5f175df98e0c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.49,
LOGANVL.0.RPB.0029.D.34,
KSYVLLE.1.RPB.0023.D.62,
GNRSPWS.0.RPB.0027.D.65,
Server-RC-0x02.0x00.0x01.01DB

Hsd-es-id: N/A"
Original commit date: Tue Jun 18 04:11:08 2024 -0700
Original commit hash: 18cd89a34d366a484d639e585498aaf8904aa4de

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 85ca6aea557021912993692ddf717fd456255906 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:28 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStreamOpenBoardPkg: Enlarge the OPROM size for new ACM

[Issue Description] or [Feature Description]
The new ACM needs more space for OPROM.

[Resolution]
Enlarge the OPROM size from 0xBE000 to 0xFE000 since ACM needs 0x40000
alignment.

Package/Module:
BirchStreamOpenBoardPkg

[Impacted Platform]
BHS MinPlatform

Hsd-es-id: 16024486293

Original commit date: Mon Jun 17 13:15:43 2024 +0800
Change-Id: I0bde8997ef06570e28eb4e82b7f8a7a85b80c800
Original commit hash: ba5f08775eb76d6a514f5653214548839e2ac4bc

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Fdf/BinaryFd.fdf
BirchStreamOpenBoardPkg/Include/Fdf/BinaryFv.fdf

================================================================================ 
Commit: 3ebe220f4056635168c49121fb42fe07b3cc2068 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:26 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] DXE assert after set serial log level to normal

[Issue Description]
Moving Tracehub statuscode router and handler from Fv UEFIBOOT to FV OSBOOT.

Package/Module: GnrwsRpPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016274760
Original commit date: Mon Jun 17 15:49:20 2024 +0530
Change-Id: Idbbc7f67ab99509887728a5fb1ee1d496ade4ce5
Original commit hash: c03f65a6da2e046210c33b6b9fd9e8f8f598703e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 92cc31bb71aca54fa92c6f16ad10fb7c559f2da9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:24 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing variable scope.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038894806

Original commit date: Mon Jun 17 16:36:19 2024 +0200
Change-Id: I888621bda39e999d4ce567472738f887691b9988
Original commit hash: f621597d59d3543f67e26a43bcd7ed5feda6e8d6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformVTDHooks.c

================================================================================ 
Commit: 9fe090220ed8221a618d5d47ecd868f350905f9a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:22 2024 -0700 
-------------------------------------------------------------------------------- 
New training step to support recipe tuning via Machine Learning for data collection

[Feature Description]
Implement a new training step to support recipe tuning via Machine Learning for data collection

Package/Module:

[Impacted Platform]
CWF, GNR, SRF

Hsd-es-id: 15016184741

Original commit date: Thu Apr 11 11:34:12 2024 +0800
Change-Id: I9a5361c0c7403c505e9d20093d38cafb83949dee
Original commit hash: e4d4aeab677e95442b75267562f4a23f84f409d4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemMcIpLib.h
CpRcPkg/Include/Library/MemoryTrainingLib.h
CpRcPkg/Include/Library/MrcMachineLearningSupportLib.h
CpRcPkg/Include/Library/RcDebugLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDisplayDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryTrainingLib/BaseMemoryTrainingLibInternal.h
CpRcPkg/Library/BaseMemoryTrainingLib/InitMem.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemMargins.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemTraining.c
CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c
CpRcPkg/Library/MrcMachineLearningSupportLib/DisplayTrainingInformation.c
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningInternalLib.h
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningSupportLib.inf
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningSupportLibNull.inf
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningTrainingAlgorithm.c
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningTrainingAlgorithmNull.c
CpRcPkg/Library/MrcMachineLearningSupportLib/ScratchpadInterface.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemProjectSpecific.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/MemTrainingLibGnr.inf
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc

================================================================================ 
Commit: 8a7f50ada3b44372890ed8b6f95105ae5afdffc5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:18 2024 -0700 
-------------------------------------------------------------------------------- 
Display analog tuning values in the debug log for internal validation only

These messages are for Intel validation only and are not displayed in IPC builds.

Hsd-es-id: 14022598074

Original commit date: Wed Jun 12 17:17:47 2024 -0700
Change-Id: I45c1d1cae249e8ffe9b787b4c7aa0927e0d4ac8f
Original commit hash: 6f8500a52e96e9576d9bd6ee974fccd1220102c4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 6074a317861d89e522d28989208e769aa9219b84 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.48,
LOGANVL.0.RPB.0029.D.33,
KSYVLLE.1.RPB.0023.D.61,
GNRSPWS.0.RPB.0027.D.64,
Server-RC-0x02.0x00.0x01.01DA

Hsd-es-id: N/A"
Original commit date: Mon Jun 17 11:10:34 2024 -0700
Original commit hash: 95d804f5e5b3203775c18694f1ee007cc54041d1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c5b862475cf0aab40f66fdad081fb63166d48d67 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:13 2024 -0700 
-------------------------------------------------------------------------------- 
Bcom slew rate change for MCR bcom margin issue

[Feature Description]
Bcom slew rate change for MCR bcom margin issue

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, CWF

Hsd-es-id: 15016177176

Original commit date: Thu May 16 22:19:15 2024 +0800
Change-Id: I4eb74e5ede491b244c15c6662f89eed9a8194173
Original commit hash: 4f3a977e19a8aca712070df25065ca8abc6966d1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemRcdAccessLib.h
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
ServerSiliconPkg/Include/Dsc/MrcCommonConfigBuildOptions.dsc

================================================================================ 
Commit: 0cea6a7c286351b1c4c2eb9314dcf5762525c545 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.47,
LOGANVL.0.RPB.0029.D.32,
KSYVLLE.1.RPB.0023.D.60,
GNRSPWS.0.RPB.0027.D.63

Hsd-es-id: N/A"
Original commit date: Sun Jun 16 11:11:00 2024 -0700
Original commit hash: 1a42db59bec0e069f9418f53dc38314c9a325798

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1293ab8af5ffca1fcf6a91cbdb5607076e35cc3d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.46,
LOGANVL.0.RPB.0029.D.31,
KSYVLLE.1.RPB.0023.D.59,
GNRSPWS.0.RPB.0027.D.62

Hsd-es-id: N/A"
Original commit date: Sun Jun 16 04:10:52 2024 -0700
Original commit hash: 694f066c5c2b3a9e958e8ec5c4c45eba9cf5d3b1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 27677b99363932fed6890321eddcd5b4a48cef12 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:20:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.45,
LOGANVL.0.RPB.0029.D.30,
KSYVLLE.1.RPB.0023.D.58,
GNRSPWS.0.RPB.0027.D.61

Hsd-es-id: N/A"
Original commit date: Sat Jun 15 11:10:42 2024 -0700
Original commit hash: 53a905c902a854653105f375b9f006091be7e379

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f9e33db4dbc65a62894a0a36c0f8e8ba35706bd5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.44,
LOGANVL.0.RPB.0029.D.29,
KSYVLLE.1.RPB.0023.D.57,
GNRSPWS.0.RPB.0027.D.60

Hsd-es-id: N/A"
Original commit date: Sat Jun 15 04:10:37 2024 -0700
Original commit hash: 704471b8d9484c5fcecef43426eb9bb7cb0cf3da

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 17895a68b4dc0d1a595c99b0df2bd0de974e902f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.43,
LOGANVL.0.RPB.0029.D.28,
KSYVLLE.1.RPB.0023.D.56,
GNRSPWS.0.RPB.0027.D.59,
Server-RC-0x02.0x00.0x01.01D9

Hsd-es-id: N/A"
Original commit date: Fri Jun 14 11:10:49 2024 -0700
Original commit hash: 25b4657c6abf3e52399182f8adc2871871c42c90

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9f20d378b04befbcbc6d29647ed8bc3f35c622f7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D]MRC change to enable fADR Personality1

To enable PchAdrEn for fADR personality1 to work on GNR-D.

Hsd-es-id: 16024316002
Original commit date: Tue May 28 10:29:26 2024 +0530
Change-Id: I34fe915d8edfd101e8b3a5b858ade0e0fa3ec1f5
Original commit hash: 8d8ccceeb165dfbdedfb29c200e700ec8af36c44

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/BaseMemoryCoreLib10nm.inf
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: 0c5826e99cd9167a16b077ff7dd7ae9678053927 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.42,
LOGANVL.0.RPB.0029.D.27,
KSYVLLE.1.RPB.0023.D.55,
GNRSPWS.0.RPB.0027.D.58,
Server-RC-0x02.0x00.0x01.01D8

Hsd-es-id: N/A"
Original commit date: Fri Jun 14 06:40:48 2024 -0700
Original commit hash: 0c073bb28b15a21ab3c5b671df669fe16ed3ced6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4cffa92bed93b475539b8acc43c0b6441efde9a7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:50 2024 -0700 
-------------------------------------------------------------------------------- 
Fix coverity issue

[Issue Description]
should remove unreachable if condition

[Resolution]
cover the if condition with macro

Package/Module: ServerPlatformPkg/AcpiPlatform

[Impacted Platform]
GNRWS

Hsd-es-id: 14022600032

Original commit date: Fri Jun 14 20:12:36 2024 +0800
Change-Id: I21aff7d2b4b74b72295a1e2dc5e7c115620feb34
Original commit hash: f1aa39ca352531694535ab8d3f93a2cdc940da87

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformVTDHooks.c

================================================================================ 
Commit: 5ecd7343630717c25772ee2f4bc372a2530e3041 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:48 2024 -0700 
-------------------------------------------------------------------------------- 
[ServerPlatformPkg/AcpiPlatform] GNRWS Acpi DMAR table IIO_APIC fix

[Impacted Platform]
GNRWS

Hsd-es-id: 14022600032
Original commit date: Thu Jun 13 11:50:15 2024 +0200
Change-Id: Ia7085b53feb259920a8de884e3f6414ac5bd5aeb
Original commit hash: dc260f03eff3914165b7a736c4ba35038f4f190f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformVTDHooks.c

================================================================================ 
Commit: 6f1439d3111c79e54734bc610b3de11e2a05ecce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:46 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/IioSecurePlatformLib: Vmd log corection

[Issue/Feature Description]
update BIOS log with missing bus data - no functional changes just log update

[Impacted Platform]
Gen3 except GNR-WS.

Hsd-es-id: 18038668953
Original commit date: Wed May 29 19:50:56 2024 +0200
Change-Id: I1a4e93e6c20ebc32524204b5594119e948fa0903
Original commit hash: 9489639bf0c6ef35e0ab6f39ab8129f6fe9b3d1f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c

================================================================================ 
Commit: 1f7b8c5ff4eb92595d4c2aa09870e75be78ece78 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:44 2024 -0700 
-------------------------------------------------------------------------------- 
Follow below table to update the platform name string.

Board Name/ID string Board ID(Hex)
Granite Rapids Workstation ERB 0x01
Granite Rapids Workstation CRB 0x02
Granite Rapids Workstation PPV CRB 0x03

Hsd-es-id: 15016269019

Original commit date: Fri Jun 14 20:19:30 2024 +0800
Change-Id: I71a176af11113ea1e0440cd59532d106de0b7111
Original commit hash: b9c61adfc81fdfb1877650a1482fe2f78e78a737

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c

================================================================================ 
Commit: 24c895638c764c26bd37535ff9ea526e018b961e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.41,
LOGANVL.0.RPB.0029.D.26,
KSYVLLE.1.RPB.0023.D.54,
GNRSPWS.0.RPB.0027.D.57,
Server-RC-0x02.0x00.0x01.01D7

Hsd-es-id: N/A"
Original commit date: Fri Jun 14 04:10:42 2024 -0700
Original commit hash: 1afa4ecc6c5672ed7358dc6ded2838b4062dc4c2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6ec32065b7c4f2e6ece91cf2e9578e10d5f7e653 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:40 2024 -0700 
-------------------------------------------------------------------------------- 
CpuPchPeiDxeSmmTraceHubHookLib should have depex on variable service

[Issue Description]
CpuPchPeiDxeSmmTraceHubHookLib is hard rely on the variable service.
But didn't programed with proper depex

[Resolution]
Add depex fields for IA32(PEI) and X64(DXE)

Package/Module: GnrwsRpPkg/CpuPchPeiDxeSmmTraceHubHookLib

[Impacted Platform]
GNRWS

Hsd-es-id: 15016267546

Original commit date: Fri Jun 14 16:50:11 2024 +0800
Change-Id: Ie3063b13b2d30653a72a1280daeecad299001769
Original commit hash: 1f2aa6f9a53020f018f6d141e774f391ae4be42e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/PeiDxeSmmTraceHubHookLib/CpuPchPeiDxeSmmTraceHubHookLib.inf

================================================================================ 
Commit: 9d1fbff0c4be7e27b1fe867fb2da004ae4130099 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fix for missing debug logs

[Issue Description]
Missing logs in DXE modules

[Resolution]
OCR DSC should not override libraries.
Moved library classes section to the DSC for
standalone build.

Package/Module:
Features/Manageability/OneClickRecoveryFeaturePkg
GnrwsRpPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038857730

Original commit date: Fri Jun 14 08:34:28 2024 +0200
Change-Id: Iea87ed9ab903a701f196d5cbde3696c542f9ea9c
Original commit hash: e30598795bcb9420579623524cc8c3edf03f5ef1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Dsc/OneClickRecoveryFeature.dsc
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecoveryFeaturePkg.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc

================================================================================ 
Commit: e1724aa2226be47c3cd482a90d23a237bf12e7a3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:36 2024 -0700 
-------------------------------------------------------------------------------- 
Add BIOS Guard support

[Feature Description]
Update code for adding BIOS Guard support

Package/Module: GnrwsRpPkg/BiosGuard

[Impacted Platform]
GNRWS

Hsd-es-id: 15016256210

Original commit date: Thu Jun 13 11:55:54 2024 +0800
Change-Id: I383c89897b518893975dcfc9760199fb945e77fd
Original commit hash: 33e161662fb59d4dea43b78c1e8bf2c42c00f76b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.inf
ServerSecurityPkg/Library/BiosGuardInitLib/BiosGuardInit.c
ServerSecurityPkg/Library/BiosGuardInitLib/BiosGuardInit.inf

================================================================================ 
Commit: 192280192998713c7bbb721258d5c4fbb91c9166 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:34 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] Flexible HWLS should support 2CPM

[Feature Description]
Flexible HWLS should support 2 core per Module

Package/Module: ServerSiliconPkg/CpuPerThreadInitPreMpLib

[Impacted Platform]
CWF

Hsd-es-id: 15016150499

Original commit date: Wed May 29 13:30:47 2024 +0800
Change-Id: I3cdcba2d58a7ec4b225afd0cdb40e07c03f53ecc
Original commit hash: 9f300315b43b101d09e4df60eb764e9eb13d0f40

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/AsmCpuPerThreadInitPreMp.nasm
ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/CpuPerThreadInitPreMpLib.c

================================================================================ 
Commit: 0802ad4c89ab2e2cdf55398bf9dcc93d9e749a9a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:31 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added AmtPetInit

[Feature Description]
This package implements support for reporting ASF status code to AMT.
If Intel AMT is enabled in the system, BIOS shall provide an interface
that a software module can call to report the ASF status code.

Package/Module:
BirchStreamOpenBoardPkg
Features/Manageability
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038850446

Original commit date: Thu Jun 13 17:33:06 2024 +0200
Change-Id: I64061c33dc0be16e2ff672414d9e021e8c80722e
Original commit hash: cdb02683ac333ad8566e1ec521addd496d42f963

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitDxe/AmtPetInitDxe.c
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitDxe/AmtPetInitDxe.h
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitDxe/AmtPetInitDxe.inf
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitFeaturePkg.ci.yaml
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitFeaturePkg.dec
Features/Manageability/AmtPetInitFeaturePkg/AmtPetInitFeaturePkg.dsc
Features/Manageability/AmtPetInitFeaturePkg/Include/AmtForcePushPetHob.h
Features/Manageability/AmtPetInitFeaturePkg/Include/AmtPetInitFeature.dsc
Features/Manageability/AmtPetInitFeaturePkg/Include/PostMem.fdf
Features/Manageability/AmtPetInitFeaturePkg/Readme.md
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Platform/Dxe/Setup/AmtSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 63b666ba25aa9598af5d7271dc55572cdc1633db 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:29 2024 -0700 
-------------------------------------------------------------------------------- 
SmmCodeInjection: Re-enable page table write protect in each return path

[Issue Description]
In function StartStandaloneMmImage(), when GetMemoryAttribute() or
ClearMemoryAttributes() fails, it immediately returns and page table
write protect is not re-enabled.

[Resolution]
Re-enable page table write protect when GetMemoryAttribute() or
ClearMemoryAttributes() fails.

Package/Module: SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate

[Impacted Platform]
BHS

Hsd-es-id: 15016245828

Original commit date: Wed Jun 12 14:40:39 2024 +0800
Change-Id: I0593265a25f9ce2cf49718863027efc9d524d402
Original commit hash: 7bb9fc397c32b2d7a7222336eea8cb1388f61118

-------------------------------------------------------------------------------- 
[Changed Files]
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.c

================================================================================ 
Commit: bbad138fe084f30588f794aaec0ea1194690fc44 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:27 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added AmtPetAlert feature package

[Feature Description]
Added feature package with implementation of a driver that will send
AMT PET alert with details of the boot device to AMT
before passing control to the OS.

Package/Module:
GnrwsRpPkg
Features/Manageability

[Impacted Platform]
GnrWs

Hsd-es-id: 18038849817

Original commit date: Thu Jun 13 16:03:44 2024 +0200
Change-Id: I055a0c67742a60906624b87e0f48a3629ff622d5
Original commit hash: 3e9dd9f044378a38acfbbe0089de8e6088e41d08

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.h
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlertDxe.inf
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.ci.yaml
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.dec
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertFeaturePkg.dsc
Features/Manageability/AmtPetAlertFeaturePkg/Include/AmtPetAlertFeature.dsc
Features/Manageability/AmtPetAlertFeaturePkg/Include/AmtPetAlertFeaturePostMem.fdf
Features/Manageability/AmtPetAlertFeaturePkg/Readme.md
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: bc50f3caa39fe208c41ee1f60c6a6f4bed605661 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:25 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS options for triggering Platform Service Record entries

[Feature Description]
Add Platform Service Record Feature Package support.

Package/Module:
OneSiliconPkg
GnrwsRpPkg
Features

[Impacted Platform]
ALL

Hsd-es-id: 18038840049

Original commit date: Wed Jun 12 20:56:29 2024 +0200
Change-Id: Idd95d1d14aa71bc8dbec7eebb777020dd1b2590c
Original commit hash: d6282fc6a9ce644b3a8a4532504a9712ae1ad926

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/Include/PostMemory.fdf
Features/Manageability/PsrFeaturePkg/Include/Protocol/PsrProtocol.h
Features/Manageability/PsrFeaturePkg/Include/PsrFeature.dsc
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/CleanUp/GetPsrData/CleanUpGetPsrData.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/CleanUp/GetPsrData/CleanUpGetPsrData.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PreRequisite/GetPsrData/PreGetPsrData.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PreRequisite/GetPsrData/PreGetPsrData.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/Library/MeLibMock/MeLibMock.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/Library/MeLibMock/MeLibMock.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/Library/MeUtilsLibMock/MeUtilsLibMock.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/Library/MeUtilsLibMock/MeUtilsLibMock.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/PsrDxeHost.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/ExportPsrToUsbStorage/TestCaseExportPsrToUsbStorage.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/ExportPsrToUsbStorage/TestCaseExportPsrToUsbStorage.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/GetPsrData/TestCaseGetPsrData.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/GetPsrData/TestCaseGetPsrData.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/IsPsrSupported/TestCaseIsPsrSupported.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/IsPsrSupported/TestCaseIsPsrSupported.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyChassisIntrusionDetection/TestCaseNotifyChassisIntrusionDetection.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyChassisIntrusionDetection/TestCaseNotifyChassisIntrusionDetection.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyCriticalTempShutdown/TestCaseNotifyCriticalTempShutdown.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyCriticalTempShutdown/TestCaseNotifyCriticalTempShutdown.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyEventReport/TestCaseNotifyEventReport.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyEventReport/TestCaseNotifyEventReport.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyPsrCapabilitySet/TestCaseNotifyPsrCapabilitySet.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/TestCase/NotifyPsrCapabilitySet/TestCaseNotifyPsrCapabilitySet.h
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/UnitTestMain.c
Features/Manageability/PsrFeaturePkg/PsrDxe/UnitTest/UnitTestMain.h
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.ci.yaml
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dec
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dsc
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/ConvertToString/CleanUpConvertToString.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/ConvertToString/CleanUpConvertToString.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/CountOfLeapYearsInRange/CleanUpCountOfLeapYearsInRange.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/CountOfLeapYearsInRange/CleanUpCountOfLeapYearsInRange.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventAction/CleanUpGetPsrEventAction.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventAction/CleanUpGetPsrEventAction.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventName/CleanUpGetPsrEventName.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventName/CleanUpGetPsrEventName.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventSource/CleanUpGetPsrEventSource.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventSource/CleanUpGetPsrEventSource.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventStatus/CleanUpGetPsrEventStatus.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrEventStatus/CleanUpGetPsrEventStatus.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrLogState/CleanUpGetPsrLogState.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/GetPsrLogState/CleanUpGetPsrLogState.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/PsrGetInfo/CleanUpPsrGetInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/PsrGetInfo/CleanUpPsrGetInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/PsrSetupInit/CleanUpPsrSetupInit.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/PsrSetupInit/CleanUpPsrSetupInit.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/StrTrim/CleanUpStrTrim.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/StrTrim/CleanUpStrTrim.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/UnixTimeStampToDate/CleanUpUnixTimeStampToDate.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/UnixTimeStampToDate/CleanUpUnixTimeStampToDate.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/UpdatePsrCapabilitiesInfo/CleanUpUpdatePsrCapabilitiesInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/CleanUp/UpdatePsrCapabilitiesInfo/CleanUpUpdatePsrCapabilitiesInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/ConvertToString/PreConvertToString.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/ConvertToString/PreConvertToString.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/CountOfLeapYearsInRange/PreCountOfLeapYearsInRange.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/CountOfLeapYearsInRange/PreCountOfLeapYearsInRange.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventAction/PreGetPsrEventAction.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventAction/PreGetPsrEventAction.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventName/PreGetPsrEventName.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventName/PreGetPsrEventName.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventSource/PreGetPsrEventSource.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventSource/PreGetPsrEventSource.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventStatus/PreGetPsrEventStatus.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrEventStatus/PreGetPsrEventStatus.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrLogState/PreGetPsrLogState.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/GetPsrLogState/PreGetPsrLogState.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/PsrGetInfo/PrePsrGetInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/PsrGetInfo/PrePsrGetInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/PsrSetupInit/PrePsrSetupInit.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/PsrSetupInit/PrePsrSetupInit.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/StrTrim/PreStrTrim.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/StrTrim/PreStrTrim.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/UnixTimeStampToDate/PreUnixTimeStampToDate.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/UnixTimeStampToDate/PreUnixTimeStampToDate.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/UpdatePsrCapabilitiesInfo/PreUpdatePsrCapabilitiesInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PreRequisite/UpdatePsrCapabilitiesInfo/PreUpdatePsrCapabilitiesInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PrivateMock/Library/HiiLibMock/HiiLibMock.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PrivateMock/Library/HiiLibMock/HiiLibMock.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PrivateMock/PrivateMock.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PrivateMock/PrivateMock.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/PsrSetupHost.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/ConvertToString/TestCaseConvertToString.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/ConvertToString/TestCaseConvertToString.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/CountOfLeapYearsInRange/TestCaseCountOfLeapYearsInRange.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/CountOfLeapYearsInRange/TestCaseCountOfLeapYearsInRange.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventAction/TestCaseGetPsrEventAction.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventAction/TestCaseGetPsrEventAction.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventName/TestCaseGetPsrEventName.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventName/TestCaseGetPsrEventName.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventSource/TestCaseGetPsrEventSource.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventSource/TestCaseGetPsrEventSource.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventStatus/TestCaseGetPsrEventStatus.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrEventStatus/TestCaseGetPsrEventStatus.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrLogState/TestCaseGetPsrLogState.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/GetPsrLogState/TestCaseGetPsrLogState.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/PsrGetInfo/TestCasePsrGetInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/PsrGetInfo/TestCasePsrGetInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/PsrSetupInit/TestCasePsrSetupInit.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/PsrSetupInit/TestCasePsrSetupInit.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/StrTrim/TestCaseStrTrim.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/StrTrim/TestCaseStrTrim.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/UnixTimeStampToDate/TestCaseUnixTimeStampToDate.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/UnixTimeStampToDate/TestCaseUnixTimeStampToDate.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/UpdatePsrCapabilitiesInfo/TestCaseUpdatePsrCapabilitiesInfo.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/TestCase/UpdatePsrCapabilitiesInfo/TestCaseUpdatePsrCapabilitiesInfo.h
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/UnitTestMain.c
Features/Manageability/PsrFeaturePkg/PsrSetup/UnitTest/UnitTestMain.h
Features/Manageability/PsrFeaturePkg/Readme.md
Features/Manageability/PsrFeaturePkg/Test/PcdLibMock.c
Features/Manageability/PsrFeaturePkg/Test/PcdLibMock.inf
Features/Manageability/PsrFeaturePkg/Test/PsrFeaturePkgHostTest.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
OneSiliconPkg/Include/Library/DxeMeLib.h
OneSiliconPkg/Include/PsrMsgs.h
OneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: c6225100fab415c79da10d96d29966958189fc76 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:21 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022603934

Original commit date: Thu Jun 13 12:07:37 2024 -0700
Change-Id: Io726ufeyxdqpmjq1assu80siiykdtl3rzfwfiluw
Original commit hash: 76ec102e00040493b8802da4e5c12291cebad951

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 23e429d8c80a87d79adbc2c312793cad81ac2380 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.40,
LOGANVL.0.RPB.0029.D.25,
KSYVLLE.1.RPB.0023.D.53,
GNRSPWS.0.RPB.0027.D.56,
Server-RC-0x02.0x00.0x01.01D6

Hsd-es-id: N/A"
Original commit date: Thu Jun 13 11:11:05 2024 -0700
Original commit hash: 6a9dcbe9901e5b13f9251be3eb867e5c9b3b90c0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 363785034ea62089004ca6b14cf004b79fd6dc85 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:15 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] [Crashlog] Add PCH crashlog

[Feature Description]
Add retrieval and publishing of crashlog data from PMC SSRAM

Package/Module: GnrwsRpPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18038438745
Original commit date: Mon Apr 29 23:19:21 2024 +0200
Change-Id: If90df28dc303837024343e526b10decd6c177601
Original commit hash: 2daa5b6028856532a5dcaa50171d09f3a3364a88

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLog.c
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLog.h
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLogAgent.inf
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLogUtils.c
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/BertTable.c
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.c
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.h
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.inf
GnrwsRpPkg/Features/CrashLog/CrashLogPei/CrashLogPei.c
GnrwsRpPkg/Features/CrashLog/CrashLogPei/CrashLogPei.h
GnrwsRpPkg/Features/CrashLog/CrashLogPei/CrashLogPei.inf
GnrwsRpPkg/Features/CrashLog/Include/BertTable.h
GnrwsRpPkg/Features/CrashLog/Include/ConvergedStruct.h
GnrwsRpPkg/Features/CrashLog/Include/CrashLog.h
GnrwsRpPkg/Features/CrashLog/Include/Ppi/CrashLogAgent.h
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLog.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLogStrings.uni
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.fdf
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Library/PeiRasRcPolicyPpiUpdateLib/PeiRasRcPolicyPpiUpdateLibCommon.c
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/RasPolicyHelper.h
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c
ServerSiliconPkg/Include/Ras/RcData.h

================================================================================ 
Commit: ab9d25a6154fd16d815313f0dac5651f01f48967 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:12 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020175842

Original commit date: Thu Jun 13 07:43:59 2024 -0700
Change-Id: Iw1u9lvwex6jczwb8r8rkqocedyefe979s9xuyfgb
Original commit hash: 3da7b5e7c63a83ff6cb33c3eaf43557e9b5350b6

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: f011657fa4eef503ed2c9d3acc692b0de7ec59f9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:10 2024 -0700 
-------------------------------------------------------------------------------- 
Disable APD and PPD for MCR Dimms

[Feature Description]
MCR Dimms do not support APD or PPD.
Disable APD and PPD for MCR Dimms and print a message if a user attempts to enable them

Package/Module: ServerSiliconPkg/Mem/Library/MemMcIpLib

Hsd-es-id: 14022535829

Original commit date: Wed Jun 5 10:39:18 2024 -0500
Change-Id: I2c58f5c9b0c15e6ff7d57c1ae562133b723541cf
Original commit hash: 2671176f693d2786cf2e4f2526cf8992218c5c33

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c

================================================================================ 
Commit: 595ce503f52315e2e17f39dcd28dd4ca9e639a12 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:08 2024 -0700 
-------------------------------------------------------------------------------- 
Change the Foxville GbE model name from I225 to I226-LM

[Issue Description]
Foxville GbE model name does not show correctly in BIOS boot menu.

[Resolution]
Change the Foxville GbE model name from I225 to I226-LM for GnrWs.

Package/Module:GnrwsRpPkg

[Impacted Platform]
GnrWs.

Hsd-es-id: 15016257528

Original commit date: Thu Jun 13 14:17:18 2024 +0800
Change-Id: If2bc46fe2fad9a51ab0e632cb23375164f35f4a8
Original commit hash: fbd8d7822b1ce8b7f06ae0350198c5978419f9b1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.uni
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.c

================================================================================ 
Commit: b53468136f6d9ac3883134202ec90ce326b0125b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:05 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Wrong SmbiosTable->SmBiosEntryPoint in SmbiosDriver

[Issue Description]
HOB will be recreated in DXE, SmBiosEntryPoint is a fixed pointer that pointer
a PEI HOB, it has potential risk due to the fixed address will be override.

[Resolution]
Using AllocatePages to allocate memory space for SMBIOS_TABLE_3_0_ENTRY_POINT.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022540687

Original commit date: Fri Jun 7 15:09:37 2024 +0800
Change-Id: I2ecf1e34399bd5662dcfc34d9043f5885d30ef3b
Original commit hash: 2af3a81170e8a336e8934d2db0932af7a0cf939a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf
BirchStreamOpenBoardPkg/Platform/Pei/PlatformInfo/UnitTest/UplTestCase.c
BirchStreamOpenBoardPkg/Platform/Pei/PlatformInfo/Upl.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf
GnrwsRpPkg/Platform/Pei/PlatformInfo/UnitTest/UplTestCase.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/Upl.c

================================================================================ 
Commit: 60262cde3edc40f2f02d8aebc2651b736335cc5a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:03 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Fail to access the dynamic PCD with multi-processor way

[Issue Description]
The type of PcdCpuSmmRestrictedMemoryAccess is PcdsDynamicExDefault.
Access it with multi-processor way in SmmCpuFeaturesInitializeProcessor()
will cause DXE_ASSERT (Lock->Lock == EfiLockAcquired).

[Resolution]
Cache the value of PcdCpuSmmRestrictedMemoryAccess into global variable in
SmmCpuFeaturesLibConstructor(), use the global variable instead of Pcd get.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15016246912

Original commit date: Thu Jun 13 17:22:11 2024 +0800
Change-Id: Ia51eab4c0e51fe4039b08ab732e717f2468f901a
Original commit hash: 5bc5fe8c10da03d5ed3460a9a677b9269b78dd3d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: c82185b832dac6c15d0e76614791ccb76db38947 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:19:01 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP][4S] CXL2p0 BAR initialization new design-IIO Part1

[Issue Description] or [Feature Description]
CXL2p0 BAR initialization new design-IIO Part1

[Resolution]
1. Develop two API () Cxl2p0EpBarResourceProgram() and IsCxlBarSkipInPeiCxlEnum (). Each IP will use them to implement the relative code change caused from CXL2p0 CXL BAR resource will be skipped in PEI CXL Enum on 4S/8S system.
2. Use API IsCxlBarSkipInPeiCxlEnum to skip CXL2p0 CXL BAR resource assignment when CXL2p0 device is detected in IioCxlEnumerate().

Package/Module:ServerSiliconPkg

[Impacted Platform]
GNR.

Hsd-es-id: 15015597266

Original commit date: Thu Mar 21 10:21:33 2024 +0800
Change-Id: I4923d9b9c5f23d9909aadae35afd8ac5182420c7
Original commit hash: 6de59a32de259fd949a821ae7f86884cad1cb909

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormGlobalConfig.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioSetupStrings.uni
ServerSiliconPkg/Iio/Include/ConfigBlock/IioMisc.h
ServerSiliconPkg/Iio/Include/Library/IioDataHubLib.h
ServerSiliconPkg/Iio/Library/CxlEnumLib/CxlEnum.c
ServerSiliconPkg/Iio/Library/CxlEnumLib/CxlEnumLib.inf
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/MiscConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioDataHubLib/IioDataHubLib.c
ServerSiliconPkg/Iio/Library/MmioMgr/MmioMgrLibDxe.inf
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Include/Guid/SocketIioVariable.h
ServerSiliconPkg/Include/Library/CxlIpLib.h
ServerSiliconPkg/Library/CxlIpLib/CxlIpLib.c
ServerSiliconPkg/Library/CxlIpLib/CxlIpLib.inf

================================================================================ 
Commit: 3990ae6604ff2800c02224b299deccf820bcafa4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR]Sync code Clear SbPortId in RasSmiHandler entry

[Issue Description]
The SbPortId which generated in SMM may be cleared at Smm exit.
Thus RAS can not handle in next SMI.
sync code commit id:27fc5ff0b4d5da413c0aed3637c3a71d0a5aa7c9

[Resolution]
Move the function for clear SbPortId at RasSmiHanle entry.

Package/Module:BirchStreamFspPkg/

[Impacted Platform]
GNR API

Hsd-es-id: 15016235650

Original commit date: Tue Jun 11 13:38:01 2024 +0800
Change-Id: I404a7eb8060854605feb94bdf3d7d603dc61af53
Original commit hash: 9e81c6229165f9e8d3b469c8ce4f49a1a3f5ccf8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.c
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.h
BirchStreamFspPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStandalone.inf

================================================================================ 
Commit: b4ce3ea2f4bc6400da67d8a5284c530d460f2d0a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.39,
LOGANVL.0.RPB.0029.D.24,
KSYVLLE.1.RPB.0023.D.52,
GNRSPWS.0.RPB.0027.D.55,
Server-RC-0x02.0x00.0x01.01D5

Hsd-es-id: N/A"
Original commit date: Thu Jun 13 04:14:19 2024 -0700
Original commit hash: 0cb7b6d63e6c5a5ac0b9635824fec4b11bb26a1b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d7ceca6eee2f1ac854eb11d0e25819054820c76d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:54 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing variable types Ascii functions.
- Added cast for LocateProtocol call argument.
- Removed not used variable.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038845920

Original commit date: Thu Jun 13 10:09:40 2024 +0200
Change-Id: I888621bda39e999d4ce567472638f887691b9988
Original commit hash: 4a9464f3cb5f8671f5943cc0aa22ac453f3d2018

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/CrashLogSpiServicesLib/CrashLogDxeSpiServicesLib.c

================================================================================ 
Commit: 8643ea8aaa8b95051fa323c05dc5de12a2ab88b5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:52 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Avoid use PCH in ASL.
Added NVS entry instead, patched from C.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038824273

Original commit date: Tue Jun 11 19:05:52 2024 +0200
Change-Id: I888621bda39e938d4ce567472638f887691b9988
Original commit hash: d84e8cbb1e67fb1034a77ff4cb4fc8b0c267bfd4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/TimeAndAlarmDevice.asl
ServerPlatformPkg/Features/Acpi/AcpiTables/AcpiTablesGnrWs.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatform.inf
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: 6f04788507c6a156b4f885e0e0fcea3dcc7841af 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][ADR] Introducing Dynamic Pcd for Personality1

[Issue Description]
Accessing PchAdrEn knob involves inclusion of cross-domain packages

[Resolution]
Simplifying the code by introducing a dynamic pcd for ADR Personality1.
This Pcd is will be set (specific to GNRD) only when PchAdrEn knob is enabled.
Since ADR Personality1 is non-POR for all other programs, making default as false

Package/Module: ServerPlatformPkg/Library/BoardInitLib

[Impacted Platform]
GNRD

Hsd-es-id: 16024453024

Original commit date: Wed Jun 12 19:28:06 2024 +0530
Change-Id: I1ace6fe5b0f33c61631a6536821def3d8490fa2e
Original commit hash: d2c5f6dae9ceb82fb547cfae1ee4a95b43eaaa49

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: ddbf8ed6a3d1f11b8eaecbe9696040fc344067ba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:47 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] BIOS does not restore TR after returning back from NP-SEAMLDR ACM

[Issue description]
BIOS does not ensure new GDT entry is within a reserved memory and
does not restore previous TR selector after returning back from NP-SEAMLDR ACM.

[Resolution]
Extending GDT and switching task is not required on SEAMLDR launch.
Remove the spare buggy code

Package/Module:
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BHS

Hsd-es-id: 18038631349

Original commit date: Mon May 27 12:36:57 2024 +0200
Change-Id: Iedd490de08eeefa248e0816a9b892ccb45d5c705
Original commit hash: 3e3da35498817dbb55be366f4ff49c170e64db82

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib/4v0/Private/InternalX64.c

================================================================================ 
Commit: 6371293d8368c62c430dc14cd47f1c769280a1cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:42 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] [Crashlog] Add CPU crashlog

[Feature Description]
This Feature will save CPU crashlog data to NVM, retrieve the data after
a global reset and log it as a BERT ACPI table entry.

Package/Module:
ServerPlatformPkg/Include/Library/CrashLogSpiServicesLib

[Impacted Platform]
GNR-WS

Hsd-es-id: 16024447885
Original commit date: Mon Apr 15 18:17:34 2024 +0200
Change-Id: I973c781c70093243d6f59ce40722bf134b05c908
Original commit hash: c2abc35d8e3d680d9314103c15952eac558cbded

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Include/Fdf/BinaryFv.fdf
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 04da5cced73455aa9a83ad6a9c9cb0e6cb50ee8b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:40 2024 -0700 
-------------------------------------------------------------------------------- 
[MRC][GNR] Nbias Based RxDqs Delay Adjust: Update to use per channel-subchannel granularity (it is currently per PHY)

[Feature Description]
For training step Nbias Based RxDqs Delay Adjust, updated to use per channel-subchannel granularity (it is currently per PHY).
Memory failures will happen on some systems due to low margins at high temperatures without this change.

Package/Module:ServerSiliconPkg/MemDdrioIpLib

[Impacted Platform]
GEN3

Hsd-es-id: 15016194027

Original commit date: Wed Jun 5 16:36:41 2024 +0800
Change-Id: I8bd8de2d08f5814946d76787155d064ebe24fc87
Original commit hash: 5ce07e8cab2859f5d9868d00d324783177ef4543

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Dsc/MrcCommonConfigBuildOptions.dsc
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: a7197fa387ce12432208a5dbfa1618291b93cf87 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:37 2024 -0700 
-------------------------------------------------------------------------------- 
Remove Gen2 Libraries in the GNR/SRF RAS code.

[Feature Description]
Remove Gen2 Libraries in the GNR/SRF RAS code

[Resolution]
Remove RAS LibraryGen2 folder.

Package/Module: ServerRasPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 14022414589

Original commit date: Tue May 21 15:03:19 2024 -0700
Change-Id: I6cfd4aef985269de4d950348eadeeb91053d1656
Original commit hash: de462795c1ff0c23c6a19cf94526a28486df410d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/RasFeaturePkg/RasFeaturePkg.dsc
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/CbDma.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/Dmi.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/Iio.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/IioPoison.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/IioRasDevice.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/IioSiliconLibGen5.inf
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/IoMca.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/M2Pcie.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/S3m.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/Vtd.c
ServerRasPkg/Library/LibraryGen2/IioSiliconLibGen5/Xp.c
ServerRasPkg/Library/PcieRasLib/PcieRasLib.c
ServerRasPkg/Library/PcieRasLib/PcieRasLib.inf
ServerRasPkg/Library/PcieRasLib/PcieRasLibInternal.h
ServerRasPkg/Library/PlatMemErrorDataLib/PlatMemErrorDataLib.c
ServerRasPkg/Library/PlatMemErrorDataLib/PlatMemErrorDataLib.inf
ServerRasPkg/Library/ProcessorRasLib/ProcessorRasLib.inf
ServerRasPkg/RasPkg.dsc

================================================================================ 
Commit: e7fff26aeaae1ed74e1ed9500f5dad74cec2c0d3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:35 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS][MCR] Additionally gate Montage CTLE W/A with a Montage device ID (MRCD Gen1)

[Feature Description]
Function EnableRcdCtleMontageMcr shall add a check to additionally gate Montage CTLE W/A with a montage device ID on MRCD Gen1.
This required to prevent future generations from applying the CTLE settings optimized to only rcd gen1

[Resolution]
Add check for Montage RCD gen1

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-ap,bios.birchstream_graniterapids-ap

Hsd-es-id: 14022517601

Original commit date: Mon Jun 3 11:49:48 2024 -0600
Change-Id: I26319c2534da1e3735ed38abb29e856fa67a8288
Original commit hash: f302169cca339c55d1894594731bbadd6d2fccfc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRcdAccess.c

================================================================================ 
Commit: f1cfdeccff6429c83296db8625efd1108f0c8f94 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:30 2024 -0700 
-------------------------------------------------------------------------------- 
MCTP EID reservation range programming

[Feature Description]
On GNR HEDT/WS, BIOS will setup the following EID exclusion range in OOBMSM:
- MCTP EID start = 0x20
- MCTP EID range = 0x73

The BIOS setup kob for MCTP EID Range will allow the following range:
- MctpEidRange value M can be between: 0 <= M <= 0xF8, because EID values
from <0-7> are reserved.
- This change applies to all Gen3 SOCs.

Package/Module: ServerSiliconPkg/Library/PeiUpiPolicyLib

[Impacted Platform]
Default ALL.

Hsd-es-id: 14022582394

Original commit date: Tue Jun 11 09:43:18 2024 -0700
Change-Id: I0ea7b9a066efaa6592f86d3e4f91785351a6a168
Original commit hash: 4f31b664e1e77889ca8333aaf1ca96ba67397412

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Upi/KtiHost.h
CpRcPkg/Include/Upi/KtiSi.h
ServerSiliconPkg/Include/KtiSetupDefinitions.h
ServerSiliconPkg/Library/PeiUpiPolicyLib/PeiUpiPolicyLib.c
ServerSiliconPkg/Library/PeiUpiPolicyLib/PeiUpiPolicyLib.inf

================================================================================ 
Commit: 4eec5f221c1415ba61fec2d7eeae4441ae8a4a88 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.38,
LOGANVL.0.RPB.0029.D.23,
KSYVLLE.1.RPB.0023.D.51,
GNRSPWS.0.RPB.0027.D.54

Hsd-es-id: N/A"
Original commit date: Wed Jun 12 11:10:46 2024 -0700
Original commit hash: 2c465bd9ad64887e0d609a488a5a0b19365c71e1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4c068183b9193aaa11e7f9bae3ecd626507a9f05 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:26 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] BSOD with onboard Killer LAN driver, TBT3 Storage PCH ports.

[Issue Description]
1. System BSODs after 058bdaccb403264bad7177feaec42d918ca7f39a
2. BSOD will be seen if TBT devices are connected to PCH
Barlow Ridge due to issue with packet splitting.
3. This is to disable Coalescing on PCH PCIe.

[Resolution]
1. It appears that PR 058bdaccb403264bad7177feaec42d918ca7f39a
reveals another issue - wrong programming of Upstream
non-posted.
This change is correcting that by setting UNSD to 0.
2. Added programming for CCFG_UNRS and CCFG_UNSD.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038834658

Original commit date: Wed Jun 12 16:19:09 2024 +0200
Change-Id: I899889bda38e467d4dd667473838f08870888733
Original commit hash: ae903d062733a6e741e9da0102a60183b3355872

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
OneSiliconPkg/Include/PcieRegs.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c96876b568b570a91e07777181a159f98886336b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:24 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] Correct RTC SMI handling for MTL-S

[Issue Description]
System hangs on reboot once RTC alarm SMI is enabled.

[Resolution]
Corrected RTC SMI installation flow for PCH.

Package/Module: OneSiliconPkg/Smm

[Impacted Platform]
GNRWS

Hsd-es-id: 18038834802

Original commit date: Wed Jun 12 15:48:12 2024 +0200
Change-Id: I877621cca38e938d4ce555472238f087601b9983
Original commit hash: feca362050b476d245c66a45aa914c425a4eaf57

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/GnrWsSmiDispatch.c
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/MtlPchSmiDispatch.c
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/MtlPchSmiDispatch.h

================================================================================ 
Commit: 2ae87096945a9bdf2f7fdb2835dacc2ada7daceb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:21 2024 -0700 
-------------------------------------------------------------------------------- 
[UnitTest for BHS Platform BIOS] Update PeiMemoryPolicyUpdateFspLibTest
case to resolve issue.

[Issue Description]
PeiMemoryPolicyUpdateFspLib.c Code base update
break PeiMemoryPolicyUpdateFspLibTest case.

[Resolution]
Update PeiMemoryPolicyUpdateFspLibTest case to resolve issue.

Package/Module:BirchStreamOpenBoardPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016251889

Original commit date: Wed Jun 12 21:14:42 2024 +0800
Change-Id: I708d0c8ab3560056d4164dfb1acd1705e73bfe8d
Original commit hash: 73da56a00523f845308e90e307c2111094478311

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiMemoryPolicyUpdateFspLib/UnitTest/PeiMemoryPolicyUpdateFspLibTestCase.c

================================================================================ 
Commit: 0da9def7bb9c26f188a87eb21dcebc1efb5d6ff6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.37,
LOGANVL.0.RPB.0029.D.22,
KSYVLLE.1.RPB.0023.D.50,
GNRSPWS.0.RPB.0027.D.53,
Server-RC-0x02.0x00.0x01.01D4

Hsd-es-id: N/A"
Original commit date: Wed Jun 12 04:11:13 2024 -0700
Original commit hash: cbc3045de434b91097cabd37c34890d20eb5c277

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6f3396be4bb9667979d78ca3845d662c60672665 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:17 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixed compiler errors:
Avoid duplicated symbol during linking.
- Corrected warnings as errors for:
Not used variables.
- Fixed linker error as not compatible library.
Use null library instead.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038801404

Original commit date: Mon Jun 10 16:36:15 2024 +0200
Change-Id: I888621bda39e938d4ce567474438f887691b9988
Original commit hash: 1635e432a6e78fd944389ceaca490d35e58b6c89

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Platform/Pei/PeiBoardConfig/PeiBoardConfig.c
GnrwsRpPkg/Platform/Smm/SmmPlatform.c

================================================================================ 
Commit: 5849aaba0cfacb245f4116558c35eb4227e50c66 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:14 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] support postcodes, status codes trace and debug traces to NPK

[Immplemetation Details]
Lib-> Postcode Lib, Postcode to scratchpad lib , TRaceHub debug lib, TraceHub Hook Lib
Module -> SMMReportSatuscode router and worker , RuntimeReportstatuccode router and worker

Package/Module:
ServerPlatformPkg
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024436870
Original commit date: Tue Jun 11 21:28:19 2024 +0530
Change-Id: Ib09733aba25a788fdb0d3e36ba773a0d9fe3005f
Original commit hash: 0547cad9036be03e7d9c305be6870520ad1b6605

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
Features/ServerSetupFeaturePkg/Include/ServerSetupFeaturePkg.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Library/PeiDxeSmmTraceHubHookLib/CpuPchPeiDxeSmmTraceHubHookLib.c
GnrwsRpPkg/Library/PeiDxeSmmTraceHubHookLib/CpuPchPeiDxeSmmTraceHubHookLib.h
GnrwsRpPkg/Library/PeiDxeSmmTraceHubHookLib/CpuPchPeiDxeSmmTraceHubHookLib.inf
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/PlatformPkgConfig.dsc
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
ServerPlatformPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ServerPlatformPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c

================================================================================ 
Commit: 4eae4a16f44e58b7324b0b58c821540f25e7f901 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:12 2024 -0700 
-------------------------------------------------------------------------------- 
BHS RAS - Add support for measuring average latency and RasStateUpdate NVRAM variable.

[Feature Description]
Further enhance RasPerfLib to show mcbank fields.

[Resolution]
Display mc bank fields.

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 14022547576

Original commit date: Thu Jun 6 14:24:30 2024 -0700
Change-Id: I57a406769ff5763ed222b865f5dc45a385079bf9
Original commit hash: fae3e1ae4ad2f8345ffdca4fbc691e2890431047

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c

================================================================================ 
Commit: b9b28c547d0aa9ea01b9eb1cd5729a176603bbb0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:10 2024 -0700 
-------------------------------------------------------------------------------- 
[Port from DMR][MRC][PPR][AMT][TestType10] No PPR repair happen for SubChannel 1 memtest errors when multiple errors are injected to both SCH0 and SCH1

[Issue Description]
Ppr entries consolidate sub channel information in a single entry current code missed to execute ppr
per subch.

[Resolution]
Change ppr code to query DqMask and call ppr per subchannel.

Package/Module:
CpRcPkg/Library/AdvMemTestLib/
CpRcPkg/Library/BaseDdr5CoreLib/

[Impacted Platform]
GNR

Hsd-es-id: 14022562744

Original commit date: Fri Jun 7 16:27:24 2024 -0600
Change-Id: I8666bc14b3bbbff38e6b254a130366593a25a882
Original commit hash: cdd67a73e80f5c08b0469bedca4980f1c0b5594a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/AdvMemTestLib/MemTestErr.c
CpRcPkg/Library/AdvMemTestLib/MemTestErrInj.c
CpRcPkg/Library/BaseDdr5CoreLib/MemPpr.c

================================================================================ 
Commit: 3112b8170b29fbc9d05d56e4f623a2ce9aa58bb4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:08 2024 -0700 
-------------------------------------------------------------------------------- 
Integrate 24ww19a_v1 regflow sheet for DDRIO register initialization

[Feature Description]
1. Implementation of separate BIOS RegFlow for CWF.
2. V1 RegFlow integration for CWF

Package/Module:

[Impacted Platform]
Gen3 - CWF

Hsd-es-id: 15016041744

Original commit date: Sat May 11 15:20:13 2024 +0530
Change-Id: I126643c4bdd01d320402600ec6e9ae59a0210a49
Original commit hash: adbfb37eb698db6eea14b5044a95c2d72fbaa291

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemIoControl.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww02a/DdrioInit.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/DdrioInit.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/DdrioInitCwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/DdrioRegflowCwf.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitClkCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitClkCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitClkDll_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitCmdCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitCmdCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitComp_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitDataCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitDataCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitIntfCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitIntfCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitldoCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitldoCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowInitldo_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowPowerSavingCh0_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/24ww19a/bios-DdrioRegFlowPowerSavingCh1_Cwf.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/MemDdrioInitLib24ww19a.inf
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLibNull/MemDdrioInitLibNull.inf
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLibNull/MemDdrioInitNull.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/MemDdrioIpLibGnrSrf.inf
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/MemSwSenseAmpCalibLib.inf
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc

================================================================================ 
Commit: 8d9019d1ac9b7091fb079f775cd2c56168f33af7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:04 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.36,
LOGANVL.0.RPB.0029.D.21,
KSYVLLE.1.RPB.0023.D.49,
GNRSPWS.0.RPB.0027.D.52,
Server-RC-0x02.0x00.0x01.01D3

Hsd-es-id: N/A"
Original commit date: Tue Jun 11 11:10:49 2024 -0700
Original commit hash: 233d0f86cb50f603b46563dd402988f80298725a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 12219a8b19b3f0d306184ea144b4a1f80b62a9cf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:18:02 2024 -0700 
-------------------------------------------------------------------------------- 
Fix jedec violation after using I2C workaround

[Issue Description]
SPD fatal error during cycling test with MCR QR dimm

[Resolution]
1. not to set tsod before siwtch to i2c mode since it will cause bus mode mismatch
2. not to switch mode when pmic is in secure mode
3. sync i3c bus mode when bus mode changes

Package/Module:

[Impacted Platform]
GNR, CWF

Hsd-es-id: 22020158358

Original commit date: Fri May 31 09:53:24 2024 +0800
Change-Id: I3fc9b1b0728fded07d79bf5fae53d97b5a2e0c2b
Original commit hash: f7e29509ebf4291b21530cfef8e695340c346105

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemCallTableLib/GnrSrf/MemCallTableSoc.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: a3495d68235dfcb05e8eb8c343f46d1bdbe166b8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.35,
LOGANVL.0.RPB.0029.D.20,
KSYVLLE.1.RPB.0023.D.48,
GNRSPWS.0.RPB.0027.D.51

Hsd-es-id: N/A"
Original commit date: Tue Jun 11 06:37:42 2024 -0700
Original commit hash: 264971fb426dce07bd1b2b07754d7983b094a9d0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f58fde27889f9f8fa9a40805678ee61cad1743b1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:57 2024 -0700 
-------------------------------------------------------------------------------- 
ME knob cannot be enabled back after disabling it.

[Issue Description]
Incorrect ME State knob behavior when accessing ME submenu.

[Resolution]
Corrected grayout conditions flow.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038768397

Original commit date: Fri Jun 7 13:24:21 2024 +0200
Change-Id: Ic16e9b0c3a34a6fad27336b198a037cea979f97d
Original commit hash: 465c592fcc64dddba651110a7df1ea58c25c188e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c

================================================================================ 
Commit: ad4e98bc6f96f5ea35376bca0a7642f31402d652 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:55 2024 -0700 
-------------------------------------------------------------------------------- 
Add AMT Pei Policy update functions.

[Feature Description]
Add routines for updating AMT PEI policy.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038768264

Original commit date: Fri Jun 7 11:48:42 2024 +0200
Change-Id: I05b66a636c2ca153662c57e3a1e6c5187bdf409d
Original commit hash: ecf673571413c7704fc021303be792cb352e83b3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiPolicyInitLib/PeiPolicyInitGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibGnrWs.inf

================================================================================ 
Commit: cb22641775ed7b71d69937d6abae8b59b2605ca9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.34,
LOGANVL.0.RPB.0029.D.19,
KSYVLLE.1.RPB.0023.D.47,
GNRSPWS.0.RPB.0027.D.50

Hsd-es-id: N/A"
Original commit date: Tue Jun 11 04:10:58 2024 -0700
Original commit hash: b0210c0d8d58acd24db408280a9b2aa2d79b8838

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ba44109d1517422231ce5d0fdd6352671921ec34 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:48 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.33,
LOGANVL.0.RPB.0029.D.18,
KSYVLLE.1.RPB.0023.D.46,
GNRSPWS.0.RPB.0027.D.49,
Server-RC-0x02.0x00.0x01.01D2

Hsd-es-id: N/A"
Original commit date: Tue Jun 11 03:51:36 2024 -0700
Original commit hash: e7e674a5a7bd51f54af9aa0ba4812b8d85b6ef34

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b29780ff250e28121f580b56b6a3a1cccd8337f8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:44 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] Suppress LPSS devices from knobs

[Issue Description]
Suppress LPSS devices from knobs

[Resolution]
- Suppress LPSS devices from knobs

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038814507

Original commit date: Tue Jun 11 09:03:16 2024 +0200
Change-Id: I877621cca38e938d4ce567472238f087601b9983
Original commit hash: 89cbe2720264d48ccb2303bfeeded9ad4d7efb58

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr

================================================================================ 
Commit: 93f77f10315bb998f8fd5576d83635e959aa7bc0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:42 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Create RRL structure when RRL is valid and it is a CE

[Issue Description]
Improve CreateAndCollectData

[Resolution]
1. Allocation buffer for ECC CE error
2. Correct the spin lock for the future multi-threads usages

Package/Module: ServerRasPkg/Driver/

[Impacted Platform]
BHS

Hsd-es-id: 16024378395

Original commit date: Tue Jun 4 21:27:33 2024 +0800
Change-Id: I6251d2d8ddf406eb258f6878fe179c989a4d0e8c
Original commit hash: c4d810db9944824e3bf163b6dd34c08524427e42

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c

================================================================================ 
Commit: bfaf10754448d9f11201cd1dad896f17fe59b7b3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Enhance clear iMc Errors

[Issue Description]
1.Overflow bit in CE status may not cleared
2.Some imc errors miss the clear status

[Resolution]
1. When clear rank error status, disable rank firstly , then to clear status,
and enable rank finally.
2. Mark RRL position to clear at the collection point.
Add the clear Rank status before the RRL clear in clearRAS register.

Package/Module: ServerRasPkg/Driver
ServerSiliconPkg/Mem/

[Impacted Platform]
BHS

Hsd-es-id: 16024378395

Original commit date: Tue Jun 4 20:27:05 2024 +0800
Change-Id: I6e24a1003ce727c44c4b5b7e1147bccfc033505b
Original commit hash: 2f80c043a899d853180208da9dfe3882364895c5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c
ServerRasPkg/Library/SmmImcRoutingLib/ImcCe.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/MemMcIpRasLibGnr.inf
ServerSiliconPkg/Mem/Library/MemMcIpLib/Ras/MemRasCeGnr.c
ServerSiliconPkg/Ras/Library/RasRegisterClearLib/RasRegisterClearLib.c

================================================================================ 
Commit: 59ba78f90e916e96a2cd20209b59353c117d4936 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:37 2024 -0700 
-------------------------------------------------------------------------------- 
Adjust the location of SmBusLib Instance in dsc file

[Issue Description]
DXE Driver will use the SmBusLib null instance

[Resolution]
Adjust the instance location to ensure dxe driver to use
the correct instance.

Package/Module:PlatformPkg

[Impacted Platform]
GNR

Hsd-es-id: 14022552466

Original commit date: Fri Jun 7 10:57:59 2024 +0800
Change-Id: I6a8bafe070749958bc03f8335dcee697503427a1
Original commit hash: 0435e444fc238090262fed6f1bff4bf18664adb8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
BirchStreamOpenBoardPkg/Include/Dsc/PlatformPkgCommonLib.dsc

================================================================================ 
Commit: 8a6fe1e118e42caac1d2f683a225e0a60b447894 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:35 2024 -0700 
-------------------------------------------------------------------------------- 
Update Opportunity Snoop Broadcast

[Feature Description]
Improve memory bandwidth by setting ha_osb_cfg.osb_snp_locrd_thr=0x03
in 4S and 8S configurations.

Package/Module: ServerSiliconPkg/Library/ChaIpLib

[Impacted Platform]
BHS

Hsd-es-id: 14022505202

Original commit date: Thu May 2 13:01:07 2024 -0700
Change-Id: I0647f7ad8b8b6826355f949c0c1dd0af33f29689
Original commit hash: ac9de09d4f2ebc7874df75001c12a67b1c2bf001

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Library/ChaLib.h
ServerSiliconPkg/Library/ChaIpLib/Gen3/ChaMisc.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 9f382aa01f03011bbba35306b0607261a40b89f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.32,
LOGANVL.0.RPB.0029.D.17,
KSYVLLE.1.RPB.0023.D.45,
GNRSPWS.0.RPB.0027.D.48

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 11:10:44 2024 -0700
Original commit hash: ca81186fc3cf8761a56588593ae948a5b0fa2748

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 2acdfc72f7b1e2222e78c0b2c13ae01696553940 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:30 2024 -0700 
-------------------------------------------------------------------------------- 
Stich 2 ucode versions in GNRD IFWI name.

[Issue Description]
Current GNRD IFWI name consists of only 1 ucode version but GNRD is having 2 microcodes so 2 microcode verson should be in IFWI name

[Resolution]
Currently GNRD is reading only 1 microcode version from stich file, added script to read the second microcode version and appended.

Package/Module:ServerPlatformPkg

[Impacted Platform]
GNRD

Hsd-es-id: 15016226800

Original commit date: Mon Jun 10 13:50:27 2024 +0530
Change-Id: I46b8d5cc0466f2380a07b18ea6f8b3c0e1a55b4c
Original commit hash: 5376cc37bdf20688935cb4ea7c7b6ad31f4f7206

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/BiosIdGen.py
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 6b9cf356c60590b633ee2248540c0af9fe147808 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Random build issues reported

[Feature Description]
With inclusion of Bgsl scripts random build issues are reported from
different teams.

[Resolution]
removed dependency on bgsl script as it is not a PO blocker. Will
Make a new change to make it more compatible.

Package/Module:

[Impacted Platform]
GNRWS

Hsd-es-id: 16024430711

Original commit date: Mon Jun 10 16:49:29 2024 +0530
Change-Id: I2984fd34e8ae5c39997c0f2994d5c564a665bcda
Original commit hash: 340c7b970ee71e09ef18f280cae770569d48a159

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformBIOSBuild.py

================================================================================ 
Commit: 2570a00b84e27a6bbe505d399e79682d3951e3cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.31,
LOGANVL.0.RPB.0029.D.16,
KSYVLLE.1.RPB.0023.D.44,
GNRSPWS.0.RPB.0027.D.47

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 05:33:25 2024 -0700
Original commit hash: fd6021583608689765f66a51156fc47b88841600

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 01d8aa1ba552481f6570ef461cadbee8a28bd7df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:24 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[FW_Eval][LVL] System hangs while booting after 'Memory allocation' log with ForceSetup=0x1"

This reverts commit 8c69f3faabceec15b3bf1f70ffe46715f787e0ec.

Hsd-es-id: 18038145211

Original commit date: Mon Jun 10 12:39:27 2024 +0530
Change-Id: I15a711b6bbb7fd287507c08c31383a5c1fd3afbd
Original commit hash: 30055b136ed011ddae54a1fed47fcf741bdd8cef

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 30b69bf70f5bc52d9c6f1c40d31664360e82f1ac 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.30,
LOGANVL.0.RPB.0029.D.15,
KSYVLLE.1.RPB.0023.D.43,
GNRSPWS.0.RPB.0027.D.46,
Server-RC-0x02.0x00.0x01.01D1

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 04:10:58 2024 -0700
Original commit hash: 3b4176f97b59b846648d80b109afd75b0c326c26

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fb677d25d320193d996eabe86de11ef0a2f1d76a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:19 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD] Clean up PPO Support from Trunk

[Feature Description]
Removing PPO related code for GNRD

[Resolution]
Removed the "TypeKaseyvillePpoInternalRp" directory and related stuff from .dsc and .fdf files

Package/Module: Intel\KaseyvilleRpPkg\

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16024329368

Original commit date: Wed May 29 14:13:08 2024 +0530
Change-Id: Ib73ce58dd335e244b0e502f855037a14d18b572a
Original commit hash: d89dc21c29dc13312d23e5db32eee7503c785a35

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PlatformPkg.dec
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/BoardInitDxe.c
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/BoardInitDxe.inf
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/UnitTest/BoardInitDxeTest.inf
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/UnitTest/BoardInitDxeTestCase.c

================================================================================ 
Commit: d3ee9f4f5c5727b421b20566d2167e94fe3aa098 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:17 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS capsule update and Top swap changes.

Feature Description]
capsule update changes and top swap changes.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16024331356

Original commit date: Sun Jun 9 11:40:01 2024 +0530
Change-Id: Idfd358ff5e5aa51f1ba64a81170767059a18fd32
Original commit hash: ec15d7fda085328becb0d35f3c622b306037c710

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconDefines.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
GnrwsRpPkg/BuildConfig.ini
GnrwsRpPkg/Features/CapsuleUpdate/FmpCertificate.dsc
GnrwsRpPkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/BootStateCapsule.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FmpDependencySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/IniParsingLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PeiPlatformRecoveryLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/ParseConfigProfile.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
GnrwsRpPkg/Include/BootStateLib.h
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDefines.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Include/Fdf/CapsuleUpdate.fdf
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.c
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.inf
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Platform/Smm/SmmPlatform.c
GnrwsRpPkg/Platform/Smm/SmmPlatform.inf
GnrwsRpPkg/PlatformBIOSBuild.py
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/PlatformPkgConfig.dsc
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
OneSiliconPkg/Product/GnrWs/Include/PchSetupVariable.h
OneSiliconPkg/SiPkg.dec
ServerPlatformPkg/BuildScript/Source/BuildStep/UplBuild.py
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c
ServerPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.inf
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c

================================================================================ 
Commit: 1047d4fcd5627f8816f10d59441331315e1d69c3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.29,
LOGANVL.0.RPB.0029.D.14,
KSYVLLE.1.RPB.0023.D.42,
GNRSPWS.0.RPB.0027.D.45

Hsd-es-id: N/A"
Original commit date: Sun Jun 9 11:10:46 2024 -0700
Original commit hash: c939b8487967ac4e2b3b1b27667ecf0e5bb15099

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f599b4ad8fb1014bcdef9759acffbba626c972ec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:10 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.28,
LOGANVL.0.RPB.0029.D.13,
KSYVLLE.1.RPB.0023.D.41,
GNRSPWS.0.RPB.0027.D.44

Hsd-es-id: N/A"
Original commit date: Sun Jun 9 04:10:51 2024 -0700
Original commit hash: ab670becb4e6687e1b5d764eb7c000a52b06ad2a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f7784322d2e30f570851c82bbc49b838d8e1c474 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.27,
LOGANVL.0.RPB.0029.D.12,
KSYVLLE.1.RPB.0023.D.40,
GNRSPWS.0.RPB.0027.D.43

Hsd-es-id: N/A"
Original commit date: Sat Jun 8 11:10:46 2024 -0700
Original commit hash: cbe529ace22ddd7c5d89a150c097d8e13c708666

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 97661efb2d088fa2d764ee592c1f0c1c29b23a47 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:05 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.26,
LOGANVL.0.RPB.0029.D.11,
KSYVLLE.1.RPB.0023.D.39,
GNRSPWS.0.RPB.0027.D.42,
Server-RC-0x02.0x00.0x01.01D0

Hsd-es-id: N/A"
Original commit date: Sat Jun 8 04:10:37 2024 -0700
Original commit hash: 229a8464fb78c32b707da7eb33ca11ef5c21d6b0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c3d43e2d42142f6060eee1f4791bef45391dfc46 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:03 2024 -0700 
-------------------------------------------------------------------------------- 
Apply SK MiscVendor workaround for Sppr x CAP - Sppr failed with Memory Scrubbing Error

Runtime sPPR was seen to fail with CAP injection on DIMMs using SK MiscVendor 24Gb devices. This change applies a workaround provided by SK MiscVendor.
The bug only impacts runtime sPPR and not boot time sPPR.

Hsd-es-id: 14022516057

Original commit date: Mon Jun 3 10:18:05 2024 -0700
Change-Id: Ie09b94faf5df16caa9e4f758acd1e38bbde77c62
Original commit hash: 17f2c3fa5af268aeb33a8a94a9325461f2956940

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: a867c5886a9d5c165dc0f16e07940ace7516a7cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:17:01 2024 -0700 
-------------------------------------------------------------------------------- 
Address MIOHC performance 2s downgrade by PR 81176

[Issue Description]
Slow cold reset performace boot time downgrade about 2s for MIOHC by the introduction of PR 81176 because
stop test is done in serial mode instead of parallel

[Resolution]
Ensure that TrainingMode variable that controls if run will be done in parallel or serial is updated
when TestType is RcdDcaRmtTest.

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3

[Impacted Platform]
ALL

Hsd-es-id: 14022515817

Original commit date: Mon Jun 3 10:03:59 2024 -0600
Change-Id: I6f86afbda2de4c9b28294da9852e5d3d6f229635
Original commit hash: 6ccb6c4cefdf81633c63b779cc4bac819ecee3a5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemPatternGeneratorLib.h
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: 53d501aac7c93868753a54d4da0b7e42d32d7a76 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:58 2024 -0700 
-------------------------------------------------------------------------------- 
SRF/CWF Set B2CMI TOPOLOGY CSR local first/last Core IDs to min/max.

[Feature Description]
Extend PR 80363 for HSD 22019928634 to SRF and CWF as well.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
SRF CWF

Hsd-es-id: 14022533727

[Testing Completed] Test BIOS verification in SRF-SP C0

Original commit date: Tue Jun 4 23:40:40 2024 -0700
Change-Id: I85e2fc362f06d5f5681e747492ac9689a1ec9f8d
Original commit hash: 204a85d69527330809fc42ba8e668063f3ffb422

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: e1c92e425dcf3ccb7e5dc2df4cf0a5df5d84da29 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:56 2024 -0700 
-------------------------------------------------------------------------------- 
Resolve reverse address aliasing in 12-way all2all.

[Issue Description]
RAT translation aliasing on config with 12 DIMMs on Socket0
and 1 DIMM on Socket1.

[Resolution]
Where 1LM DDR interleave for 12-way DDR only and 16-way CXL+DDR
is represented as a 6-way within 2 Route tables,there are two
targets identified by setting target_interleave_ways as 2-way,
MCs 0-5 as target_lid 0 and MCs 6-11 as target_lid 1.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNRAP SRFAP CWFAP

Hsd-es-id: 14022413273

[Testing Completed] RcSim Test BIOS verification

Original commit date: Tue May 21 12:28:33 2024 -0700
Change-Id: Ib58ec4204bc78ba23390dacd3c880639e667fa74
Original commit hash: c1e7efa173366e020cc3a7b48bf86d43693fcd70

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: cab4974ab781747e94c4bd555c483146c662e56f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.25,
LOGANVL.0.RPB.0029.D.10,
KSYVLLE.1.RPB.0023.D.38,
GNRSPWS.0.RPB.0027.D.41

Hsd-es-id: N/A"
Original commit date: Fri Jun 7 11:10:36 2024 -0700
Original commit hash: 39c4cfd3dc7f237e741aa05f7bafa536765243b5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 03fe8469b032049a1f95d0b90b20152b0afeeed3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:51 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added One Click Recovery feature

[Feature Description]
Added support for One Click Recovery feature.

Package/Module:
Features/Manageability
GnrwsRpPkg
BirchStreamFspPkg
BirchStreamOpenBoardPkg
OneSiliconPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038480742

Original commit date: Thu May 2 11:45:08 2024 +0200
Change-Id: I16a2ed62621522cdf101e39865cd022590fa491f
Original commit hash: dc60cdcbff879969d973c815986b9d08be7fd6d9

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLibPcd.inf
BirchStreamOpenBoardPkg/Include/Dsc/PlatformPkgDxeLib.dsc
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Dsc/OneClickRecoveryFeature.dsc
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Fdf/OneClickRecoveryFeature.fdf
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Library/OneClickRecoveryBdsLib.h
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Library/OneClickRecoverySetupLib.h
Features/Manageability/OneClickRecoveryFeaturePkg/Include/OneClickRecovery.h
Features/Manageability/OneClickRecoveryFeaturePkg/Include/OneClickRecoveryConfig.h
Features/Manageability/OneClickRecoveryFeaturePkg/Include/OneClickRecoverySetupVariable.h
Features/Manageability/OneClickRecoveryFeaturePkg/Include/Protocol/OneClickRecoveryProtocol.h
Features/Manageability/OneClickRecoveryFeaturePkg/Library/OneClickRecoveryBdsLib/OcrBdsLib.c
Features/Manageability/OneClickRecoveryFeaturePkg/Library/OneClickRecoveryBdsLib/OcrBdsLib.inf
Features/Manageability/OneClickRecoveryFeaturePkg/Library/OneClickRecoverySetupLib/OcrSetupLib.c
Features/Manageability/OneClickRecoveryFeaturePkg/Library/OneClickRecoverySetupLib/OcrSetupLib.inf
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrBootOptionSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrBootOptionSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrFileSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpBootCallbackSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpBootCallbackSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpsCertificate.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpsCertificate.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrPbaBootSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrPbaBootSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrPetEvent.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrPetEvent.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrProxySupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrProxySupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrSecureBootSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrSecureBootSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OneClickRecovery.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OneClickRecovery.inf
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecoveryFeaturePkg.dec
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecoveryFeaturePkg.dsc
Features/Manageability/OneClickRecoveryFeaturePkg/Readme.md
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/AmtSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
OneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
OneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
OneSiliconPkg/Product/GnrSrf/Include/OneClickRecoverySetupVariable.h
OneSiliconPkg/Product/GnrWs/Include/MeSetupVariable.h
OneSiliconPkg/Product/GnrWs/Include/OneClickRecoverySetupVariable.h
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/SetupLibInternal.h
ServerPlatformPkg/Include/SetupTable.h
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c
ServerPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf
ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
ServerPlatformPkg/PlatformPkg.dec

================================================================================ 
Commit: 44ead0922a076bbe9d49ec39ebd9525d31052450 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:48 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] HSTI secondary flash tests fix

[Issue Description]
Secondary flash tests return invalid results when number of
flash components is 1.

[Resolution]
Secondary flash check scheme was aligned with SpiAccessLib

Package/Module: ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038767253

Original commit date: Mon Jun 3 09:11:10 2024 -0700
Change-Id: I821c7155324ddb54311d080928cb78fe3c0b0eb7
Original commit hash: e8c985fc743a2ec4faffb5920874d17d13f53077

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c

================================================================================ 
Commit: cc7b491a5878ce696200e442d86164b0f2cc07b0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.24,
LOGANVL.0.RPB.0029.D.09,
KSYVLLE.1.RPB.0023.D.37,
GNRSPWS.0.RPB.0027.D.40,
Server-RC-0x02.0x00.0x01.01CF

Hsd-es-id: N/A"
Original commit date: Fri Jun 7 04:10:48 2024 -0700
Original commit hash: ac242af36f943e6521a2455e5653189472fd155b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 56055e99efa74eb02adba84eb25c54596331a531 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:44 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNRWS] capsule update chnages and top swap changes"

This reverts commit 7538b3cd478061f2d1fa47a5475d03b4fda27981.

Package/Module:

[Impacted Platform]
GNRWS

Hsd-es-id: 16024415251

Original commit date: Fri Jun 7 15:04:59 2024 +0530
Change-Id: I1f08838686cb33fca49df3029c0b8393ae3bc733
Original commit hash: 265d5b0bc91f64d4ce363bf9c8ff8b7e48f8b71e

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconDefines.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
GnrwsRpPkg/BuildConfig.ini
GnrwsRpPkg/Features/CapsuleUpdate/FmpCertificate.dsc
GnrwsRpPkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/BootStateCapsule.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FmpDependencySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/IniParsingLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PeiPlatformRecoveryLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/ParseConfigProfile.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
GnrwsRpPkg/Include/BootStateLib.h
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDefines.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Include/Fdf/CapsuleUpdate.fdf
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.c
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.inf
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Platform/Smm/SmmPlatform.c
GnrwsRpPkg/Platform/Smm/SmmPlatform.inf
GnrwsRpPkg/PlatformBIOSBuild.py
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/PlatformPkgConfig.dsc
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
OneSiliconPkg/Product/GnrWs/Include/PchSetupVariable.h
OneSiliconPkg/SiPkg.dec
ServerPlatformPkg/BuildScript/Source/BuildStep/UplBuild.py
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.inf
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c

================================================================================ 
Commit: 1a6223520500e82eaabaa9b77ac8b3908f54d324 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:41 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNR][SGX]system will trigger extra SGX cold reset after enabling SGX Factory Reset on 12D80+ pre570"

[Issue Description]
SGX factory reset does not trigger any cold boot.

[Resolution]
Revert commit c511f91d6f858a54b6be3f8adc89ad4a3bce6216.

Package/Module:
ServerSecurityPkg/Cct/
ServerSiliconPkg/Security/

[Impacted Platform]
ALL

Hsd-es-id: 18038721756

Original commit date: Tue Jun 4 12:51:42 2024 +0200
Change-Id: Iabd36d51deb4b129426fdc6917b064d8804ea306
Original commit hash: a7d24080735800aeb50073179a79450f3600a25a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/SgxLate/4v0/SgxLate.c
ServerSecurityPkg/Cct/Feature/SgxLate/4v1/SgxLate.c
ServerSiliconPkg/Security/Cct/Include/Library/SecurityCctVarStorageLib/4v0/Print.h
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Common/Print.c
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Dxe/UefiGetSet.c
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Pei/UefiGetSet.c

================================================================================ 
Commit: 927d1cca6fac02cf86eba38b158781eee5c282a5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] SMBIOS 130, 131 update

[Feature Description]
BIOS should update SMBIOS 130 and 131 tables
with capabilities

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038757182

Original commit date: Thu Jun 6 22:08:04 2024 +0200
Change-Id: I5819354911702e4740da4fc1dc6e37e31a16e71e
Original commit hash: 4ca29e47df7e490241a4956b2d861d0bed3da18d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
GnrwsRpPkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: d3b990e99a1b5e75becab317b304c6f491219011 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:37 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Fix un-expected Actual CPU frequency

[Issue Description]
BIOS ActualCpuFreq reports randomly core with value greater than Nominal

[Resolution]
BIOS should read MSR 0xE7/E8 in the same interval

Package/Module: ServerPlatformPkg/GetCpuInfo/

[Impacted Platform]
All

Hsd-es-id: 14022446007

Original commit date: Fri May 31 10:50:58 2024 +0800
Change-Id: Ia3c2d733e69bb1356ae65c5b2cc8a03919156fea
Original commit hash: 4f6ba112f86668e6fa059558397957f36c3b3cc5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Cpu/Dxe/GetCpuInfo/GetCpuInfo.c

================================================================================ 
Commit: 2f9ea5021f2d36e253e15d44719ef2acc47ce14e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:34 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.23,
LOGANVL.0.RPB.0029.D.08,
KSYVLLE.1.RPB.0023.D.36,
GNRSPWS.0.RPB.0027.D.39,
Server-RC-0x02.0x00.0x01.01CE

Hsd-es-id: N/A"
Original commit date: Thu Jun 6 22:21:59 2024 -0700
Original commit hash: 2a64cbd608f5b947ce1860717e26d90f6a4b9461

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1001f94f9183d036a2f497db0c8e31e791f50eb1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] capsule update chnages and top swap changes

[Feature Description]
capsule update changes and top swap changes.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16024323747

Original commit date: Tue May 28 18:33:11 2024 +0530
Change-Id: Iecc7b20f4e1f83282530a82b983f548a8a47c65c
Original commit hash: 7538b3cd478061f2d1fa47a5475d03b4fda27981

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconDefines.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
GnrwsRpPkg/BuildConfig.ini
GnrwsRpPkg/Features/CapsuleUpdate/FmpCertificate.dsc
GnrwsRpPkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/BootStateCapsule.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/FmpDependencySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/IniParsingLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PeiPlatformRecoveryLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/ParseConfigProfile.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessDebugLib.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
GnrwsRpPkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
GnrwsRpPkg/Include/BootStateLib.h
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDefines.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Include/Fdf/CapsuleUpdate.fdf
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.c
GnrwsRpPkg/Library/DxeBootStateLib/DxeBootStateLib.inf
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Platform/Smm/SmmPlatform.c
GnrwsRpPkg/Platform/Smm/SmmPlatform.inf
GnrwsRpPkg/PlatformBIOSBuild.py
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/PlatformPkgConfig.dsc
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
OneSiliconPkg/Product/GnrWs/Include/PchSetupVariable.h
OneSiliconPkg/SiPkg.dec
ServerPlatformPkg/BuildScript/Source/BuildStep/UplBuild.py
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.inf
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c

================================================================================ 
Commit: 810eaf9e4cd4b843c039a50352dcfc647b2ce7b2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:29 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should not read fuse shadow register to check DRAM compat

[Issue Description]
Fuse Shadow Disable 32Gb Read not working correctly

[Resolution]
The DRAM support check was done in POR compat function but it was moved here
because fuse shadow registers reads were not valid in POR check stage because at cold boot MC at that point is powered off.
bios should not read IMC_FUSE_DOWNLOAD_SHADOW register before MC Power on.
And there is no effect on functionality from MC side so no need to check.
so BIOS should remove the bios code to check field mc_shdw_dis_extended_addr_dimm in IMC_FUSE_DOWNLOAD_SHADOW register

Package/Module: ServerSiliconPkg/CheckPorCompatLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016177837

Original commit date: Fri May 31 12:01:02 2024 +0800
Change-Id: I9e14c65b7c858065c68cf2d3c8e80d309e8d7c79
Original commit hash: b369f8d1a3b48c0df9c6b1553dbe26d6d75066c7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemMcIpLib.h
ServerSiliconPkg/Library/CheckPorCompatLib/CheckPorCompatLib.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c
ServerSiliconPkg/Mem/Library/MemMcIpLibNg/Gen5/MemConfigMcSpecific.c
ServerSiliconPkg/Mem/Library/MemMcIpLibNg/Include/MemMcIpLibInternal.h

================================================================================ 
Commit: e7c6cdb59d4de5464525fbfe9d33eadb4c9c3b2a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:27 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF][SP-AP]UpiAffinityEn option does not get enabled for CPU_CWF after setting to Auto while UpiAffinity is POR

[Issue Description]
For CWF, the UpiAffinityEn option does not get enabled
after setting to Auto while UpiAffinity is POR.

[Resolution]
Enable UpiAffinity for CWF when UpiAffinityEn knob is AUTO.
BTW, make a refactor for the UpiAffinity condition check in
CollectCurrentCpuStrapConfigurations() function.

Package/Module:
ServerSiliconPkg/UncoreLib

[Impacted Platform]
BHS CWF

Hsd-es-id: 16024349439

Original commit date: Fri May 31 19:50:55 2024 +0800
Change-Id: I444ba536d470e7d994c567f97352d0767c71f327
Original commit hash: 4f7498e482a0c191fc82a8cfd2d701cc5b91e2a8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 642b36be83e552495f2ca608d5a52eb579f7a27f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:25 2024 -0700 
-------------------------------------------------------------------------------- 
MCR Read and Write Preamble/Postamble change for DRAM operating speed 3200MT/s and 3600MT/s

[Feature Description]
MCR Write Preamble set to 2tCK if DRAM operating speed is 3200MT/s or 3600MT/s
MCR Read Preamble set to 2tCK if DRAM operating speed is 3200MT/s or 3600MT/s
MCR BackSide Write Postamble set to 0.5tck if DRAM operating speed is 3200MT/s or 3600MT/s

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, CWF

Hsd-es-id: 15016127600

Original commit date: Fri May 24 17:58:05 2024 +0800
Change-Id: I36c9f9f2da571877a743e36569b7e4869b84b004
Original commit hash: 44192d46172ec28e0a36549cbb393daac4572944

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemoryTrainingLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTimingDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemTiming.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/MemChipDdrioCommon.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingLib/Soc/MemTurnaroundTimingSoc.c

================================================================================ 
Commit: b5f680860d0bb1fffa5448da92c32c81c4e072b4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:22 2024 -0700 
-------------------------------------------------------------------------------- 
Restrict CXL Hetero interleaving

[Issue Description]
CXL Hetero interleaving not being disabled when some platform features
are enabled.

[Resolution]
Add feature checks before allowing CXL Hetero Interleaving

Package/Module:

[Impacted Platform]
BHS

Hsd-es-id: 22020144850

Original commit date: Tue Jun 4 13:06:09 2024 -0700
Change-Id: I40dfe873da3bda07a5e6b62f0ff58a427640b483
Original commit hash: a406a732cfc341d326dd233deead3a6c48dcef1c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: d4ecfe618219b0d9becfe9b1f5d6f35305f174e4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:20 2024 -0700 
-------------------------------------------------------------------------------- 
Resolve intermittent MWD failures at 8800 when using DDR Reset loop(mrcRepeatTest BIOS knob) on MCR DIMMs

Clear DB TxRt tracking CWs in JEDEC init so these are cleared in slow warm boot.
Do this by setting RWB0=0x2 at the end of BCOM training. This clears PG[A]RW[FF:E0] and PG[71]RW[FF:E0].

Hsd-es-id: 14022468812

Original commit date: Mon Jun 3 19:03:31 2024 -0700
Change-Id: I70d2da533c399432290d860c2f8dc9cbb9869dfd
Original commit hash: 06eda1c3d4f7a9ea5d0ea6be63f85f2e0afc47fa

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemBcom.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTxReTrainingDdr5.c

================================================================================ 
Commit: f3128f0f892bb607411a344e1cb7956ebd50a790 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:17 2024 -0700 
-------------------------------------------------------------------------------- 
Remove Core Bios Done Message and End of Post Message knobs.

[Feature Description]
Core Bios Done Message and End of Post Message knobs
shall be removed due to security concerns.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038641460

Original commit date: Tue Jun 4 13:24:14 2024 +0200
Change-Id: I996c39bc06ebde9a4788c9ef257374abd02d5311
Original commit hash: bcdb731b1a1905a425bbf86dadc4ec86e0aa5bdb

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.hfr
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdateGnrWs.c

================================================================================ 
Commit: 5b74001e40f6e2eb45dcdb5e0b674fd6a0ba933e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.22,
LOGANVL.0.RPB.0029.D.07,
KSYVLLE.1.RPB.0023.D.35,
GNRSPWS.0.RPB.0027.D.38,
Server-RC-0x02.0x00.0x01.01CD

Hsd-es-id: N/A"
Original commit date: Thu Jun 6 11:10:39 2024 -0700
Original commit hash: 98fd832111fc50c63510eda953a7303664917387

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: aef420cc87e9b7dfbd2a457bb232879c819101b0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:13 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR]Clear SbPortId in RasSmiHandler entry

[Issue Description]
The SbPortId which generated in SMM may be cleared at Smm exit.
Thus RAS can not handle in next SMI.

[Resolution]
Move the function for clear SbPortId at RasSmiHanle entry.

Package/Module:ServerRasPkg/Library/LibraryGen3/
ServerSiliconPkg/Cpu/Library/

[Impacted Platform]
BHS

Hsd-es-id: 15016185144

Original commit date: Mon Jun 3 20:19:12 2024 +0800
Change-Id: I165c6b88a31568af9c13bfdbe3a5d33b39c2a32b
Original commit hash: 27fc5ff0b4d5da413c0aed3637c3a71d0a5aa7c9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasUbox.c
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/SmmRasSiliconLibGnrSrf.inf
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 593150ae61648c18b2cfb99b0313b717ec8e4ff8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:11 2024 -0700 
-------------------------------------------------------------------------------- 
[MiscVendor-IEI Project Tri-River V3][SA5280T8 EVT][BIOS 0.02.01]Error injection with 125 Bit ECC Mode, the injected UCE will show with CE even disable PFD

[Issue Description] or [Feature Description]
Adding conditions check(ShallEnableMcEcc) to determine if enable MC Ecc
if (ecc is disabled by fuse) OR (Ecc Dimm is not populated)
Disable Mc Ecc
else
if (Directory is enabled)
Enable Mc Ecc
else
if (Dynamical Ecc mode is enabled) AND (ECC knob is enabled)
Enable Mc Ecc
else
Disable Mc Ecc

Package/Module:
ServerSiliconPkg/MemMcIpLib

[Impacted Platform]
For Gen3 platforms supported Ecc

Hsd-es-id: 15016053872

Original commit date: Tue May 28 09:45:10 2024 -0500
Change-Id: I3f03323f4037d195f30cb34578b479e750eebc0c
Original commit hash: 5d3e9d595a54c35e22d33bbde5903c965a2f86f1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: d83a6e5783c388b29c672fe90b6a0772011e288b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:08 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Fix DMI lib to use in DXE

[Issue Description]
Trace Hub initialization flow cannot locate PCH Trace Hub,
because null lib was used in DXE to read DMI resources.

[Resolution]
Fixed DMI library to use in DXE for DMI.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
GNRWS

Hsd-es-id: 18038745561

Original commit date: Wed Jun 5 23:55:57 2024 +0200
Change-Id: Ieb4049ce4b3c747c1c92b57c1fd1409ba6270988
Original commit hash: 766ce3b78cc73fdfbf08be8879414254980ce195

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiApi.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiInit.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs.inf
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiApiGnrWs.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibNull/IioDmiApiNull.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibNull/IioDmiInitNull.c
ServerSiliconPkg/Library/Private/DxeTraceHubLib/DxeTraceHubLibGnrWs.c
ServerSiliconPkg/Library/Private/DxeTraceHubLib/DxeTraceHubLibPch.c
ServerSiliconPkg/Product/BirchStream/SiPkgDxeLib.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgPeiLib.dsc

================================================================================ 
Commit: 5d65b93f5ae6a6c948579b8f4e837e2ac46e7862 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:06 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD]: Unable to enter to Bios setup page with S3M UART in UPL FALSE Scenario.

[Issue Description]
When booted with Serial Device set to S3M uart SUT failed to enter setup page.
Also failed to enter when enabled force setup option.
Issue root caused to the serial regsiter base is passed wrong value in dxe phase.

[Resolution]
In UPL False case Serial register base always sent 0x3f8 irrespective of Serial device value.
S3M uart uses 0x3e8 as serial reigster base address.
Required changes added to pass right register value while initializing serial port in Dxe phase.

KaseyvilleRpPkg:

[Impacted Platform]
GNR-D

Hsd-es-id: 15016139648

Original commit date: Mon May 27 21:00:49 2024 +0530
Change-Id: I2fd9d2e96d29a49897c6786634d518dc9c3b6102
Original commit hash: cfa3778ad9f0144decd0071d09e61cbff20b1cf8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/IPMI/Features/BmcUart/Dxe/HighSpeedUart/HighSpeedUart.inf
ServerPlatformPkg/Features/IPMI/Features/BmcUart/Pei/HighSpeedUart/HighSpeedUart.inf

================================================================================ 
Commit: 31c63064acddf1c316d23b5104d98f85a4fa5674 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.21,
LOGANVL.0.RPB.0029.D.06,
KSYVLLE.1.RPB.0023.D.34,
GNRSPWS.0.RPB.0027.D.37,
Server-RC-0x02.0x00.0x01.01CC

Hsd-es-id: N/A"
Original commit date: Thu Jun 6 04:11:12 2024 -0700
Original commit hash: 6f2dacf87531711b54afd4dba51bc8a8da2673c2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ab783a9184d869e43efdbb006f1299dfb753c163 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:16:01 2024 -0700 
-------------------------------------------------------------------------------- 
[TDX][GNR AP] Can't launch NPW seamldr in a Production platform.

[Issue Description]
Non-production worthy seamldr cannot be loaded

[Resolution]
Introduction of NPW SVN value, when SEAMLDR is requested.

Package/Module:
ServerSecurityPkg/Cct/
ServerSiliconPkg/Security

[Impacted Platform]
ALL

Hsd-es-id: 18038655884

Original commit date: Wed May 29 09:06:33 2024 +0200
Change-Id: I65067015169b5e0849355e224fa502282fae0402
Original commit hash: 00b9a8bf6ac5d88f99e36929e29c9b69419196a9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeatureTdxSeamldr4v0Lib.h
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureTdxSeamldrLib/4v0/FruCpuFeatureTdxSeamldr.c

================================================================================ 
Commit: a8b5be9ed979fee4783284b75bc96ea94c4f8c7f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:58 2024 -0700 
-------------------------------------------------------------------------------- 
CWF SP: LGMR knob does not work properly

[Issue Description]
When LGMR knob disabled, LPC Generic Memory range get wrongly programmed.

[Resolution]
Program LPC Generic memory range only when LGMR knob is enabled.

Package/Module:ServerPlatformPkg/PeiMemoryPolicyUpdateLib

[Impacted Platform]
CWF

Hsd-es-id: 14022527956

Original commit date: Sat Jun 1 13:24:36 2024 -0700
Change-Id: I36bf82fdb1fb05452aeeb183c27ed1c66c739c2a
Original commit hash: 8e86ce73c80db0f0972e0408689d635aef6183eb

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: 15f7d2461f71b526591bb1578fbcc84cba66807f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:56 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Fixed Mirror failover report incorrect address

[Issue Description]
Mirror failover misreporting address from RREL but not B2CMI shadow

[Resolution]
Get failed Dimm error from B2CMI on Gen3

Package/Module: ServerRasPkg/

[Impacted Platform]
BHS

Hsd-es-id: 15016185435

Original commit date: Fri May 31 13:24:53 2024 +0800
Change-Id: I1b9f40880a3bb4a3c249162e8169f648c67ea945
Original commit hash: b91f964b4eaa9f22f95374dda7dfccc08358817b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/SmmMirrorFailoverLib/MirrorFailover.c

================================================================================ 
Commit: 27ab46b8d9f46af16b2bc5f724e14338154b6794 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Capsule generation based on Chasm falls implementation.

[Feature Description]
Capsule generation based on Chasm falls implementation.
Monolithic capsule update scripts for GNRWS ported frpm FHF

Package/Module:

[Impacted Platform]
GNRWS

Hsd-es-id: 18033719030

Original commit date: Mon May 27 21:29:15 2024 +0530
Change-Id: Ieb7677d5b4d4e4638d37788f351e95d7f7c64eb9
Original commit hash: fb6426a9fa58b9e3a0e17d17122c832a61937f5d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py
GnrwsRpPkg/CapsulePkgRes.dsc
GnrwsRpPkg/CapsulePkgRes.fdf
GnrwsRpPkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigRes.ini
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/SAMPLE_DEVELOPMENT.pfx
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
GnrwsRpPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: e03c99c2f1826fd6c96cda4b4aeb06bc8affb4c7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:50 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF][SP]HQM and CPM are not visible on stack 8 and 9

[Issue Description]
Expected behavior:
HQM and CPM devices should exist per DINO stack. So for CWF-SP it will be stacks: 0, 3, 8, 9

Actual behavior:
HQM and CPM devices exist only on stack 0 and 3

[Resolution]
Add IsCpuAndRevision (CPU_SRFSP, REV_ALL) to fix CWF HQM and CPM are not visible on stack 8 and 9 issue

Package/Module:ServerSiliconPkg/Iio/Library/SiSubsysInfoLib

[Impacted Platform]
CWF GNRS-SRF

Hsd-es-id: 15016110924

Original commit date: Wed May 22 14:02:25 2024 +0800
Change-Id: I11085488c145c3666ecdeae662fc876eb3724676
Original commit hash: 369a7d9b00b1ffafb5025e95c722aba57096d8c7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/SiSubsysInfoLib/IioSubsysInfoInitGnrSrf.c

================================================================================ 
Commit: 5d0ebbcef3f7fd85ca53e415583435e55fc9c6f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:48 2024 -0700 
-------------------------------------------------------------------------------- 
Missing Feature: AMEI_Extensions for eMCA2 not supported in AMEI SW SMI handler

[Feature Description]
Add AMEI_Extensions for eMCA2

[Resolution]
Add AMEI_Extensions for eMCA2

Package/Module:ServerRasPkg/Driver/Smm/McBankErrorInjection

[Impacted Platform]
BHS

Hsd-es-id: 14022167883

Original commit date: Thu Apr 25 17:17:04 2024 -0700
Change-Id: Idd4faf89352eaec385353300e64f3daab16556d6
Original commit hash: 4f679b1b49ce7dda46436aa2284affed21428556

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/McBankErrorInjection/McBankErrorInjection.c
ServerRasPkg/Driver/Smm/McBankErrorInjection/McBankErrorInjection.h
ServerRasPkg/Driver/Smm/McBankErrorInjection/McBankErrorInjection.inf
ServerRasPkg/Driver/Smm/McBankErrorInjection/McBankErrorInjectionHandler.c
ServerRasPkg/Include/Library/ProcessorRasLib.h
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c
ServerRasPkg/Library/ProcessorRasLib/Emca.c
ServerRasPkg/Library/ProcessorRasLib/McBanks.c

================================================================================ 
Commit: 219d396e9a329948618eb3918c9e1b7acda03a96 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:44 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF SP] [META] CXL QoS Tunning values to be updated for SRF META

[Feature Description]
set registers for CXL QoS tunning in SRF SP Meta when
DistressQoS knob is enabled to fix BW issues

[Impacted Platform]
SRFSP Meta

Hsd-es-id: 22020127759

Original commit date: Wed May 29 21:37:37 2024 -0700
Change-Id: I0296ec50058f7f937781939ee6abedbf9c40a721
Original commit hash: 328f85c5019e26540ad17e26e25120966dce0d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 7d879e5f5106af60b1f819ed61a3c0988251e890 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.20,
LOGANVL.0.RPB.0029.D.05,
KSYVLLE.1.RPB.0023.D.33,
GNRSPWS.0.RPB.0027.D.36,
Server-RC-0x02.0x00.0x01.01CB

Hsd-es-id: N/A"
Original commit date: Wed Jun 5 11:10:54 2024 -0700
Original commit hash: c7c99e5d65d9194cef9d8067d01eb506c2da8559

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6a73560ad8aeb5a789aafdbf35cd4fd0c317c08d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]Add Board ID for GNRWS platform

[Issue Description]
Currently Board ID is added only for 1 GNRWS platform.

[Resolution]
Need to add Board ID support for GNRWS platforms

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS
Hsd-es-id: 16024385188

Original commit date: Wed Jun 5 08:15:13 2024 +0530
Change-Id: I95f1312362117db94af8d0c3700ddb7172c972f7
Original commit hash: bd6f4fb27dc934aa14318f43dd9bfbadc84cc76b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/PlatformInfoTypes.h
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c

================================================================================ 
Commit: 53c6fd2c53a1dff6fc2a0382d5118e134a91d41a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:37 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding EC version & eSPI Flash Sharing Mode in Setup Page

[Issue Description]
BIOS setup menu options needed for EC validation

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024386917

Original commit date: Tue Jun 4 22:16:42 2024 +0530
Change-Id: I8188a966e625163227f3a455cef3aff52346e720
Original commit hash: 18725fb6794166787f1e0d27ed528c18ff416706

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/Main.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf

================================================================================ 
Commit: 9231cde0a263bc87332a2e1eb931957d497cb8f9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.19,
LOGANVL.0.RPB.0029.D.04,
KSYVLLE.1.RPB.0023.D.32,
GNRSPWS.0.RPB.0027.D.35,
Server-RC-0x02.0x00.0x01.01CA

Hsd-es-id: N/A"
Original commit date: Wed Jun 5 04:10:46 2024 -0700
Original commit hash: 10a6d1e476866fa5a2bdd20198071d16ef22e203

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 35b5682c43f63491c0879691f6cc3a2aa9cdbe49 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]Avenuecity files needs to be removed.

[Issue Description]
Aveneucity is not supported in GNRWS and code cleanup is required.

[Resolution]
Need to remove files and code related to Avenuecity from GNRWS.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS
Hsd-es-id: 15016155012

Original commit date: Wed May 29 18:11:15 2024 +0530
Change-Id: Id67c6ab71d8a9d20be086a09f675c1e5bdf5bebe
Original commit hash: 9dabae9ddf23473d15f3e979121c97b658470b7a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Protocol/UbaMakerProtocol.h
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/UnitTest/PlatformInfoTestCase.c
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/Test/GnrwsRpUnitTestPkg.dsc.inc
GnrwsRpPkg/Uba/UbaDxe.dsc
GnrwsRpPkg/Uba/UbaDxe.fdf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SetupCfgUpdateDxe/UnitTest/SetupCfgUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/AcpiStaticData.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/DeviceDataInstall.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/PlatformDeviceDataSRP.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.h
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Dxe/StaticSkuDataDxe/UnitTest/StaticSkuDataDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeAvenueCityRPXPV/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaPei.dsc

================================================================================ 
Commit: 50cba1cd31f5de4de7ead26b0e61c5290356a830 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:30 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] [ERB] Hot unplug/ hot plug not working for Jacksonville

[Issue Description]
Hot unplug/ hot plug not working for Jacksonville

[Resolution]
- Removed declaration for wake itself from D3 in S0
in MTL PCH GBE ACPI code.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038718284

Original commit date: Mon May 27 12:06:44 2024 +0200
Change-Id: I999621bda38e367d4ce535d41ca88853301b9843
Original commit hash: c5de751f9925cd0dbea8398b39c5765186143c05

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchGbe.asl

================================================================================ 
Commit: 5baa77ec50a766835aed243e47c0b879dfa56bc2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:28 2024 -0700 
-------------------------------------------------------------------------------- 
[FW_Eval][LVL] System hangs while booting after 'Memory allocation' log with ForceSetup=0x1

[Issue Description]
Platform not booting to shell or setup page

[Resolution]
Clear the Terminal path before connectcontroller() and add a condition for bootmode is MINIMAL CONFIGURATION

Package/Module:ServerPlatformPkg

[Impacted Platform]
GRR

Hsd-es-id: 18038145211

Original commit date: Tue Jun 4 12:42:10 2024 +0530
Change-Id: Id6044c612ac3a76efa71caf703e2eae095f7fdbe
Original commit hash: 8c69f3faabceec15b3bf1f70ffe46715f787e0ec

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 9e9ea7fa6a120ac403e067c657eb24d09cc1b7e5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:26 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3] S3BootScriptLib is linked with Null Library

[Issue Description]
S3BootScriptExecute is not getting called as S3BootScriptLib is not linked with
proper library but linked with Null Library

[Resolution]
S3BootScriptLib Needs to be mapped with Proper Library instead of Null
Library.

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016099822

Original commit date: Tue May 21 20:55:46 2024 +0530
Change-Id: I86018c745b8f25879713521161013aef9304d6bb
Original commit hash: ae73f7272a83eece58bb69af6c842abe3dd33ef4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf

================================================================================ 
Commit: a3ce3f45fa4f1902595af0e51a84436b83941095 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:22 2024 -0700 
-------------------------------------------------------------------------------- 
CWF BIOS should to set RDIMM Tx pre-DFE LC as 1k and tap1 value as -5 for MiscVendor 2R 2DPC

[Issue Description] or [Feature Description]
Implement below changes for CWF
1. Change RDIMM Tx pre-DFE loopcount to 1k
2. Change tap1 initial value to -5 for MiscVendor 2R 2DPC config

[Resolution]

Package/Module:

[Impacted Platform]
CWF

Hsd-es-id: 15016189519

Original commit date: Wed Jun 5 08:50:02 2024 +0800
Change-Id: Iafc3facebc0d91faa991b10f621575da50856cc0
Original commit hash: e2ae8d52f764f3b5cfa53262acf4e5a29a3568b0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibCwf.c

================================================================================ 
Commit: 98c2ab98ecda49ae512b8068d5b0997b5278296e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:20 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg CpuInitLib: Do not assume SST-PP level 0 is always supported for EIST disable case

[Issue Description]
When EIST is disabled, current code selects SST-PP level 0, but SST-PP level 0 is not always supported.

[Resolution]
Do not assume SST-PP level 0 is always supported, do same SST-PP level selection with Auto option for EIST disable case.

Package/Module: ServerSiliconPkg/CpuInitLib

[Impacted Platform]
All

Hsd-es-id: 16024345896

Original commit date: Tue May 28 17:21:42 2024 +0800
Change-Id: I4d4880548edb47d2e3adfbce12ea6113ff46d831
Original commit hash: 5d6b5bbb086988b583faad5260644965d6149da6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitCommon.c

================================================================================ 
Commit: 0f2e21189371279c1b2f54a32cf5038a6c657499 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.18,
LOGANVL.0.RPB.0029.D.03,
KSYVLLE.1.RPB.0023.D.31,
GNRSPWS.0.RPB.0027.D.34,
Server-RC-0x02.0x00.0x01.01C9

Hsd-es-id: N/A"
Original commit date: Tue Jun 4 11:10:44 2024 -0700
Original commit hash: 7cec905b9fc0e0fe7bb96dd026edbd3a52c7a0dc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b34d53e62de3ee455ac767f8ffbe9a4d23092cc4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:15 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Unable to BOOT to OS with BIOS KNOB "BIOS trace destination"

[Issue Description]
Unable to BOOT to OS with BIOS KNOB "BIOS trace destination"
set as PCH Trace Hub.

[Resolution]
- Added missing TraceHub data Hob creation.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038722444

Original commit date: Tue Jun 4 12:20:35 2024 +0200
Change-Id: I877621bbb38e367d4ce569873238f087601c4731
Original commit hash: c24cb6c4d7279cec8f8b977b4b85bd3ddb4d9cf9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTraceHub.c

================================================================================ 
Commit: 6ba902cbd8322238f4d23ccb8fde98820ccd9813 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:12 2024 -0700 
-------------------------------------------------------------------------------- 
Conditionally enable eSPI VirtualWire channel

[Feature Description]
Thre should be a user option controling
eSPI Virtual Wire GPIO Expoander mode enable.
This is required to hanlde the use cases when eSPI VW is disabled
in Soft Straps or when used doens't use Virtual GPIO in the system.
This change introduces a PCD that alows user to control the setting.

Package/Module:
SEC IBL

[Impacted Platform]
IBL

Hsd-es-id: 18038570329

Original commit date: Fri May 24 15:18:28 2024 +0200
Change-Id: I2751d57e34fda2cc6fec969323429716c581a97d
Original commit hash: 575814eacb1becc2219c21f5ada8c9cb8829cffe

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFspPkg.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamOpenBoardPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/KaseyvilleRpPkgFvLateSiliconPcdInit.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
OneSiliconPkg/Fru/Ibl/Library/SecPchLib/SecPchLibIbl.c
OneSiliconPkg/Fru/Ibl/Library/SecPchLib/SecPchLibIbl.inf
OneSiliconPkg/SiPkg.dec
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: e70758fd0143ca40df75923e97816959b918e289 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:10 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 add HostDdrFreqLimit support for Over Clock DIMM.

[Issue Description]
When DdrOverClockEnable=1, HostDdrFreqLimit cannot change the DIMM operating speed.

[Resolution]
(1) Remove the DdrOverClockEnable hook in CheckPORFreq.
(2) When DdrOverClockEnable=1, disable enforceDdrMemoryFreqPor and leverage enforceDdrMemoryFreqPor code.

Package/Module: CpRcPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016080194

Original commit date: Tue Jun 4 13:13:38 2024 +0800
Change-Id: Ib18bb7361ec015936978cfcd5842f921ab740b4b
Original commit hash: 2643ce1f385ff61361052adbb16500dbabc123bc

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiMemoryPolicyUpdateFspLib/PeiMemoryPolicyUpdateFspLib.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemDdrClocks.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c

================================================================================ 
Commit: 41000167597a319ab2b35c4de35cbe20e5572139 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:07 2024 -0700 
-------------------------------------------------------------------------------- 
Latest Ax PCIe Phy recipe version 2.83 and DMI 2p7

[Feature Description]
Latest Ax PCIe Phy recipe version 2.83 and DMI 2p7

Package/Module:ServerSiliconPkg/PcieEvRecipeInjectionLib.aslc

[Impacted Platform]
GRR.

Hsd-es-id: 16024345797

Original commit date: Thu May 30 17:55:12 2024 +0530
Change-Id: I57683df6c99bbbd12a37a0020a7ad7e6ccc0cff3
Original commit hash: 24e4dbba0652602232e44ecb42a8ef8a2c59d3a7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLibPrivate.h

================================================================================ 
Commit: 4a2273b7474005983cc6d481fb8f4b126a770093 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:04 2024 -0700 
-------------------------------------------------------------------------------- 
remove unused code programming related with IGN_PTRL_UC
[Feature Description]
as per request, remove all the code related with IGN_PTRL_UC on MC
programming
[Resolution]
as per request, remove all the code related with IGN_PTRL_UC on MC
programming

Package/Module:
ServerSiliconPkg/MemMcipLib

[Impacted Platform]
all gen3
Hsd-es-id:16024377345

Original commit date: Tue Jun 4 03:36:54 2024 -0400
Change-Id: I95b8cdd7921f13a2a051d3855a898ec9f749a382
Original commit hash: c5c3f4dc02005c954438a15c3d164bd60f1bdb5b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemRAS.c

================================================================================ 
Commit: a0384650c123f06a21720061793712d698dc70ec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:15:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.17,
LOGANVL.0.RPB.0029.D.02,
KSYVLLE.1.RPB.0023.D.30,
GNRSPWS.0.RPB.0027.D.33,
Server-RC-0x02.0x00.0x01.01C8

Hsd-es-id: N/A"
Original commit date: Tue Jun 4 04:13:20 2024 -0700
Original commit hash: 1e830d1941309b15f462a12e68e9f362735a63de

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 05c113353de10b4d8bef32dcecab86094b030a78 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] ETD Card won't train to Gen4 in PCH PCIe slot

[Issue Description]
ETD Card won't train to Gen4 in PCH PCIe slot

Package/Module:
OnesiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038720909

Original commit date: Tue Jun 4 09:32:00 2024 +0200
Change-Id: I822889bda38e467d4dd667473838f08870888733
Original commit hash: 371a0d866f8c9c1bd314b165a4dcd779bffb1a38

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0009520d3caa7cf746e3028f2c55c83300b0d856 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:55 2024 -0700 
-------------------------------------------------------------------------------- 
Intel(R) AMT Configuration Knob grey out under MEBx Knob.

[Issue Description]
MEBx interactions not working.

[Resolution]
Added HECI flow support required for interactions with MEBx.

Package/Module:
BirchStreamOpenBoardPkg
OneSiliconPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16024128318

Original commit date: Mon May 20 10:07:22 2024 +0200
Change-Id: I032a7335cfce3ace139c7ae7f4b9d01d503e4982
Original commit hash: 24d36a41df702c689f9ca6bd9dcebd718594343d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/PlatformPkgCommonLib.dsc
OneSiliconPkg/Fru/MtlPch/CommonLib.dsc
OneSiliconPkg/Fru/MtlPch/Dxe.dsc
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
OneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ServerSiliconPkg/Product/BirchStream/LateSiliconFvDxe.fdf

================================================================================ 
Commit: 8dbf74cb59e9f585fbf65d0ff7dab01508443b71 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.16,
LOGANVL.0.RPB.0029.D.01,
KSYVLLE.1.RPB.0023.D.29,
GNRSPWS.0.RPB.0027.D.32,
Server-RC-0x02.0x00.0x01.01C7

Hsd-es-id: N/A"
Original commit date: Tue Jun 4 00:35:34 2024 -0700
Original commit hash: f7b97a2ce75a49708063e56aca1f8e90a3dc6db7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 434cf882c55f3548b32ab1930196fd343bccbec4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:50 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022522778

Original commit date: Mon Jun 3 21:16:40 2024 -0700
Change-Id: I9esoyy5wz7wdz2q51ww9cx6i7oi62e3ma4cdnvix
Original commit hash: 08207bc56e597d4e2ed7878e0adbc8f038521d5b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 14ec40f3e901cb11caf606a3229f2ab01edcf1dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:48 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] Disable LPSS I2C4-5,I3C,SPI,UART1-3

[Issue Description]
LPSS I2C4-5,I3C,SPI,UART1-3 knobs suppose to be disabled on ERB

[Resolution]
- Grayout LPSS I2C4-5,I3C,SPI,UART1-3 knobs.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038713366

Original commit date: Mon Jun 3 20:29:34 2024 +0200
Change-Id: I877621bda38e938d4ce567472238f087601b9983
Original commit hash: 0361e505004223379d1260efe50ca89b472b8751

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr

================================================================================ 
Commit: e580f0af999a95157367c18608ba927c286c1d03 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:43 2024 -0700 
-------------------------------------------------------------------------------- 
[MRC][Training-Timings][Gen3] Implement a knob to record MRC training timings and display in FPDT table

[Feature Description]
Adding knob to record MRC per training timings for Release BIOS.

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 15016064533

Original commit date: Mon Nov 27 10:44:49 2023 +0530
Change-Id: I7fb3f17bb78ca9e073bb358a6e3796c7e87c21e5
Original commit hash: bb42766d9352935bfb59f00ff3b40d0c620275f8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/MemCallTableLib.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemMain.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c

================================================================================ 
Commit: 7b302feb76202ac12af9994b8d2070e9b46d7a7c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.15,
LOGANVL.0.RPB.0028.D.99,
KSYVLLE.1.RPB.0023.D.28,
GNRSPWS.0.RPB.0027.D.31

Hsd-es-id: N/A"
Original commit date: Mon Jun 3 11:08:48 2024 -0700
Original commit hash: 50019f7bda4423b6c5a7755022a1380ef9f5da08

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 2e998a027d32460c58e7af1f11c76293e016ed5f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:38 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022513674

Original commit date: Sun Jun 2 23:20:27 2024 -0700
Change-Id: I1vf7rpg0o2ai3gu2z3lam0trlriflsmtsuefyixr
Original commit hash: 800aa894f2dcaf5d9eab4fd896df50f55bfe2127

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: c104de477f7d5f1db48adabc9f87ec034fd0f0f5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.14,
LOGANVL.0.RPB.0028.D.98,
KSYVLLE.1.RPB.0023.D.27,
GNRSPWS.0.RPB.0027.D.30

Hsd-es-id: N/A"
Original commit date: Mon Jun 3 04:10:47 2024 -0700
Original commit hash: 721aed383d049c33bec02f6a17e33ab6b3b3a9ff

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 79d4e6dacdddd35d7d8b0ce7dc38126ba1e333c3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.13,
LOGANVL.0.RPB.0028.D.97,
KSYVLLE.1.RPB.0023.D.26,
GNRSPWS.0.RPB.0027.D.29,
Server-RC-0x02.0x00.0x01.01C6

Hsd-es-id: N/A"
Original commit date: Mon Jun 3 03:28:22 2024 -0700
Original commit hash: ca77bd5b56e24a68ddeceb5fb287fbacfbf5a2aa

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b2c4b6d4e3e47567d3dd956fea70d0214fad3eb1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:28 2024 -0700 
-------------------------------------------------------------------------------- 
PlatformPkg/Platform : Platform state change reporting in PCR7

[Feature Description]
The driver checks the debug state of the platform and
sets the PcdFirmwareDebuggerInitialized value accordingly.
The tcg driver will extend a string to PCR7 if
PcdFirmwareDebuggerInitialized is TRUE.

Package/Module: PlatformPkg/Platform

[Impacted Platform]
ALL

Hsd-es-id: 15016157122

Original commit date: Thu May 30 10:17:11 2024 +0800
Change-Id: Idd3ac2c6bd44f5187c870279ff12520d4255cb22
Original commit hash: cb92932012054dbfe2ef0711cba7de15680cd37f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Platform/Pei/PeiBoardConfig/PeiBoardConfig.c
GnrwsRpPkg/Platform/Pei/PeiBoardConfig/PeiBoardConfig.inf
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 0f3f9520c42cdcc734622783bb361ea70db79035 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:25 2024 -0700 
-------------------------------------------------------------------------------- 
Build fails when PDA_ENABLE set to FALSE

[Issue Description]
When PDA_ENABLE Set to False in BirchStreamFspPkg/PlatformPkgConfig.dsc and KaseyvilleRpPkg/PlatformPkgConfig.dsc, Build is Failing with Linkage error of gPchSpiPpiGuid
[Resolution]
Added PPI Section and gPchSpiPpiGuid in CrashLogPeiSpiServicesLib.inf

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNRD

Hsd-es-id:16024344493

Original commit date: Fri May 31 08:23:26 2024 +0530
Change-Id: I1a1a367964479758008f9828973c9805beeb940e
Original commit hash: 0f69f25825b801f001afd4e88741e3dc3769f861

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/CrashLogSpiServicesLib/CrashLogPeiSpiServicesLib.inf

================================================================================ 
Commit: cdec7de352fa62c7c8367582caf5176df8b97ae2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:23 2024 -0700 
-------------------------------------------------------------------------------- 
[Feature Description]
[GNRWS] Added Fan controller knobs for EC validation.

Hsd-es-id: 16024265123

Original commit date: Thu May 23 12:08:10 2024 +0530
Change-Id: I288ba91d9e8a96810dd7244282b5f6003591f6ed
Original commit hash: ce3e4dc2fbbb42a427906f64239b1878053a151a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/Main.vfr
GnrwsRpPkg/Platform/Dxe/Setup/PlatformQuestionId.h
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Platform/Dxe/Setup/UnitTest/DxePlatformTest.inf
ServerPlatformPkg/Features/Acpi/AcpiPlatformSmm/AcpiPlatformSmm.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/AcpiTablesGnrD.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformNoCR.inf
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.inf
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLib.inf
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibDsdt.c
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibNoCR.inf
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: b0cd77879b09bffdf2c532fe26ba8710c976854d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:21 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D]To enable Nbias adjustment and disable CpgcBasedDqSwizzleDiscovery

Enable BIT 148 and 149 for Nbias adjustment and disable BIT 116 for
CpgcBasedDqSwizzleDiscovery.

Hsd-es-id:16024348614
Original commit date: Fri May 31 11:03:23 2024 +0530
Change-Id: I53c5dee500cdd0c90961e87244ef33091a2be274
Original commit hash: 86025670f1859a400d50b846d343d1bfbd4bf6d4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: c6a2f41bb6b326cd659f724d56e64de75e0f09a1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.12,
LOGANVL.0.RPB.0028.D.96,
KSYVLLE.1.RPB.0023.D.25,
GNRSPWS.0.RPB.0027.D.28

Hsd-es-id: N/A"
Original commit date: Sun Jun 2 11:10:40 2024 -0700
Original commit hash: 1d2cedaa3a2bc993d9898f5de03fdcd469863bc1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: da3352992ca2904f619f9691b4618bc70d208432 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.11,
LOGANVL.0.RPB.0028.D.95,
KSYVLLE.1.RPB.0023.D.24,
GNRSPWS.0.RPB.0027.D.27

Hsd-es-id: N/A"
Original commit date: Sun Jun 2 04:11:04 2024 -0700
Original commit hash: 0a7feadfe1bf10a1ed98fbe3b15eb1587d8009db

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 690edf5a7f54c70fa0f2e4ec32c8ff56a5d6a1ae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.10,
LOGANVL.0.RPB.0028.D.94,
KSYVLLE.1.RPB.0023.D.23,
GNRSPWS.0.RPB.0027.D.26

Hsd-es-id: N/A"
Original commit date: Sat Jun 1 11:10:48 2024 -0700
Original commit hash: 461370f0644d23549464ab21875652713f463dcd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9fd31dd2c4b547041f93ba433d08ab5c23ac2f79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.09,
LOGANVL.0.RPB.0028.D.93,
KSYVLLE.1.RPB.0023.D.22,
GNRSPWS.0.RPB.0027.D.25,
Server-RC-0x02.0x00.0x01.01C5

Hsd-es-id: N/A"
Original commit date: Sat Jun 1 04:10:51 2024 -0700
Original commit hash: 35a8a92d8c0ef712ed189887f372d1f1adaae19b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3cb3abe3b07557038716ee35c5a52332077c8246 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:07 2024 -0700 
-------------------------------------------------------------------------------- 
Update XPT Prefetch Limit programming

[Feature Description]
BIOS must always set Prefetch Limit to be 1 less than the next cluster
XPT Prefetch Base.
Prefetch is generated for a specific MC target based on range registers
Prefetch Base <= ADDR <= Prefetch Limit, in cases where 2S UPI Affinity
feature is enabled.

Package/Module: ServerSiliconPkg/SncPrefetchLib

[Impacted Platform]
BHS

Hsd-es-id: 14022413062

Original commit date: Wed May 15 10:54:18 2024 -0700
Change-Id: I9d198d1f9df416df1e0df68b33b66012febf2eca
Original commit hash: eff00df6bfad9a7ec6f348a7b61a17d8bbabe2a6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiHost.h
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/LocalKtiPrefetch.c

================================================================================ 
Commit: 830016aeb17357d3f525dac590f75dc4b2d9e827 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:04 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.08,
LOGANVL.0.RPB.0028.D.92,
KSYVLLE.1.RPB.0023.D.21,
GNRSPWS.0.RPB.0027.D.24

Hsd-es-id: N/A"
Original commit date: Fri May 31 11:08:46 2024 -0700
Original commit hash: af4512d8d042118ac78b99117ae89b89d24452b9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 592537cd64580e1ab950ad3c85ad3900afee399f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:02 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020135307

Original commit date: Fri May 31 08:21:21 2024 -0700
Change-Id: Icvdbvcn5ba84y7w002356n6tn8b09h5n9xqu5l2g
Original commit hash: ef827cbcad95f9edac4bbc4585dea7dcbb31c0d1

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: dbf2df76791e0237316c1591e2701fb6c13d623a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:14:00 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] DTT Setup knob - PCD check for GNRWS in common files

Hsd-es-id: 16024224546

Original commit date: Thu May 30 20:22:07 2024 +0530
Change-Id: I5f6298c41a8e2d123a556975ba7590267f0d3ada
Original commit hash: caa701a47c5a1264cc843dc644b5f4ef24070141

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/Guid/SetupVariable.h

================================================================================ 
Commit: 4a8f94c28d9551c0cdebab0f79332b341059765e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:57 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]Added DTT Setup knob support in GNRWS

Hsd-es-id: 16024224546

Original commit date: Fri May 24 17:31:25 2024 +0530
Change-Id: I46b0c4a3901f1a38de1ce98ac38d70ae36429fee
Original commit hash: 35169d8d51ab9726b7b19f6a7727783dd7f24be6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Dptf/Dptf.c

================================================================================ 
Commit: 4b0a19f46fd1f3241fc4e53063d625e6f28a115e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]Added DTT Setup knob support in GNRWS

Hsd-es-id: 16024224546

Original commit date: Fri May 24 10:41:41 2024 +0530
Change-Id: I0a9369ec794cc9f46a5c2b3b02097b7905d2a2b0
Original commit hash: 7faab708d391d5c30b35a6916c7ed1eef1130338

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Dptf/Dptf.c
GnrwsRpPkg/Platform/Dxe/Dptf/Dptf.h
GnrwsRpPkg/Platform/Dxe/Dptf/Dptf.inf
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
ServerPlatformPkg/Include/Guid/SetupVariable.h

================================================================================ 
Commit: 100efed15290dc9802370d792b89f39db2a3568a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:52 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016172151

Original commit date: Fri May 31 18:09:11 2024 +0800
Change-Id: I33c07f86c98b38b27bae089a7b491fed7924b9f3
Original commit hash: b5f9963ec264bac6bd519ec5951590e248c33cc7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: ff4163a5f73590f33e7159046ebdc038c0457041 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.07,
LOGANVL.0.RPB.0028.D.91,
KSYVLLE.1.RPB.0023.D.20,
GNRSPWS.0.RPB.0027.D.23,
Server-RC-0x02.0x00.0x01.01C4

Hsd-es-id: N/A"
Original commit date: Fri May 31 04:11:16 2024 -0700
Original commit hash: a0771e2005fcfd30d311fc75c4ed5a69e9a0b211

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 856f308979112f8cd86fe997ab30b1274bfd9704 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:48 2024 -0700 
-------------------------------------------------------------------------------- 
CheckRankPopLocal use GetNumberOfRanksOnDimm instead of GetNumberOfPackageRanksOnDimm

[Issue Description] or [Feature Description]
It's found dfxRankMask can't set ddrintf_ctl0_ch[].ch_dis to 1 on MCR QR dimm.
More debug shows the Setup->mem.mapOut[rank] size is MAX_RANK_DIMM, while
Host->PerSocketNvram.McNvdata->MapOut[rank] size is MAX_PACKAGE_RANK_DIMM.
To MCR QR the max rank loop number is MAX_PACKAGE_RANK_DIMM. But MapOut[2]
and MapOut[3] is not set actually.

SetupData->SocketConfig.MemoryConfig.dfxRankMask should be such definition for dimm type.
RDIMM SR: rank 0
RDIMM DR: rank 0&1
MCR DR: rank 0
MCR QR: rank 0&1

We need GetNumberOfRanksOnDimm instead of GetNumberOfPackageRanksOnDimm to check rank
enabled number in function CheckRankPopLocal().

[Resolution]
CheckRankPopLocal use GetNumberOfRanksOnDimm instead of GetNumberOfPackageRanksOnDimm

Package/Module: ServerSiliconPkg/Mem/Library/MemMcIpLib

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp
bios.birchstream_graniterapids-ap
bios.kaseyville_graniterapids-d

Hsd-es-id: 15016070608

Original commit date: Fri May 24 09:32:04 2024 +0800
Change-Id: Ibfba92e5b444f8c6b1ab3640f80f8d0fbcb5c1a0
Original commit hash: c2e09ea42148dbd1e1f77a46154a38d55a2c0e78

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: 5c1b70800800629968a80dfb535670480d9e5ca0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:45 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should record PPR info into the DIMM SPD

[Feature Description]
BIOS should record PPR info into the DIMM SPD

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016107295

Original commit date: Tue May 21 18:46:47 2024 +0800
Change-Id: I03a33b352c10a6ca8ad72da14fa08f48fff85437
Original commit hash: e18b480197531ad435d83015d3b2c7cd2c41d31a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/SpdDecodeLib.h
CpRcPkg/Include/Memory/Ddr5SpdRegisters.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemPpr.c
CpRcPkg/Library/BaseEnhancedWarningLogLib/BaseEnhancedWarningLogLib.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/SpdDecodeLib/Ddr5/SpdDecodeLibDdr.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c

================================================================================ 
Commit: 5d60b981a422d02679644f71bbad4596ad27168e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:42 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[Gen3]DWL write leveling fix"

This reverts commit 72c7c2dc02309e50fc79b0d49324f60206f0b6ed.

[Impacted Platform]
Gen3

Hsd-es-id: 14022496480
Original commit date: Thu May 30 18:19:16 2024 -0600
Change-Id: I6e0ee87bf8059a27f22c3395806306904a08d244
Original commit hash: 3fc310e617284113518ad1ede12a6c5cfa63de05

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c

================================================================================ 
Commit: edfbb9a93d56d84721141260619ac651b7e36e3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][COV] Coverity issues in GnrwsRpPkg

[Issue Description]
Coverity issues in GnrwsRpPkg

[Resolution]
Fix Unchecked return value issues

Package/Module:
GnrwsRpPkg/Uba

[Impacted Platform]
GnrwsRp

Hsd-es-id: 15016143216

Original commit date: Tue May 28 16:57:15 2024 +0800
Change-Id: I4f38179db8da7c33706184cb61ce709b2335641e
Original commit hash: 4ebeb2f671bec9049ddf4773781685fc8bf2337c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.c

================================================================================ 
Commit: 032b9d5f8c9d4334b7111208ec137682c477db21 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:35 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should read PMIC R04 in addition to R05 as part of PMIC Phase 1 Isolation

[Feature Description]
BIOS should read PMIC R04 in addition to R05 as part of PMIC Phase 1 Isolation
1.Buck Regulator Output Over or Under Voltage5
2.Critical Temperature
3.VIN_Bulk Input Over Voltage - controlled by PcdPmicIsolationExtendedScope

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016074854

Original commit date: Tue May 14 16:10:52 2024 +0800
Change-Id: I2cfe80882f6695c06476edae3de65d1a8c003ff8
Original commit hash: f0e49d279c4abe5b61c9ce2cbb73b7f2208db4ea

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
CpRcPkg/Library/PmicAccessLib/PmicAccessLibDxe.inf
CpRcPkg/Library/PmicAccessLib/PmicAccessLibPei.inf
CpRcPkg/Library/PmicAccessLib/PmicAccessLibSmm.inf

================================================================================ 
Commit: 04feb2d510d37662d3d410ce8488ca54aeb6516b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][FSP] remove fspsmm on GNRD and GNRWS

[Issue Description] or [Feature Description]
GNRD and GNRWS did not need to support FSPSMM

[Resolution]
Remove FSPSMM dsc and fdf under GNRD and GNRWS

Package/Module:

[Impacted Platform]
GNRD
GNRWS

Hsd-es-id: 15016163064

Original commit date: Thu May 30 19:20:57 2024 +0800
Change-Id: I17b51d9c65f60231cfa6360ac8b6145a0180734f
Original commit hash: 83d692a23fbbe0351ec84ee30f72209d3bfa65e1

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/GnrwsFspPkg.fdf
BirchStreamFspPkg/KaseyvilleFspPkg.fdf

================================================================================ 
Commit: fd199f0a828794f81b219588756d9890413a902e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:26 2024 -0700 
-------------------------------------------------------------------------------- 
Mapping high capacity CXL devices

[Feature Description]
Customers/End-users cannot map high capacity CXL devices. This change allows the users
to map CXL devices with size of more than 1TB in each host bridge.

Package/Module:
ServerSiliconPkg\Mem\Library\MemDecodeLib

[Impacted Platform]
BHS

Hsd-es-id: 22020115678

Original commit date: Fri May 24 14:01:13 2024 -0700
Change-Id: Ic28c9910009f532c9b3276ba29ac7af8907b968f
Original commit hash: 35200e3a6d9c3c70058c61a56b007fe339e443d1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: 8abdef89fc2706b6faff9d6bba6563bcbe52ac49 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.06,
LOGANVL.0.RPB.0028.D.90,
KSYVLLE.1.RPB.0023.D.19,
GNRSPWS.0.RPB.0027.D.22,
Server-RC-0x02.0x00.0x01.01C3

Hsd-es-id: N/A"
Original commit date: Thu May 30 11:10:41 2024 -0700
Original commit hash: 4c1e5869a9e98e5eefdc62f9f8d3e57a838018c9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f4d429e6d3cbddcd680b2d669dc766d0ce077152 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:19 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016164301

Original commit date: Thu May 30 22:05:43 2024 +0800
Change-Id: I7a48a3f20e481e961307f038eed822179707a9ef
Original commit hash: c03339f662121ec7224fb8f63b82e46a6cac80ac

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 623deeedd031631f19738ecfb4d7eb205a336178 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] ACPI Time and Alarm device

[Feature Description]
Adding support for ACPI Time and Date Alarm Per a MiscVendor request to support independent RTC wake enabling on AC and DC, please add BIOS support for ACPI Time and Date Alarm from ACPI specification 6.0 section 9.18.

Package/Module:GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024321354

Original commit date: Tue May 28 16:34:54 2024 +0530
Change-Id: Ief00966f5bf34c89bad7c777943cd05069ce06b5
Original commit hash: 6e4dcb500d12102a21d9e1b5ed94844e45f70ef4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Tool/BoardInfo/GNRWS/EPRPPlatform.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/GpeWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/TimeAndAlarmDevice.asl
ServerPlatformPkg/Features/Acpi/AcpiTables/AcpiTablesGnrWs.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.c
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.h
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.inf
ServerPlatformPkg/Include/Acpi/Fadt.h
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: a094ef43701cc68938b40b8ca9d3da9d9d465622 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:14 2024 -0700 
-------------------------------------------------------------------------------- 
IERR Global reset flow does not happen in a warm reset issued in response to an IERR or viral condition

[Issue Description]
When kernel crash happens and DWR bits are not set in that case global reset is not
happening due to the current checks in code

[Resolution]
When a crash happens irrespective of DWR bit if IERR is happening
we are allowing the global reset now.This is only done for GRR specific.

Package/Module:ServerSiliconPkg

[Impacted Platform]
GRR.

Hsd-es-id: 16024311760

Original commit date: Mon May 27 18:13:20 2024 +0530
Change-Id: I8cdd787a704d51db712103a01579e2c28d8f35ea
Original commit hash: ff7aa5eb1aaa3412da141659b91cd436490a4a93

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/DwrAccessLib/DwrAccessLibPei.c
ServerSiliconPkg/Library/DwrAccessLib/DwrAccessLibPei.inf

================================================================================ 
Commit: 980568c0e4fdeac34edd5228a471cefe726b44ea 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.05,
LOGANVL.0.RPB.0028.D.89,
KSYVLLE.1.RPB.0023.D.18,
GNRSPWS.0.RPB.0027.D.21,
Server-RC-0x02.0x00.0x01.01C2

Hsd-es-id: N/A"
Original commit date: Thu May 30 04:11:19 2024 -0700
Original commit hash: 07734e214d935e791197e4c044de68f73eb84a3d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2e5e244251a813f3da263c25a22e4074819eddc0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:08 2024 -0700 
-------------------------------------------------------------------------------- 
Early VMD initialization for GNR-WS - Part2

[Feature Description]
Add MMIO BAR assignment for configured VMD in PEI phase

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
GNRWS

Hsd-es-id: 16024327920

Original commit date: Wed May 29 11:34:46 2024 +0530
Change-Id: I1734d0fbfd7c4c5b1692bc393b3ef3b6639d6887
Original commit hash: e0e0a955323e0116c372c5b757b78e6948c6b96e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioVmdInit/IioVmdInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioVmdConf/IioVmdConf.c

================================================================================ 
Commit: c81012bb77c835d4e6e9a43dc73e99341df3e234 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Use separate FV for FIT4 data

Hsd-es-id: 16024290313

Original commit date: Wed May 22 19:21:49 2024 +0530
Change-Id: Ia0f24fc6c7aca736d4ae4b4bf7d4202c0de68394
Original commit hash: 508da1abc01857feb4c467017f353707d288f9e3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Fdf/BinaryFd.fdf
GnrwsRpPkg/Include/Fdf/BinaryFv.fdf

================================================================================ 
Commit: 4e0ed7b6b8243de149f93f0842733b5d420af18e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:03 2024 -0700 
-------------------------------------------------------------------------------- 
Create FvLateSilicon specific to GNRWS

Hsd-es-id: 15016143657

Original commit date: Tue May 28 12:53:42 2024 +0530
Change-Id: I8fb97d676ba841d36b548a9ce4b2e7fc8eee9266
Original commit hash: aef0f979351e8a0100331ad81f36830cabe2c8e7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BuildConfigFvLateSiliconGnrws.ini
BirchStreamFspPkg/BuildFvLateSilicon.py
BirchStreamFspPkg/GnrwsFvLateSilicon.dsc
BirchStreamFspPkg/GnrwsFvLateSilicon.fdf
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconPcdInit.dsc

================================================================================ 
Commit: 8436d3b7691e8eb701493f96eabe8e970a415885 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:13:00 2024 -0700 
-------------------------------------------------------------------------------- 
[Clone from DMR] Eye width check is missing in DCA TCO Training

[Issue Description] or [Feature Description]
Adding checkdcatcoresults for eye width check in DcaTcoCoarseTraining

Package/Module:
CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
Gen3 platforms supports DCA TCO

Hsd-es-id: 14022471265

Original commit date: Wed May 29 14:11:32 2024 -0500
Change-Id: I696f5ba4afdeed022b1341a40467a1614a0a0575
Original commit hash: f32bb0690db526befc56e8d5bbe53231e2490565

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c

================================================================================ 
Commit: 1fbb26f8d1419aac3c1deac0a131d3546b4ec040 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:57 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3]DWL write leveling fix

[Issue Description]
DWL Internal and external fine training needs to 0 to 1 transition check.
Also needs to check for dithering for internal write leveling fine.

[Resolution]
Implement 0 to 1 transition fix for DWL Internal and external fine training.
Also, implement counting the next passing range for 8 counts for internal fine.
If no passing for 8 counts find, log EWL warning

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 14022467312

Original commit date: Fri Apr 26 14:17:55 2024 -0600
Change-Id: I2cb1192d424887b2f33eb08f977c1f7ad2fa8835
Original commit hash: 72c7c2dc02309e50fc79b0d49324f60206f0b6ed

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c

================================================================================ 
Commit: 2064db22a874ca9cced1656f00b679245c1c3abb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:54 2024 -0700 
-------------------------------------------------------------------------------- 
[Boot Performance][GNR][X3][2S] Slow cold reset boot performance downgrade about 40s in PEI Phase between 32D53 and 32D54.

[Issue Description]
40s downgrade performance on RDIMM systems between 32D53 and 32D54 BIOSes to the new DCA training steps flow,
specifically Rcd Dca vref Last due to the UPM enabling mode

[Resolution]
Prevent to enabled UPM mode for Rcd Dca vref last step on RDIMM systems

Package/Module: CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
ALL

Hsd-es-id: 14022459897

Original commit date: Mon May 27 09:26:27 2024 -0600
Change-Id: I4d5684e3d4b05a7cf96a2c0a06d2239ad37b866c
Original commit hash: dc8a249007fab8633e675f018adf227fe5effd1b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.inf
ServerPlatformPkg/Platform/Pei/SetupDefaultDummy/SetupDefaultValue.inf
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.inf
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: 0e1b6e4f38a991a2b81154f69d8b75573c2497bb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:50 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Resources for LPSS config blocks are not properly aligned

[Issue Description]
Max resources for LPSS config blocks are not properly aligned

[Resolution]
- Aligned MAX resources definition.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038663418

Original commit date: Wed May 29 16:37:30 2024 +0200
Change-Id: I877621bd888e938d553567473238f087641b3333
Original commit hash: 093406464deae0e4e4332f4e2fda4c27d6055c8b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Include/PchLimits.h

================================================================================ 
Commit: 05c44f6b6ad34e18ed296bbbdc5b7c6a2d9d7355 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.04,
LOGANVL.0.RPB.0028.D.88,
KSYVLLE.1.RPB.0023.D.17,
GNRSPWS.0.RPB.0027.D.20,
Server-RC-0x02.0x00.0x01.01C1

Hsd-es-id: N/A"
Original commit date: Wed May 29 11:10:43 2024 -0700
Original commit hash: 4817baf245cb6439190637a2afebd1ae8c8633e8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: de26d3e7ad4673371f8721454e25b0d69aa9f6cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.03,
LOGANVL.0.RPB.0028.D.87,
KSYVLLE.1.RPB.0023.D.16,
GNRSPWS.0.RPB.0027.D.19,
Server-RC-0x02.0x00.0x01.01C0

Hsd-es-id: N/A"
Original commit date: Wed May 29 04:10:38 2024 -0700
Original commit hash: 533d5edbaa982b223c01b172ccb269c4c4828c59

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 0cd815e47beb1ee7331ad48e9d67cc9ea289927b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Incorrect HID for DPTF

[Issue Description]
HID for DPTF is wrong as code ported from FHF.

[Resolution]
Need to correct HID value for DPTF as per GNRWS.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS
Hsd-es-id: 16024314458

Original commit date: Tue May 28 08:14:23 2024 +0530
Change-Id: I16a95312bbf5943cb1841c40216994fcb61402fb
Original commit hash: d4cbfd810fcc90bfff9828a1ae8f02ef670a3a9f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 66c28fb95f970d10613be50c8a99864ca8384c5c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:35 2024 -0700 
-------------------------------------------------------------------------------- 
Remove unused and duplicated GUID definition

Only keep GUID definition in OneSiliconPkg and remove
duplicated in other package definition

[Impacted Platform]
Default ALL

Hsd-es-id: 14022445361

Original commit date: Tue May 28 11:44:25 2024 +0800
Change-Id: Icc1207d87b25a51ad6276bfa55134adaffe11b0e
Original commit hash: c9a56ce15e48b3d8ea6c5e46b162c93c8b8d2a40

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Library/BaseMemoryCoreLib/BaseMemoryCoreLib10nm.inf
ServerSecurityPkg/Cct/SecurityIdeLateGnrSrf.inf
ServerSecurityPkg/Cct/SecurityIdeLateGnrSrfPeim.inf
ServerSecurityPkg/Cct/SecurityIdeLateGnrSrfPeimLib.inf
ServerSecurityPkg/Cct/SecurityIdeLateGrr.inf
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 5d04b8b37de26eee3d5155d8fe293ef87c800880 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:32 2024 -0700 
-------------------------------------------------------------------------------- 
Clean up unused Standalone MM drivers and libraries

[Feature Description]
Remove Standalone MM drivers and libraries in sever code base because we use traditional SMM mode

Package/Module: ServerRasPkg, ServerPlatformPkg

[Impacted Platform]
All

Hsd-es-id: 15016146802

Original commit date: Tue May 28 23:54:40 2024 +0800
Change-Id: I37d90b2591225a67bdddc9e68ffdf588cce06d7f
Original commit hash: 9b4fc5c0fdb6c3408994ccb9f8d7816a40204ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/InitRasGlobalData/InitRasGlobalData.c
ServerRasPkg/Driver/Smm/Gen3/InitRasGlobalData/InitRasGlobalData.inf

================================================================================ 
Commit: c45e2df60b67abbbc64fd50334de7104a2e7d28b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:28 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should set MAX_ADC_DONE_HW_FSM_POLLING_TIME_NS to 50us

[Issue Description]
DDRD adc_done polling time expired in bios log

[Resolution]
BIOS should set MAX_ADC_DONE_HW_FSM_POLLING_TIME_NS to 50us

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016142241

Original commit date: Fri May 24 09:13:48 2024 +0800
Change-Id: Idf768bfa84de86bf482a8cdb85a20eb95be9fd68
Original commit hash: e08da1f0ad2fd312516988122bb23b30244dabdb

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/Include/MemDdrioIpLibInternal.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 574bd28badc8b6ea1cd6bbea128b3c11b57f024f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:25 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS remove boot time setting of chicken bit version of ign_ptrl_uc and remove logic moved to B2P handler

[Feature Description]
BIOS remove boot time setting of chicken bit version of ign_ptrl_uc and remove clearing in mirror failover handler.
Smm Mirror failover handler remove the patrol tad changes as mentioned in description since P-code is doing as part of the OOB RAS support.
Bios handler changes are not needed. ( disabling patrol tad on failed ch, clearing the ign-ptrl-uc bits)

Package/Module:ServerSiliconPkg/MemMcIpLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22020058868

Original commit date: Fri May 10 13:07:31 2024 -0700
Change-Id: I9aaecae5d56f8fd162166a56f95867f6ae551879
Original commit hash: a81335991513dfbc0084f02544b5dad876c2a364

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemMcIpRasLib.h
ServerRasPkg/Driver/Smm/ErrorControl/ErrorControl.c
ServerRasPkg/Include/Library/ErrorControlLib.h
ServerRasPkg/Library/LibraryGen3/ErrorControlLibGnrSrf/ErrorControlLibGnrSrf.c
ServerRasPkg/Library/SmmMirrorFailoverLib/MirrorFailover.c
ServerRasPkg/Library/SmmPlatSSRLib/PlatSSRLib.c
ServerSiliconPkg/Include/Ras/MemMcIpRasLib.h
ServerSiliconPkg/Mem/Library/MemMcIpLib/Ras/MemRasCommon.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Ras/MemRasCommonGnr.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Ras/MemRasPatrolScrubGnr.c

================================================================================ 
Commit: 69041b7ef55ca6345f04bdb11c82c19a13e20e23 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR AP][X3] CXL QoS Tunning values to be updated for GNR AP

[Feature Description]
set the requested registers for CXL QoS tunning in when DistressQoS knob is enabled.
In presence of CXL traffic DDR BW drops significantly for multiple WL combinations. QoS tunning helps to recover DDR BW when both DDR & CXL traffics are present.
Here DDR BW is prioritized over CXL traffic. Ideally DDR BW should not drop below 95% of the value when run alone vs when both traffics are present. Tunning tries to achieve
this behavior and also make sure overall system BW is maximized when both traffic present.

[Impacted Platform]
BHS

Hsd-es-id: 22020058921

Original commit date: Fri May 10 12:37:45 2024 -0700
Change-Id: I2b5734ace6b83f6fe6de71b30a11d8b09a25cd32
Original commit hash: 397f91541b02afda63cd3683286dfacd8d764527

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Library/B2CxlIpLib.h
ServerSiliconPkg/Include/Library/Ms2IdiLib.h
ServerSiliconPkg/Library/B2CxlIpLib/B2CxlIpLib.c
ServerSiliconPkg/Library/Ms2IdiIpLib/Gen3/Ms2IdiCfgSoc.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: c6ae4e779d11b4faf31a2de719371038be72c394 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:19 2024 -0700 
-------------------------------------------------------------------------------- 
Remove InMemoryDirectory setup knob from 1S platforms.

[Feature Description]
Remove InMemoryDirectory from 1S platforms, including GNR-EWS,
similar to other directory knobs.
InMemoryDirectory is currently suppressed from setup menu GUI,
instead remove from build.

Package/Module: ServerPlatformPkg/MemorySetup

[Impacted Platform]
GNR 1S

Hsd-es-id: 14022423106

[Testing Completed] Simics

Original commit date: Wed May 22 11:59:43 2024 -0700
Change-Id: Ifd4144649971ce852ce313f915a612a8425f18ec
Original commit hash: 979105810b7503a6fcd974606fd5a0e1174b8839

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr

================================================================================ 
Commit: 1a70e0baa52529856bb1c5f7f3b085ca15680f2a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.02,
LOGANVL.0.RPB.0028.D.86,
KSYVLLE.1.RPB.0023.D.15,
GNRSPWS.0.RPB.0027.D.18

Hsd-es-id: N/A"
Original commit date: Tue May 28 11:10:37 2024 -0700
Original commit hash: 533990b942f5668b8f3e2fee9e5e3ebc0ca0f5d1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: db8dd3b7648f66ceec294e8614be8ddcf3637dae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.01,
LOGANVL.0.RPB.0028.D.85,
KSYVLLE.1.RPB.0023.D.14,
GNRSPWS.0.RPB.0027.D.17,
Server-RC-0x02.0x00.0x01.01BF

Hsd-es-id: N/A"
Original commit date: Tue May 28 04:11:38 2024 -0700
Original commit hash: ecaf46dfe2138be18446cd1396b0a6ea17fc0688

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2e95df6259d070e0210dce0bcee8023522aaa2ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:10 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][SGX]system will trigger extra SGX cold reset after enabling SGX Factory Reset on 12D80+ pre570

[Issue Description]
SGX facty reset request causes excessive reboot.

[Resolution]
- Clearning internal variable, which preserves hash of
SecurityPolicy removes need for additional reset.
- Improvement of debug logs. Mostly for error flows, when
variable cannot be removed.

Package/Module:
ServerSecurityPkg/Cct/
ServerSiliconPkg/Security/

[Impacted Platform]
ALL

Hsd-es-id: 18038577937

Original commit date: Thu May 23 10:56:32 2024 +0200
Change-Id: I8cdf199eae0c5ff8aef6c0b0f68b0de6c20d3649
Original commit hash: c511f91d6f858a54b6be3f8adc89ad4a3bce6216

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/SgxLate/4v0/SgxLate.c
ServerSecurityPkg/Cct/Feature/SgxLate/4v1/SgxLate.c
ServerSiliconPkg/Security/Cct/Include/Library/SecurityCctVarStorageLib/4v0/Print.h
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Common/Print.c
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Dxe/UefiGetSet.c
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Pei/UefiGetSet.c

================================================================================ 
Commit: edc246e75a1663b416d0ebd6b5b563f4f8c597bc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:12:04 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3]OBB Hash matching failed for MiniDpe

[Issue Description]
During S3 resume, we are observing Obb hash matching failed, S3M DPE
Verify Cumulative Hash status = Device Error

[Resolution]
Removing FvPostMemory, FvFspS Skip during S3 Resume
Removing S3mDpe file from fdf to overcome the error in S3 resume.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 14022459174

Original commit date: Sat May 25 19:39:40 2024 +0530
Change-Id: I568f13e11749586a89462916cb70e9913aa45831
Original commit hash: 2735bb2688a2b060fd665ff57caa26e2543306d7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
BirchStreamOpenBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 1b38c557cd8df33ff01c9d6fac00109239f1ac3a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:11:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Enable Port PCH PCIe root port knob issue

[Issue Description]
Enable Port PCH PCIe root port knob doesn't disable port.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038634996

Original commit date: Mon May 27 19:05:33 2024 +0200
Change-Id: I899889bda38e467d4dd667473838f08870888733
Original commit hash: bf82f917c5ddbf178682bd40ba516aae7bfa17dd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c

================================================================================ 
Commit: 90747323b62599aca86fd47f743a1dec8a8e38d0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:11:52 2024 -0700 
-------------------------------------------------------------------------------- 
Failures reported in FWTS tool report - PRT failures

[Issue Description] or [Feature Description]
Failures reported in FWTS tool report - PRT failures
methon: \_SB_.UB00._PRT element 0 is expected to end with 0xFFFF, got 0x2000

[Resolution]
following APCI spec,
The PCI function number in the Address field of the _PRT packages must be 0xFFFF

Package/Module:
BoardInfo

[Impacted Platform]
GNR

Hsd-es-id: 15016140982

Original commit date: Fri May 24 11:23:18 2024 +0800
Change-Id: Icd493eb916518c5cc0346638e7aad304200699a7
Original commit hash: d0b70d6414cde7c64dad00ada8b2d0debb71b185

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Tool/BoardInfo/GNRSRF/Iio/IioPrt.asi

================================================================================ 
Commit: 4328d78e9af3e1cdb3081ac10c89fbd16c7a2776 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Tue Jul 2 11:11:50 2024 -0700 
-------------------------------------------------------------------------------- 
[FSP][GNR] Code clean for wheasci

[Feature Description]
No need mAcpiParameter->WheaSci = 1 to notify os for CE error, only
SignalWheaSci () function is ok, so clean up WheaSciPtr

Package/Module: BirchStreamFspPkg/

[Impacted Platform]
GNR API mode

Hsd-es-id: 15016111584

Original commit date: Tue May 21 18:37:46 2024 +0800
Change-Id: I66a6da6765374a9dd33a17c85897f032b1cdc4ed
Original commit hash: e3aef1c3eade09aa3e11a189b11da1fed673aa71

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFspPkg.dec
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
