

================================================================
== Vivado HLS Report for 'k2c_dot_1'
================================================================
* Date:           Sat Apr 20 22:09:09 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_idx2sub_fu_673  |k2c_idx2sub  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_sub2idx_fu_685  |k2c_sub2idx  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1      |    ?|    ?|         1|          -|          -|       ?|    no    |
        |- Loop 2      |    2|    2|         1|          -|          -|       2|    no    |
        |- Loop 3      |    ?|    ?|         2|          1|          1|       ?|    yes   |
        |- Loop 4      |    ?|    ?|         2|          1|          1|       ?|    yes   |
        |- Loop 5      |    1|    1|         2|          1|          1|       1|    yes   |
        |- Loop 6      |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |- Loop 7      |    3|    3|         3|          1|          1|       2|    yes   |
        |- Loop 8      |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 8.1   |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |- Loop 9      |    ?|    ?|         ?|          -|          -|  262200|    no    |
        | + Loop 9.1   |    ?|    ?|         ?|          -|          -|       2|    no    |
        |- Loop 10     |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 10.1  |    ?|    ?|         8|          4|          1|       ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      1|        -|       -|
|Expression           |        -|     12|        0|    1594|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     15|    19783|   15189|
|Memory               |        0|      -|      776|      32|
|Multiplexer          |        -|      -|        -|    1330|
|Register             |        -|      -|     1984|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     28|    22543|   18145|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2184|    520|   617600|  308800|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      5|        3|       5|
+---------------------+---------+-------+---------+--------+
|Available            |     6552|   1560|  1852800|  926400|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      1|        1|       1|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------+----------------------+---------+-------+-------+-------+
    |face_classifier_cdEe_U12  |face_classifier_cdEe  |        0|      2|    227|    214|
    |face_classifier_ceOg_U13  |face_classifier_ceOg  |        0|      3|    128|    135|
    |face_classifier_cfYi_U14  |face_classifier_cfYi  |        0|      0|    779|    469|
    |face_classifier_cg8j_U15  |face_classifier_cg8j  |        0|      0|    779|    469|
    |grp_k2c_idx2sub_fu_673    |k2c_idx2sub           |        0|      0|  17532|  13588|
    |grp_k2c_sub2idx_fu_685    |k2c_sub2idx           |        0|     10|    338|    314|
    +--------------------------+----------------------+---------+-------+-------+-------+
    |Total                     |                      |        0|     15|  19783|  15189|
    +--------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_chbi_U16  |face_classifier_chbi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |permA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |freeA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpA_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpB_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Asub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Bsub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |permB_U    |k2c_dot_1_permB  |        0|    4|   1|     5|    2|     1|           10|
    |freeB_U    |k2c_dot_1_permB  |        0|    4|   1|     5|    2|     1|           10|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                 |        0|  776|  32|    40|  388|     8|         1940|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_972_p2                    |     *    |     10|  0|   45|          64|          64|
    |tmp_22_mid2_fu_1066_p2             |     *    |      1|  0|   10|          20|          20|
    |tmp_24_fu_1108_p2                  |     *    |      1|  0|   10|          20|          20|
    |count_4_fu_729_p2                  |     +    |      0|  0|   71|          64|           1|
    |count_5_fu_767_p2                  |     +    |      0|  0|   71|          64|           1|
    |i_20_cast_fu_809_p2                |     +    |      0|  0|   11|           2|           3|
    |i_20_fu_804_p2                     |     +    |      0|  0|   71|           2|          64|
    |i_21_fu_714_p2                     |     +    |      0|  0|   71|          64|           1|
    |i_22_fu_825_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_23_fu_751_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_24_fu_846_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_25_fu_863_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_26_fu_890_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_27_fu_902_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_28_fu_923_p2                     |     +    |      0|  0|   71|          64|           1|
    |i_29_fu_954_p2                     |     +    |      0|  0|   26|          19|           1|
    |i_30_fu_1044_p2                    |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_1025_p2     |     +    |      0|  0|  135|         128|           1|
    |j_5_fu_840_p2                      |     +    |      0|  0|   71|          64|           1|
    |j_7_fu_942_p2                      |     +    |      0|  0|   11|           3|           1|
    |j_8_fu_984_p2                      |     +    |      0|  0|    9|           2|           1|
    |j_9_fu_1128_p2                     |     +    |      0|  0|   71|          64|           1|
    |k_2_fu_1088_p2                     |     +    |      0|  0|   71|          64|           1|
    |sum2_fu_1118_p2                    |     +    |      0|  0|   20|          20|          20|
    |sum9_fu_1010_p2                    |     +    |      0|  0|   27|          20|          20|
    |sum_fu_1098_p2                     |     +    |      0|  0|   27|          20|          20|
    |tmp1_fu_1113_p2                    |     +    |      0|  0|   20|          20|          20|
    |ap_block_state103_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |exitcond10_fu_937_p2               |   icmp   |      0|  0|   29|          64|          64|
    |exitcond1_fu_852_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond2_fu_885_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond3_fu_896_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond4_fu_948_p2                |   icmp   |      0|  0|   20|          19|          19|
    |exitcond5_fu_918_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond6_fu_709_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond7_fu_745_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond8_fu_820_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond9_fu_978_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond_flatten_fu_1020_p2        |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_1083_p2                |   icmp   |      0|  0|   29|          64|          64|
    |ifzero_fu_995_p2                   |   icmp   |      0|  0|    9|           2|           3|
    |tmp_12_fu_720_p2                   |   icmp   |      0|  0|   29|          64|          64|
    |tmp_19_fu_1031_p2                  |   icmp   |      0|  0|   29|          64|          64|
    |tmp_fu_757_p2                      |   icmp   |      0|  0|    8|           2|           1|
    |tmp_s_fu_835_p2                    |   icmp   |      0|  0|   29|          64|          64|
    |j9_mid2_fu_1036_p3                 |  select  |      0|  0|   64|           1|          64|
    |tmp_21_mid2_v_v_fu_1050_p3         |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|    2|           2|           1|
    |j_6_fu_869_p2                      |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |     12|  0| 1594|        1564|        1223|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |Ar_shape_address0                |   21|          4|    3|         12|
    |Ar_shape_ce0                     |   15|          3|    1|          3|
    |Asub_address0                    |   27|          5|    3|         15|
    |Asub_ce0                         |   21|          4|    1|          4|
    |Asub_d0                          |   15|          3|   64|        192|
    |Asub_we0                         |   15|          3|    1|          3|
    |B_shape_address0                 |   21|          4|    3|         12|
    |B_shape_ce0                      |   15|          3|    1|          3|
    |Bsub_address0                    |   27|          5|    3|         15|
    |Bsub_ce0                         |   21|          4|    1|          4|
    |Bsub_d0                          |   15|          3|   64|        192|
    |Bsub_we0                         |   15|          3|    1|          3|
    |C_array_address0                 |   15|          3|   12|         36|
    |C_array_d0                       |   15|          3|   32|         96|
    |ap_NS_fsm                        |  445|        101|    1|        101|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_i_7_phi_fu_530_p4     |    9|          2|    2|          4|
    |ap_phi_mux_k_phi_fu_666_p4       |    9|          2|   64|        128|
    |axesA_address0                   |   15|          3|    1|          3|
    |count_2_fu_130                   |    9|          2|   64|        128|
    |count_fu_94                      |    9|          2|   64|        128|
    |freeA_address0                   |   15|          3|    3|          9|
    |freeB_address0                   |   15|          3|    3|          9|
    |fwork_address0                   |   21|          4|   19|         76|
    |fwork_d0                         |   15|          3|   32|         96|
    |grp_k2c_idx2sub_fu_673_idx       |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_673_ndim      |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_673_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_685_ndim      |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_685_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_685_sub_q0    |   15|          3|   64|        192|
    |i_10_reg_571                     |    9|          2|   64|        128|
    |i_11_reg_595                     |    9|          2|   19|         38|
    |i_1_reg_482                      |    9|          2|    2|          4|
    |i_4_reg_494                      |    9|          2|    3|          6|
    |i_5_reg_505                      |    9|          2|    3|          6|
    |i_7_reg_526                      |    9|          2|    2|          4|
    |i_8_reg_549                      |    9|          2|    3|          6|
    |i_9_reg_560                      |    9|          2|    2|          4|
    |i_reg_470                        |    9|          2|   64|        128|
    |i_s_reg_628                      |    9|          2|   64|        128|
    |indvar_flatten_reg_617           |    9|          2|  128|        256|
    |j3_reg_584                       |    9|          2|    3|          6|
    |j4_reg_606                       |    9|          2|    2|          4|
    |j9_reg_639                       |    9|          2|   64|        128|
    |j_1_reg_538                      |    9|          2|    1|          2|
    |j_reg_514                        |    9|          2|   64|        128|
    |k_reg_662                        |    9|          2|   64|        128|
    |newshpA_address0                 |   15|          3|    3|          9|
    |newshpA_ce0                      |   15|          3|    1|          3|
    |newshpB_address0                 |   15|          3|    3|          9|
    |newshpB_ce0                      |   15|          3|    1|          3|
    |permA_address0                   |   27|          5|    3|         15|
    |permA_d0                         |   15|          3|   64|        192|
    |permB_address0                   |   27|          5|    3|         15|
    |permB_d0                         |   15|          3|    2|          6|
    |tmp_22_reg_650                   |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1330|        281| 1501|       3868|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Ar_shape_load_reg_1212               |   64|   0|   64|          0|
    |B_array_addr_reg_1430                |   19|   0|   19|          0|
    |C_array_addr_reg_1496                |   12|   0|   12|          0|
    |ap_CS_fsm                            |  100|   0|  100|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1              |    1|   0|    1|          0|
    |axesA_load_reg_1172                  |   64|   0|   64|          0|
    |bound_reg_1435                       |  128|   0|  128|          0|
    |count_2_fu_130                       |   64|   0|   64|          0|
    |count_fu_94                          |   64|   0|   64|          0|
    |exitcond10_reg_1393                  |    1|   0|    1|          0|
    |exitcond10_reg_1393_pp5_iter1_reg    |    1|   0|    1|          0|
    |exitcond1_reg_1307                   |    1|   0|    1|          0|
    |exitcond2_reg_1331                   |    1|   0|    1|          0|
    |exitcond2_reg_1331_pp3_iter1_reg     |    1|   0|    1|          0|
    |exitcond3_reg_1350                   |    1|   0|    1|          0|
    |exitcond3_reg_1350_pp4_iter1_reg     |    1|   0|    1|          0|
    |exitcond8_reg_1269                   |    1|   0|    1|          0|
    |exitcond_reg_1501                    |    1|   0|    1|          0|
    |exitcond_reg_1501_pp6_iter1_reg      |    1|   0|    1|          0|
    |free_axesA_reg_1233                  |   64|   0|   64|          0|
    |free_axesB_reg_1238                  |   64|   0|   64|          0|
    |fwork_load_2_reg_1525                |   32|   0|   32|          0|
    |fwork_load_reg_1520                  |   32|   0|   32|          0|
    |grp_k2c_idx2sub_fu_673_ap_start_reg  |    1|   0|    1|          0|
    |grp_k2c_sub2idx_fu_685_ap_start_reg  |    1|   0|    1|          0|
    |i_10_reg_571                         |   64|   0|   64|          0|
    |i_11_cast5_reg_1425                  |   19|   0|   64|         45|
    |i_11_reg_595                         |   19|   0|   19|          0|
    |i_1_reg_482                          |    2|   0|    2|          0|
    |i_20_cast_reg_1259                   |    3|   0|    3|          0|
    |i_20_reg_1254                        |   64|   0|   64|          0|
    |i_25_reg_1316                        |    2|   0|    2|          0|
    |i_28_reg_1377                        |   64|   0|   64|          0|
    |i_29_reg_1420                        |   19|   0|   19|          0|
    |i_4_cast_reg_1264                    |    3|   0|   64|         61|
    |i_4_reg_494                          |    3|   0|    3|          0|
    |i_5_cast_reg_1283                    |    3|   0|   64|         61|
    |i_5_reg_505                          |    3|   0|    3|          0|
    |i_7_reg_526                          |    2|   0|    2|          0|
    |i_8_cast_reg_1326                    |    3|   0|   64|         61|
    |i_8_cast_reg_1326_pp3_iter1_reg      |    3|   0|   64|         61|
    |i_8_reg_549                          |    3|   0|    3|          0|
    |i_9_cast6_reg_1359                   |    2|   0|   64|         62|
    |i_9_cast6_reg_1359_pp4_iter1_reg     |    2|   0|   64|         62|
    |i_9_reg_560                          |    2|   0|    2|          0|
    |i_reg_470                            |   64|   0|   64|          0|
    |i_s_reg_628                          |   64|   0|   64|          0|
    |ifzero_reg_1458                      |    1|   0|    1|          0|
    |indvar_flatten_next_reg_1471         |  128|   0|  128|          0|
    |indvar_flatten_reg_617               |  128|   0|  128|          0|
    |j3_cast_reg_1388                     |    3|   0|   64|         61|
    |j3_cast_reg_1388_pp5_iter1_reg       |    3|   0|   64|         61|
    |j3_reg_584                           |    3|   0|    3|          0|
    |j4_cast4_reg_1448                    |    2|   0|   64|         62|
    |j4_reg_606                           |    2|   0|    2|          0|
    |j9_mid2_reg_1476                     |   64|   0|   64|          0|
    |j9_reg_639                           |   64|   0|   64|          0|
    |j_1_reg_538                          |    1|   0|    1|          0|
    |j_8_reg_1443                         |    2|   0|    2|          0|
    |j_reg_514                            |   64|   0|   64|          0|
    |k_2_reg_1505                         |   64|   0|   64|          0|
    |k_reg_662                            |   64|   0|   64|          0|
    |tmp_21_mid2_v_v_reg_1481             |   64|   0|   64|          0|
    |tmp_22_mid2_reg_1486                 |   20|   0|   20|          0|
    |tmp_22_reg_650                       |   32|   0|   32|          0|
    |tmp_25_reg_1530                      |   32|   0|   32|          0|
    |tmp_28_reg_1218                      |   20|   0|   20|          0|
    |tmp_29_reg_1244                      |   20|   0|   20|          0|
    |tmp_30_reg_1249                      |   13|   0|   13|          0|
    |tmp_32_reg_1382                      |   20|   0|   20|          0|
    |tmp_35_reg_1491                      |   20|   0|   20|          0|
    |tmp_s_reg_1288                       |    1|   0|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1984|   0| 2581|        597|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|C_array_address0   | out |   12|  ap_memory |    C_array    |     array    |
|C_array_ce0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_we0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_d0         | out |   32|  ap_memory |    C_array    |     array    |
|Ar_array_address0  | out |   12|  ap_memory |    Ar_array   |     array    |
|Ar_array_ce0       | out |    1|  ap_memory |    Ar_array   |     array    |
|Ar_array_q0        |  in |   32|  ap_memory |    Ar_array   |     array    |
|Ar_ndim_read       |  in |   64|   ap_none  |  Ar_ndim_read |    scalar    |
|Ar_numel_read      |  in |   64|   ap_none  | Ar_numel_read |    scalar    |
|Ar_shape_address0  | out |    3|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_ce0       | out |    1|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_q0        |  in |   64|  ap_memory |    Ar_shape   |     array    |
|B_array_address0   | out |   19|  ap_memory |    B_array    |     array    |
|B_array_ce0        | out |    1|  ap_memory |    B_array    |     array    |
|B_array_q0         |  in |   32|  ap_memory |    B_array    |     array    |
|B_shape_address0   | out |    3|  ap_memory |    B_shape    |     array    |
|B_shape_ce0        | out |    1|  ap_memory |    B_shape    |     array    |
|B_shape_q0         |  in |   64|  ap_memory |    B_shape    |     array    |
|axesA_address0     | out |    1|  ap_memory |     axesA     |     array    |
|axesA_ce0          | out |    1|  ap_memory |     axesA     |     array    |
|axesA_q0           |  in |   64|  ap_memory |     axesA     |     array    |
|fwork_address0     | out |   19|  ap_memory |     fwork     |     array    |
|fwork_ce0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_we0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_d0           | out |   32|  ap_memory |     fwork     |     array    |
|fwork_q0           |  in |   32|  ap_memory |     fwork     |     array    |
|fwork_address1     | out |   19|  ap_memory |     fwork     |     array    |
|fwork_ce1          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_q1           |  in |   32|  ap_memory |     fwork     |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

