$date
	Thu Mar 23 14:31:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ right $end
$var reg 1 % rst $end
$scope module s0 $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ right $end
$var wire 1 % rst $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100110 &
x%
0$
0#
0"
b11100110 !
$end
#5
b11001100 !
b11001100 &
1"
#10
0"
#15
b10011000 !
b10011000 &
1"
#20
1#
0"
#25
b110001 !
b110001 &
1"
#30
0"
#35
b1100011 !
b1100011 &
1"
#40
0#
0"
#45
b11000110 !
b11000110 &
1"
#50
0"
#55
b10001100 !
b10001100 &
1"
#60
1#
0"
#65
b11001 !
b11001 &
1"
#70
0"
#75
b110011 !
b110011 &
1"
#80
0"
#85
b1100111 !
b1100111 &
1"
#90
0"
#95
b11001111 !
b11001111 &
1"
#100
0#
1$
0"
#105
b1100111 !
b1100111 &
1"
#110
0"
#115
b110011 !
b110011 &
1"
#120
0"
#125
b11001 !
b11001 &
1"
#130
0"
#135
b1100 !
b1100 &
1"
#140
1#
0"
#145
b10000110 !
b10000110 &
1"
#150
0"
#155
b11000011 !
b11000011 &
1"
#160
0"
#165
b11100001 !
b11100001 &
1"
#170
0"
#175
b11110000 !
b11110000 &
1"
#180
0"
