Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 15:53:09 2024
| Host         : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command      : report_methodology -file gig_ethernet_pcs_pma_0_example_design_methodology_drc_routed.rpt -pb gig_ethernet_pcs_pma_0_example_design_methodology_drc_routed.pb -rpx gig_ethernet_pcs_pma_0_example_design_methodology_drc_routed.rpx
| Design       : gig_ethernet_pcs_pma_0_example_design
| Device       : xcku060-ffva1517-2-i
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 69
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 7          |
| TIMING-18 | Warning  | Missing input or output delay | 62         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE, core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[0] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[10] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[11] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[12] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[13] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[14] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[15] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[1] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[2] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[3] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[4] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[5] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[6] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[7] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[8] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on an_adv_config_vector[9] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on an_restart_config relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on configuration_vector[0] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on configuration_vector[1] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on configuration_vector[2] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on configuration_vector[3] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on configuration_vector[4] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gmii_tx_en relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gmii_tx_er relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[0] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[1] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[2] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[3] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[4] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[5] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[6] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on gmii_txd[7] relative to clock(s) gmii_tx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) gmii_tx_clk, gtrefclk, independent_clock, io_refclk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on signal_detect relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on an_interrupt relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on gmii_rx_clk relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on gmii_rx_dv relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on gmii_rx_er relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[0] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[1] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[2] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[3] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[4] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[5] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[6] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on gmii_rxd[7] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on status_vector[0] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on status_vector[10] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on status_vector[11] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on status_vector[12] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on status_vector[13] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on status_vector[14] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on status_vector[15] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on status_vector[1] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on status_vector[2] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on status_vector[3] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on status_vector[4] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on status_vector[5] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on status_vector[6] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on status_vector[7] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on status_vector[8] relative to clock(s) gtrefclk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on status_vector[9] relative to clock(s) gtrefclk
Related violations: <none>


