; hydride.node.conv3x3a16_hvx_depth3.0
; (reg 4) <1 x i32>
; (reg 5) <1 x i32>
; (reg 2) <1 x i32>
; (reg 3) <64 x i32>
; (reg 1) <1 x i32>
; (reg 0) <64 x i32>


(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  1024  1024  0  512  8  0  512  8  2  64  2  8  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.1
; (reg 3) <1 x i32>
; (reg 1) <1 x i32>
; (reg 0) <64 x i32>
; (reg 2) <64 x i32>


(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 2)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 3)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 2)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 3)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  1024  1024  0  512  8  0  512  8  2  64  2  8  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.2
; (reg 2) <1 x i32>
; (reg 1) <1 x i32>
; (reg 0) <64 x i32>
; (reg 4) <1 x i32>
; (reg 3) <64 x i32>
; (reg 5) <1 x i32>


(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  1024  1024  0  512  8  0  512  8  2  64  2  8  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.3
; (reg 4) <1 x i32>
; (reg 3) <64 x i32>
; (reg 2) <1 x i32>
; (reg 1) <1 x i32>
; (reg 0) <64 x i32>
; (reg 5) <1 x i32>


(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 2)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 0)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 0)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 1)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  
(hexagon_V6_vpackeh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  1024  0  );<32 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vaddhsat_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 5)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  
(hexagon_V6_vcombine_128B_dsl 
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(reg 3)  1024  1024  0  1024  8  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  
(hexagon_V6_vmaxw_128B_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1024)) ; <32 x i32>
  
(hexagon_V6_vminuh_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(reg 3)  1024  1024  0  1024  8  1024  0  );<128 x i8>
  
(hexagon_V6_lvsplatw_128B_dsl 
(reg 4)  1024  1024  0  1024  32  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  32  1  0  );<32 x i32>
  1024  1024  0  1024  8  0  1024  8  1024  0  );<64 x i32>
  2048  2048  0  2048  32  -1  0  );<64 x i32>
  1024  1024  0  1024  8  0  );<32 x i32>
  1024  1024  0  512  16  0  512  16  2  32  2  16  0  );<64 x i16>
  1024  1024  0  512  8  0  512  8  2  64  2  8  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.4
; (reg 6) <128 x i8>
; (reg 8) <128 x i8>
; (reg 3) <1 x i8>
; (reg 14) <128 x i8>
; (reg 1) <1 x i8>
; (reg 5) <1 x i8>
; (reg 15) <1 x i8>
; (reg 11) <1 x i8>
; (reg 16) <128 x i8>
; (reg 7) <1 x i8>
; (reg 4) <128 x i8>
; (reg 13) <1 x i8>
; (reg 0) <128 x i8>
; (reg 10) <128 x i8>
; (reg 17) <1 x i8>
; (reg 2) <128 x i8>
; (reg 12) <128 x i8>
; (reg 9) <1 x i8>


(hexagon_V6_vasrhubsat_128B_dsl (lit (bv #x00000007 32)) ; <1 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #x00000004 32)) ; <2 x i16>
  1024  1024  0  512  8  8  0  1  32  16  1  0  1  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.5
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.6
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.7
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.8
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.9
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.10
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.11
; (reg 6) <128 x i8>
; (reg 16) <128 x i8>
; (reg 17) <1 x i8>
; (reg 14) <128 x i8>
; (reg 15) <1 x i8>
; (reg 11) <1 x i8>
; (reg 9) <1 x i8>
; (reg 13) <1 x i8>
; (reg 10) <128 x i8>
; (reg 5) <1 x i8>
; (reg 8) <128 x i8>
; (reg 3) <1 x i8>
; (reg 4) <128 x i8>
; (reg 0) <128 x i8>
; (reg 1) <1 x i8>
; (reg 2) <128 x i8>
; (reg 12) <128 x i8>
; (reg 7) <1 x i8>


(hexagon_V6_vasrhubsat_128B_dsl (lit (bv #x00000007 32)) ; <1 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #x00000004 32)) ; <2 x i16>
  1024  1024  0  512  8  8  0  1  32  16  1  0  1  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.12
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.13
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.14
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.15
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.16
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.17
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.18
; (reg 2) <128 x i8>
; (reg 10) <128 x i8>
; (reg 11) <1 x i8>
; (reg 4) <128 x i8>
; (reg 7) <1 x i8>
; (reg 13) <1 x i8>
; (reg 17) <1 x i8>
; (reg 1) <1 x i8>
; (reg 8) <128 x i8>
; (reg 9) <1 x i8>
; (reg 16) <128 x i8>
; (reg 3) <1 x i8>
; (reg 0) <128 x i8>
; (reg 14) <128 x i8>
; (reg 15) <1 x i8>
; (reg 12) <128 x i8>
; (reg 6) <128 x i8>
; (reg 5) <1 x i8>


(hexagon_V6_vasrhubsat_128B_dsl (lit (bv #x00000007 32)) ; <1 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #x00000004 32)) ; <2 x i16>
  1024  1024  0  512  8  8  0  1  32  16  1  0  1  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.19
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.20
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.21
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.22
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.23
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.24
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.25
; (reg 6) <128 x i8>
; (reg 10) <128 x i8>
; (reg 13) <1 x i8>
; (reg 16) <128 x i8>
; (reg 11) <1 x i8>
; (reg 1) <1 x i8>
; (reg 5) <1 x i8>
; (reg 7) <1 x i8>
; (reg 0) <128 x i8>
; (reg 9) <1 x i8>
; (reg 4) <128 x i8>
; (reg 17) <1 x i8>
; (reg 14) <128 x i8>
; (reg 8) <128 x i8>
; (reg 15) <1 x i8>
; (reg 2) <128 x i8>
; (reg 12) <128 x i8>
; (reg 3) <1 x i8>


(hexagon_V6_vasrhubsat_128B_dsl (lit (bv #x00000007 32)) ; <1 x i32>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vdealvdd_128B_dsl 
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_acc_128B_dsl 
(hexagon_V6_vmpyub_acc_128B_dsl 
(hexagon_V6_vshuffvdd_128B_dsl 
(hexagon_V6_vassign_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  
(hexagon_V6_lo_128B_dsl 
(hexagon_V6_vmpabus_128B_dsl 
(hexagon_V6_vcombine_128B_dsl 
(reg 14)  
(reg 16)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <4 x i8>
  32  32  0  512  8  0  512  8  16  1  -1  1  0  8  1024  1  0  0  16  1024  -1  1  0  24  1032  1  0  16  8  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 12)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 8)  
(reg 10)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 6)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  
(hexagon_V6_vcombine_128B_dsl 
(reg 2)  
(reg 4)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>
  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  -1  1  0  8  1024  1  0  0  16  -1  -1  1  0  24  1032  1  0  16  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  1024  8  0  );<128 x i16>
  
(reg 0)  (lit (bv #x06060606 32)) ; <2 x i16>
  32  32  0  512  8  0  512  8  16  1  -1  0  0  4  4  16  -1  0  0  4  1  4  8  1024  2  0  );<128 x i16>
  1024  1024  0  1024  8  0  );<64 x i16>
  (lit (bv #xfffffffe 32)) ; <1 x i32>
  2048  2048  0  512  0  512  0  512  0  512  8  2  2  2  2  0  );<128 x i16>
  1024  1024  0  1024  8  1024  0  );<64 x i16>
  (lit (bv #x00000004 32)) ; <2 x i16>
  1024  1024  0  512  8  8  0  1  32  16  1  0  1  0  );<128 x i8>

; hydride.node.conv3x3a16_hvx_depth3.26
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.27
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.28
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.29
; (reg 1) <128 x i8>
; (reg 0) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.30
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

; hydride.node.conv3x3a16_hvx_depth3.31
; (reg 0) <128 x i8>
; (reg 1) <128 x i8>


(hexagon_V6_vcombine_128B_dsl 
(reg 0)  
(reg 1)  1024  1024  0  1024  8  0  1024  8  1024  0  );<256 x i8>

