static void T_1 F_1 ( void )\r\n{\r\nint V_1 , V_2 , V_3 , V_4 , V_5 , V_6 = 0 ;\r\nunsigned long V_7 ;\r\nint V_8 [ ( 0x3f0 - 0x200 ) / 16 + 1 ] =\r\n{ 0 } ;\r\nunsigned long * V_9 ;\r\nvoid T_2 * * V_10 ;\r\nint V_11 , V_12 , * V_13 ;\r\nT_3 * V_14 ;\r\nint V_15 ;\r\nif ( ! V_16 && ! V_17 && ! V_18 && ! * V_19 && V_20 )\r\nreturn;\r\nV_9 = F_2 ( ( ( 0x100000 - 0xa0000 ) / 0x800 ) * sizeof( unsigned long ) ,\r\nV_21 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nV_10 = F_2 ( ( ( 0x100000 - 0xa0000 ) / 0x800 ) * sizeof( void T_2 * ) ,\r\nV_21 ) ;\r\nif ( ! V_10 ) {\r\nF_3 ( V_9 ) ;\r\nreturn;\r\n}\r\nF_4 (D_NORMAL) F_5 ( V_22 ) ;\r\nV_11 = V_12 = 0 ;\r\nif ( V_16 )\r\nV_8 [ V_11 ++ ] = V_16 ;\r\nelse\r\nfor ( V_1 = 0x200 ; V_1 <= 0x3f0 ; V_1 += 16 )\r\nV_8 [ V_11 ++ ] = V_1 ;\r\nif ( V_18 )\r\nV_9 [ V_12 ++ ] = V_18 ;\r\nelse\r\nfor ( V_1 = 0xA0000 ; V_1 <= 0xFF800 ; V_1 += 2048 )\r\nV_9 [ V_12 ++ ] = V_1 ;\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 - V_8 < V_11 ; V_13 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_1 ) ;\r\nF_6 ( V_23 , L_2 ) ;\r\n}\r\nF_6 ( V_23 , L_3 , * V_13 ) ;\r\nV_3 = * V_13 ;\r\nif ( ! F_7 ( * V_13 , V_24 , L_4 ) ) {\r\nF_6 ( V_25 , L_5 ) ;\r\nF_6 ( V_25 , L_2 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nif ( F_8 () == 0xFF ) {\r\nF_6 ( V_25 , L_6 ) ;\r\nF_6 ( V_25 , L_2 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nF_10 ( V_26 ) ;\r\nF_6 ( V_25 , L_1 ) ;\r\nF_6 ( V_25 , L_2 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\n}\r\nF_6 ( V_23 , L_1 ) ;\r\nif ( ! V_11 ) {\r\nF_6 ( V_27 , L_7 ) ;\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\nreturn;\r\n}\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_1 ) ;\r\nF_6 ( V_23 , L_8 ) ;\r\n}\r\nF_6 ( V_23 , L_3 , * V_13 ) ;\r\n}\r\nF_6 ( V_23 , L_1 ) ;\r\nF_11 ( V_28 ) ;\r\nV_4 = - 1 ;\r\nfor ( V_15 = 0 , V_14 = & V_9 [ 0 ] ; V_15 < V_12 ; V_14 ++ , V_15 ++ ) {\r\nvoid T_2 * V_29 ;\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_1 ) ;\r\nF_6 ( V_23 , L_9 ) ;\r\n}\r\nF_6 ( V_23 , L_10 , * V_14 ) ;\r\nif ( ! F_12 ( * V_14 , V_30 , L_4 ) ) {\r\nF_6 ( V_25 , L_11 ) ;\r\nF_6 ( V_25 , L_12 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\ngoto V_31;\r\n}\r\nV_29 = F_13 ( * V_14 , V_30 ) ;\r\nif ( ! V_29 ) {\r\nF_6 ( V_25 , L_13 ) ;\r\nF_6 ( V_25 , L_12 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\ngoto V_32;\r\n}\r\nif ( F_14 ( V_29 ) != V_33 ) {\r\nF_6 ( V_25 , L_14 ,\r\nF_14 ( V_29 ) , V_33 ) ;\r\nF_6 ( V_25 , L_9 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\ngoto V_34;\r\n}\r\nF_15 ( 0x42 , V_29 ) ;\r\nif ( F_14 ( V_29 ) != 0x42 ) {\r\nF_6 ( V_25 , L_15 ) ;\r\nF_6 ( V_25 , L_9 ) ;\r\ngoto V_34;\r\n}\r\nF_6 ( V_25 , L_1 ) ;\r\nF_6 ( V_25 , L_9 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\nV_10 [ V_15 ] = V_29 ;\r\ncontinue;\r\nV_34:\r\nF_16 ( V_29 ) ;\r\nV_32:\r\nF_17 ( * V_14 , V_30 ) ;\r\nV_31:\r\n* V_14 -- = V_9 [ -- V_12 ] ;\r\nV_15 -- ;\r\n}\r\nF_6 ( V_23 , L_1 ) ;\r\nif ( ! V_12 ) {\r\nF_6 ( V_27 , L_16 ) ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ )\r\nF_9 ( * V_13 , V_24 ) ;\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\nreturn;\r\n}\r\nV_4 = - 1 ;\r\nfor ( V_14 = & V_9 [ 0 ] ; V_14 < V_9 + V_12 ; V_14 ++ ) {\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_1 ) ;\r\nF_6 ( V_23 , L_17 ) ;\r\n}\r\nF_6 ( V_23 , L_10 , * V_14 ) ;\r\n}\r\nF_6 ( V_23 , L_1 ) ;\r\nV_4 = - 1 ;\r\nfor ( V_13 = & V_8 [ 0 ] ; V_13 < V_8 + V_11 ; V_13 ++ ) {\r\nint V_35 = 0 ;\r\nV_4 ++ ;\r\nV_4 %= 8 ;\r\nif ( ! V_4 ) {\r\nF_6 ( V_23 , L_1 ) ;\r\nF_6 ( V_23 , L_18 ) ;\r\n}\r\nF_6 ( V_23 , L_3 , * V_13 ) ;\r\nV_3 = * V_13 ;\r\nV_2 = F_8 () ;\r\nif ( ( V_2 & 0x9D )\r\n!= ( V_36 | V_37 | V_38 | V_39 ) ) {\r\nF_6 ( V_25 , L_19 , V_2 ) ;\r\nF_6 ( V_25 , L_18 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nF_18 ( V_40 | V_41 | V_42 ) ;\r\nV_2 = F_8 () ;\r\nif ( V_2 & V_39 ) {\r\nF_6 ( V_25 , L_20 ,\r\nV_2 ) ;\r\nF_6 ( V_25 , L_18 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\nif ( ! V_17 ) {\r\nV_7 = F_19 () ;\r\nF_20 ( V_36 ) ;\r\nF_21 ( 1 ) ;\r\nF_20 ( 0 ) ;\r\nV_5 = F_22 ( V_7 ) ;\r\nif ( V_5 <= 0 ) {\r\nF_6 ( V_25 , L_21 , V_5 ) ;\r\nF_6 ( V_25 , L_18 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\ncontinue;\r\n}\r\n} else {\r\nV_5 = V_17 ;\r\n}\r\nF_6 ( V_23 , L_22 , V_5 ) ;\r\nV_6 = 1 ;\r\n#ifdef F_23\r\nif ( V_11 > 1 || V_12 > 1 ) {\r\nF_10 ( V_26 ) ;\r\nF_11 ( V_28 ) ;\r\n} else {\r\nF_15 ( V_33 , V_10 [ 0 ] ) ;\r\n}\r\n#else\r\nF_10 ( V_26 ) ;\r\nF_11 ( V_28 ) ;\r\n#endif\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nT_3 V_43 = V_9 [ V_15 ] ;\r\nvoid T_2 * V_29 = V_10 [ V_15 ] ;\r\nif ( F_14 ( V_29 ) == V_33 ) {\r\nF_6 ( V_23 , L_23 , * V_14 ) ;\r\nV_6 = 0 ;\r\nif ( F_24 ( * V_13 , V_5 , V_43 , V_29 ) == 0 )\r\nV_35 = 1 ;\r\nV_4 = - 1 ;\r\nV_9 [ V_15 ] = V_9 [ -- V_12 ] ;\r\nV_10 [ V_15 ] = V_10 [ V_12 ] ;\r\nbreak;\r\n} else {\r\nF_6 ( V_25 , L_24 , F_14 ( V_29 ) ) ;\r\n}\r\n}\r\nif ( V_6 ) {\r\nF_4 (D_INIT) F_5 ( L_25 ) ;\r\nF_4 (D_INIT_REASONS) F_5 ( L_18 ) ;\r\nF_4 (D_INIT_REASONS) V_4 = 0 ;\r\n}\r\nif ( ! V_35 )\r\nF_9 ( * V_13 , V_24 ) ;\r\n* V_13 -- = V_8 [ -- V_11 ] ;\r\n}\r\nF_4 (D_INIT_REASONS) F_5 ( L_1 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nF_15 ( V_33 , V_10 [ V_15 ] ) ;\r\nF_16 ( V_10 [ V_15 ] ) ;\r\nF_17 ( V_9 [ V_15 ] , V_30 ) ;\r\n}\r\nF_3 ( V_9 ) ;\r\nF_3 ( V_10 ) ;\r\n}\r\nstatic int F_25 ( unsigned long V_44 , T_4 V_45 )\r\n{\r\nvoid T_2 * V_14 ;\r\nint V_46 = - 1 ;\r\nif ( ! F_12 ( V_44 , V_45 , L_4 ) )\r\nreturn - 1 ;\r\nV_14 = F_13 ( V_44 , V_45 ) ;\r\nif ( V_14 ) {\r\nif ( F_14 ( V_14 ) == V_33 )\r\nV_46 = 1 ;\r\nelse\r\nV_46 = 0 ;\r\nF_16 ( V_14 ) ;\r\n}\r\nF_17 ( V_44 , V_45 ) ;\r\nreturn V_46 ;\r\n}\r\nstatic int T_1 F_24 ( int V_3 , int V_5 , T_3 V_18 , void T_2 * V_14 )\r\n{\r\nstruct V_47 * V_48 = NULL ;\r\nstruct V_49 * V_50 ;\r\nT_3 V_51 , V_52 ;\r\nint V_53 ;\r\nV_48 = F_26 ( V_19 ) ;\r\nif ( ! V_48 ) {\r\nF_6 ( V_27 , L_26 ) ;\r\nF_16 ( V_14 ) ;\r\nF_17 ( V_18 , V_30 ) ;\r\nreturn - V_54 ;\r\n}\r\nV_50 = F_27 ( V_48 ) ;\r\nV_53 = V_30 ;\r\nif ( F_14 ( V_14 ) == V_33 &&\r\nF_25 ( V_18 - V_30 , V_30 ) == 0 &&\r\nF_25 ( V_18 - 2 * V_30 , V_30 ) == 1 )\r\nV_53 = 2 * V_30 ;\r\nV_51 = V_18 - V_53 ;\r\nwhile ( F_25 ( V_51 , V_53 ) == 1 )\r\nV_51 -= V_53 ;\r\nV_51 += V_53 ;\r\nV_52 = V_18 + V_53 ;\r\nwhile ( F_25 ( V_52 , V_53 ) == 1 )\r\nV_52 += V_53 ;\r\nV_52 -= V_53 ;\r\nV_48 -> V_55 = V_51 ;\r\nV_48 -> V_56 = V_52 + V_30 - 1 ;\r\nF_16 ( V_14 ) ;\r\nF_17 ( V_18 , V_30 ) ;\r\nif ( ! F_12 ( V_48 -> V_55 , V_48 -> V_56 - V_48 -> V_55 + 1 , L_4 ) )\r\ngoto V_57;\r\nif ( F_28 ( V_5 , V_58 , 0 , L_4 , V_48 ) ) {\r\nF_29 ( V_27 , L_27 , V_5 ) ;\r\ngoto V_59;\r\n}\r\nV_48 -> V_17 = V_5 ;\r\nV_50 -> V_60 = L_28 ;\r\nV_50 -> V_61 . V_62 = V_63 ;\r\nV_50 -> V_61 . V_2 = V_64 ;\r\nV_50 -> V_61 . V_65 = V_66 ;\r\nV_50 -> V_61 . V_67 = V_68 ;\r\nV_50 -> V_61 . V_69 = V_70 ;\r\nV_50 -> V_61 . V_71 = V_72 ;\r\nV_50 -> V_61 . V_73 = V_74 ;\r\nV_50 -> V_55 = F_13 ( V_48 -> V_55 , V_48 -> V_56 - V_48 -> V_55 + 1 ) ;\r\nif ( ! V_50 -> V_55 ) {\r\nF_29 ( V_27 , L_29 ) ;\r\ngoto V_75;\r\n}\r\nV_48 -> V_76 [ 0 ] = F_14 ( V_50 -> V_55 + 1 ) ;\r\nV_48 -> V_77 = V_3 ;\r\nF_29 ( V_27 , L_30\r\nL_31 ,\r\nV_48 -> V_76 [ 0 ] ,\r\nV_48 -> V_77 , V_48 -> V_17 , V_48 -> V_55 ,\r\n( V_48 -> V_56 - V_48 -> V_55 + 1 ) / V_53 , V_53 ) ;\r\nif ( F_30 ( V_48 ) )\r\ngoto V_78;\r\nV_79 [ V_80 ++ ] = V_48 ;\r\nreturn 0 ;\r\nV_78:\r\nF_16 ( V_50 -> V_55 ) ;\r\nV_75:\r\nF_31 ( V_48 -> V_17 , V_48 ) ;\r\nV_59:\r\nF_17 ( V_48 -> V_55 , V_48 -> V_56 - V_48 -> V_55 + 1 ) ;\r\nV_57:\r\nF_32 ( V_48 ) ;\r\nreturn - V_81 ;\r\n}\r\nstatic void V_63 ( struct V_47 * V_48 , int V_82 )\r\n{\r\nshort V_3 = V_48 -> V_77 ;\r\nF_18 ( V_82 ) ;\r\n}\r\nstatic int V_64 ( struct V_47 * V_48 )\r\n{\r\nshort V_3 = V_48 -> V_77 ;\r\nreturn F_8 () ;\r\n}\r\nstatic void V_66 ( struct V_47 * V_48 , int V_83 )\r\n{\r\nshort V_3 = V_48 -> V_77 ;\r\nF_20 ( V_83 ) ;\r\n}\r\nstatic int V_68 ( struct V_47 * V_48 , int V_84 )\r\n{\r\nstruct V_49 * V_50 = F_27 ( V_48 ) ;\r\nshort V_3 = V_48 -> V_77 ;\r\nF_29 ( V_23 , L_32 , F_8 () ) ;\r\nif ( V_84 ) {\r\nF_10 ( V_26 ) ;\r\nF_11 ( V_28 ) ;\r\n}\r\nF_18 ( V_40 | V_41 ) ;\r\nF_18 ( V_40 | V_42 ) ;\r\nif ( F_14 ( V_50 -> V_55 ) != V_33 ) {\r\nif ( V_84 )\r\nF_29 ( V_27 , L_33 ) ;\r\nreturn 1 ;\r\n}\r\nF_18 ( V_85 | V_86 ) ;\r\nF_4 (D_DURING)\r\nF_33 ( V_50 -> V_55 , 0x42 , 2048 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void V_72 ( struct V_47 * V_48 , int V_87 , int V_88 ,\r\nvoid * V_89 , int V_1 )\r\n{\r\nstruct V_49 * V_50 = F_27 ( V_48 ) ;\r\nvoid T_2 * V_90 = V_50 -> V_55 + V_87 * 512 + V_88 ;\r\nTIME ( L_34 , V_1 , F_34 ( V_90 , V_89 , V_1 ) ) ;\r\n}\r\nstatic void V_74 ( struct V_47 * V_48 , int V_87 , int V_88 ,\r\nvoid * V_89 , int V_1 )\r\n{\r\nstruct V_49 * V_50 = F_27 ( V_48 ) ;\r\nvoid T_2 * V_90 = V_50 -> V_55 + V_87 * 512 + V_88 ;\r\nTIME ( L_35 , V_1 , F_35 ( V_89 , V_90 , V_1 ) ) ;\r\n}\r\nstatic int T_1 F_36 ( void )\r\n{\r\nif ( V_17 == 2 )\r\nV_17 = 9 ;\r\nF_1 () ;\r\nif ( ! V_80 )\r\nreturn - V_81 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_37 ( void )\r\n{\r\nstruct V_47 * V_48 ;\r\nstruct V_49 * V_50 ;\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < V_80 ; V_1 ++ ) {\r\nV_48 = V_79 [ V_1 ] ;\r\nV_50 = F_27 ( V_48 ) ;\r\nF_38 ( V_48 ) ;\r\nF_31 ( V_48 -> V_17 , V_48 ) ;\r\nF_16 ( V_50 -> V_55 ) ;\r\nF_9 ( V_48 -> V_77 , V_24 ) ;\r\nF_17 ( V_48 -> V_55 , V_48 -> V_56 - V_48 -> V_55 + 1 ) ;\r\nF_32 ( V_48 ) ;\r\n}\r\n}\r\nstatic int T_1 F_39 ( char * V_91 )\r\n{\r\nint V_92 [ 8 ] ;\r\nV_91 = F_40 ( V_91 , 8 , V_92 ) ;\r\nif ( ! V_92 [ 0 ] && ! * V_91 ) {\r\nF_5 ( L_36 ) ;\r\nreturn 1 ;\r\n}\r\nswitch ( V_92 [ 0 ] ) {\r\ndefault:\r\nF_5 ( L_37 ) ;\r\ncase 3 :\r\nV_18 = V_92 [ 3 ] ;\r\ncase 2 :\r\nV_17 = V_92 [ 2 ] ;\r\ncase 1 :\r\nV_16 = V_92 [ 1 ] ;\r\n}\r\nif ( * V_91 )\r\nsnprintf ( V_19 , sizeof( V_19 ) , L_38 , V_91 ) ;\r\nreturn 1 ;\r\n}
