{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673337936203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673337936203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 16:05:36 2023 " "Processing started: Tue Jan 10 16:05:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673337936203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337936203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337936203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673337936409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673337936409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab9-behavior " "Found design unit 1: Lab9-behavior" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_o_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r_o_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_O_n-behavior " "Found design unit 1: R_O_n-behavior" {  } { { "R_O_n.vhd" "" { Text "D:/quartus/Lab9/R_O_n.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943189 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_O_n " "Found entity 1: R_O_n" {  } { { "R_O_n.vhd" "" { Text "D:/quartus/Lab9/R_O_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-behavior " "Found design unit 1: mux8to1-behavior" {  } { { "mux8to1.vhd" "" { Text "D:/quartus/Lab9/mux8to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943190 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "D:/quartus/Lab9/mux8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_n-behavior " "Found design unit 1: divider_n-behavior" {  } { { "divider_n.vhd" "" { Text "D:/quartus/Lab9/divider_n.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943190 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_n " "Found entity 1: divider_n" {  } { { "divider_n.vhd" "" { Text "D:/quartus/Lab9/divider_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cal_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cal_freq-behavior " "Found design unit 1: cal_freq-behavior" {  } { { "cal_freq.vhd" "" { Text "D:/quartus/Lab9/cal_freq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943191 ""} { "Info" "ISGN_ENTITY_NAME" "1 cal_freq " "Found entity 1: cal_freq" {  } { { "cal_freq.vhd" "" { Text "D:/quartus/Lab9/cal_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behavior " "Found design unit 1: compare-behavior" {  } { { "compare.vhd" "" { Text "D:/quartus/Lab9/compare.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943192 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "D:/quartus/Lab9/compare.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab9_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_package " "Found design unit 1: lab9_package" {  } { { "lab9_package.vhd" "" { Text "D:/quartus/Lab9/lab9_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9 " "Elaborating entity \"Lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673337943213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp Lab9.vhd(32) " "Verilog HDL or VHDL warning at Lab9.vhd(32): object \"comp\" assigned a value but never read" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673337943214 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab9.vhd(87) " "VHDL Process Statement warning at Lab9.vhd(87): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943217 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab9.vhd(89) " "VHDL Process Statement warning at Lab9.vhd(89): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943217 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab9.vhd(90) " "VHDL Process Statement warning at Lab9.vhd(90): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943217 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab9.vhd(91) " "VHDL Process Statement warning at Lab9.vhd(91): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count1 Lab9.vhd(92) " "VHDL Process Statement warning at Lab9.vhd(92): signal \"count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 Lab9.vhd(92) " "VHDL Process Statement warning at Lab9.vhd(92): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab9.vhd(93) " "VHDL Process Statement warning at Lab9.vhd(93): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Lab9.vhd(93) " "Verilog HDL or VHDL warning at the Lab9.vhd(93): index expression is not wide enough to address all of the elements in the array" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 93 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count1 Lab9.vhd(94) " "VHDL Process Statement warning at Lab9.vhd(94): signal \"count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 Lab9.vhd(94) " "VHDL Process Statement warning at Lab9.vhd(94): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab9.vhd(95) " "VHDL Process Statement warning at Lab9.vhd(95): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Lab9.vhd(95) " "Verilog HDL or VHDL warning at the Lab9.vhd(95): index expression is not wide enough to address all of the elements in the array" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 95 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED Lab9.vhd(85) " "VHDL Process Statement warning at Lab9.vhd(85): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673337943218 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] Lab9.vhd(85) " "Inferred latch for \"LED\[0\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] Lab9.vhd(85) " "Inferred latch for \"LED\[1\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] Lab9.vhd(85) " "Inferred latch for \"LED\[2\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] Lab9.vhd(85) " "Inferred latch for \"LED\[3\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] Lab9.vhd(85) " "Inferred latch for \"LED\[4\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] Lab9.vhd(85) " "Inferred latch for \"LED\[5\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] Lab9.vhd(85) " "Inferred latch for \"LED\[6\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] Lab9.vhd(85) " "Inferred latch for \"LED\[7\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943220 "|Lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[8\] Lab9.vhd(85) " "Inferred latch for \"LED\[8\]\" at Lab9.vhd(85)" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943221 "|Lab9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_n divider_n:stage0 " "Elaborating entity \"divider_n\" for hierarchy \"divider_n:stage0\"" {  } { { "Lab9.vhd" "stage0" { Text "D:/quartus/Lab9/Lab9.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943236 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 divider_n.vhd(34) " "VHDL Process Statement warning at divider_n.vhd(34): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider_n.vhd" "" { Text "D:/quartus/Lab9/divider_n.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673337943237 "|Lab9|divider_n:stage0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro00 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro00\"" {  } { { "Lab9.vhd" "ro00" { Text "D:/quartus/Lab9/Lab9.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro03 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro03\"" {  } { { "Lab9.vhd" "ro03" { Text "D:/quartus/Lab9/Lab9.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro04 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro04\"" {  } { { "Lab9.vhd" "ro04" { Text "D:/quartus/Lab9/Lab9.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro06 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro06\"" {  } { { "Lab9.vhd" "ro06" { Text "D:/quartus/Lab9/Lab9.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro13 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro13\"" {  } { { "Lab9.vhd" "ro13" { Text "D:/quartus/Lab9/Lab9.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_O_n R_O_n:ro17 " "Elaborating entity \"R_O_n\" for hierarchy \"R_O_n:ro17\"" {  } { { "Lab9.vhd" "ro17" { Text "D:/quartus/Lab9/Lab9.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:select0 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:select0\"" {  } { { "Lab9.vhd" "select0" { Text "D:/quartus/Lab9/Lab9.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_freq cal_freq:cal0 " "Elaborating entity \"cal_freq\" for hierarchy \"cal_freq:cal0\"" {  } { { "Lab9.vhd" "cal0" { Text "D:/quartus/Lab9/Lab9.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:cp " "Elaborating entity \"compare\" for hierarchy \"compare:cp\"" {  } { { "Lab9.vhd" "cp" { Text "D:/quartus/Lab9/Lab9.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943244 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8to1:select1\|Mux0 " "Found clock multiplexer mux8to1:select1\|Mux0" {  } { { "mux8to1.vhd" "" { Text "D:/quartus/Lab9/mux8to1.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673337943362 "|Lab9|mux8to1:select1|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8to1:select0\|Mux0 " "Found clock multiplexer mux8to1:select0\|Mux0" {  } { { "mux8to1.vhd" "" { Text "D:/quartus/Lab9/mux8to1.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673337943362 "|Lab9|mux8to1:select0|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673337943362 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Lab9.vhd" "Mod0" { Text "D:/quartus/Lab9/Lab9.vhd" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673337943490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Lab9.vhd" "Mod1" { Text "D:/quartus/Lab9/Lab9.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673337943490 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673337943490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337943511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673337943511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673337943511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673337943511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673337943511 ""}  } { { "Lab9.vhd" "" { Text "D:/quartus/Lab9/Lab9.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673337943511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/quartus/Lab9/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/quartus/Lab9/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/quartus/Lab9/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/quartus/Lab9/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/quartus/Lab9/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673337943672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337943672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673337944398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673337945101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673337945101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1997 " "Implemented 1997 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673337945189 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673337945189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1981 " "Implemented 1981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673337945189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673337945189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673337945203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 16:05:45 2023 " "Processing ended: Tue Jan 10 16:05:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673337945203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673337945203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673337945203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673337945203 ""}
