# Hardware Papers
Collection of hardware papers I find interesting/important

Organized by topic

---

## History and Scaling
- CPU DB [[link]](http://queue.acm.org/detail.cfm?id=2181798)
- Dark Silicon and the End of Multicore Scaling [[link]](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.363.8520&rep=rep1&type=pdf)
- Computing's Energy Problem [[link]](http://ieeexplore.ieee.org/document/6757323/)
- Pursue robust indefinite scalability [[link]](http://static.usenix.org/events/hotos11/tech/final_files/Ackley.pdf)


## Architecture
- Architecture Support for Accelerator-Rich CMPs
- A Framework for Comparing Models of Computation
- Compositional System-Level Design Exploration with Planning of High-Level Synthesis
- Design Perspectives on 22nm CMOS and Beyond
- Discerning the Dominant Out-of-Order Performance Advantage: Is it Speculation or Dynamism
- Efficient Interaction between OS and Architecture in Heterogeneous Platforms
- The Discipline of Embedded Systems Design
- IBM Power Edge of Network Processor: A Wire-Speed System on a Chip
- Integrated Anaylsis of Power and Performance for Pipelined Microprocessors
- The Optimum Pipeline Depth for a Microprocessor
- A Case for OS-Friendly Hardware Accelerators
- Petri Nets: Properties, Analysis and Applications
- The Scalable Commutativity Rule: Designing Scalable Software for Multicore Processors
- Short-Circuiting Memory Traffic in Handheld Platforms
- Supervised Design Space Exploration of Compositional Approximation of Pareto Sets
- Topology-Based Performance Analysis and Optimization of Latency-Insensitive Systems
- Understanding Sources of Inefficiency in General-Purpose Chips

#### Latency-Insensitive Design
- Coping With Latency in SOC Design
- A Methodology for Correct-by-Construction Latency Insensitive Design
- Implementing Latency-Insensitive Dataflow Blocks
- The Role of Back-Pressure in Implementing Latency-Insensitive Systems


## Language, Simulation, and Synthesis
- Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures
- Benchmarking Methodology for Embedded Scalable Platforms
- Darkroom: Compiling High-Level Image Processing Code into Hardware Pipelines
- Simulating DRAM controllers for future system architecture exploration
- FPGA Acceleration by Dynamically-Loaded Hardware Libraries
- Hardware Synthesis from a Recursive Functional Language
- MachSuite: Benchmarks for Accelerator Design and Customized Architectures
- Putting the LID on Haskell: From a Functional Language to Latency-Insensitive Hardware
- Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design
- Synthesis-friendly techniques for tightly-coupled integration of hardware accelerators into shared-memory multi-core clusters


## Accelerators


## Memory


## Security


## Other


