#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201808f2900 .scope module, "tb_uart_receiver" "tb_uart_receiver" 2 5;
 .timescale -9 -12;
P_00000201808b3070 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_00000201808b30a8 .param/l "idle" 0 2 9, +C4<00000000000000000000000000000000>;
v00000201808e2270_0 .net "baud_rate_signal", 0 0, L_00000201808e2a90;  1 drivers
v00000201808e2450_0 .var "clk", 0 0;
v00000201808e2950_0 .net "data", 7 0, v00000201808e26d0_0;  1 drivers
v00000201808e3030_0 .var/i "i", 31 0;
v00000201808e2310_0 .var "in_data", 9 0;
v00000201808e24f0_0 .var "rst", 0 0;
v00000201808e2630_0 .var "uart_rx", 0 0;
v00000201808e2590_0 .net "valid_data", 0 0, v00000201808e21d0_0;  1 drivers
E_00000201808da9e0 .event posedge, v00000201808dcb50_0;
E_00000201808dada0 .event anyedge, v00000201808b2800_0;
S_00000201808f2a90 .scope module, "u_baud_rate_generator" "baud_rate_generator" 2 44, 3 1 0, S_00000201808f2900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_rate_signal";
P_00000201808db560 .param/l "BAUD_RATE_NUMBER" 0 3 6, C4<00000000010100>;
v00000201808f2c20_0 .net *"_ivl_0", 31 0, L_00000201808e2770;  1 drivers
L_000002018094b038 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000201808dc970_0 .net *"_ivl_3", 17 0, L_000002018094b038;  1 drivers
L_000002018094b080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000201808b2e30_0 .net/2u *"_ivl_4", 31 0, L_000002018094b080;  1 drivers
v00000201808dcb50_0 .net "baud_rate_signal", 0 0, L_00000201808e2a90;  alias, 1 drivers
v00000201808ecdc0_0 .net "clk", 0 0, v00000201808e2450_0;  1 drivers
v00000201808b2760_0 .var "count", 13 0;
v00000201808b2800_0 .net "rst", 0 0, v00000201808e24f0_0;  1 drivers
E_00000201808db4a0/0 .event negedge, v00000201808b2800_0;
E_00000201808db4a0/1 .event posedge, v00000201808ecdc0_0;
E_00000201808db4a0 .event/or E_00000201808db4a0/0, E_00000201808db4a0/1;
L_00000201808e2770 .concat [ 14 18 0 0], v00000201808b2760_0, L_000002018094b038;
L_00000201808e2a90 .cmp/eq 32, L_00000201808e2770, L_000002018094b080;
S_00000201808b28a0 .scope module, "u_uart_receiver" "uart_receiver" 2 35, 4 1 0, S_00000201808f2900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "uart_rx";
    .port_info 1 /INPUT 1 "baud_rate_signal";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "valid_data";
P_00000201808b3270 .param/l "idle" 0 4 10, +C4<00000000000000000000000000000000>;
P_00000201808b32a8 .param/l "receive" 0 4 10, +C4<00000000000000000000000000000001>;
v00000201808b2a30_0 .net "baud_rate_signal", 0 0, L_00000201808e2a90;  alias, 1 drivers
v00000201808e2c70_0 .var "bit_counter", 3 0;
v00000201808e2bd0_0 .net "clk", 0 0, v00000201808e2450_0;  alias, 1 drivers
v00000201808e29f0_0 .var "d", 7 0;
v00000201808e26d0_0 .var "data", 7 0;
v00000201808e2d10_0 .var "next_bit_counter", 3 0;
v00000201808e28b0_0 .var "next_state", 0 0;
v00000201808e2ef0_0 .net "rst", 0 0, v00000201808e24f0_0;  alias, 1 drivers
v00000201808e23b0_0 .var "state", 0 0;
v00000201808e2b30_0 .var "stop_bit", 0 0;
v00000201808e2130_0 .net "uart_rx", 0 0, v00000201808e2630_0;  1 drivers
v00000201808e21d0_0 .var "valid_data", 0 0;
v00000201808e2f90_0 .var "valid_data_local", 0 0;
E_00000201808db7a0 .event posedge, v00000201808ecdc0_0;
E_00000201808da960/0 .event anyedge, v00000201808e23b0_0, v00000201808dcb50_0, v00000201808e2130_0, v00000201808e2c70_0;
E_00000201808da960/1 .event anyedge, v00000201808e2b30_0;
E_00000201808da960 .event/or E_00000201808da960/0, E_00000201808da960/1;
    .scope S_00000201808b28a0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000201808e2c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e23b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000201808e2d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000201808e29f0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000201808b28a0;
T_1 ;
    %wait E_00000201808da960;
    %load/vec4 v00000201808e23b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000201808b2a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %load/vec4 v00000201808e2130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000201808e23b0_0;
    %store/vec4 v00000201808e28b0_0, 0, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2f90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000201808e2d10_0, 0, 4;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000201808b2a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v00000201808e2c70_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v00000201808e2130_0;
    %store/vec4 v00000201808e2b30_0, 0, 1;
    %load/vec4 v00000201808e2b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e2f90_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2f90_0, 0, 1;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000201808e2d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v00000201808e2130_0;
    %ix/getv 4, v00000201808e2c70_0;
    %store/vec4 v00000201808e29f0_0, 4, 1;
    %load/vec4 v00000201808e2c70_0;
    %addi 1, 0, 4;
    %store/vec4 v00000201808e2d10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2f90_0, 0, 1;
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000201808e2c70_0;
    %store/vec4 v00000201808e2d10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e28b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2f90_0, 0, 1;
T_1.8 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000201808b28a0;
T_2 ;
    %wait E_00000201808db7a0;
    %load/vec4 v00000201808e2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201808e23b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000201808e2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000201808e26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000201808e21d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000201808e28b0_0;
    %assign/vec4 v00000201808e23b0_0, 0;
    %load/vec4 v00000201808e2d10_0;
    %assign/vec4 v00000201808e2c70_0, 0;
    %load/vec4 v00000201808e29f0_0;
    %assign/vec4 v00000201808e26d0_0, 0;
    %load/vec4 v00000201808e2f90_0;
    %assign/vec4 v00000201808e21d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000201808f2a90;
T_3 ;
    %wait E_00000201808db4a0;
    %load/vec4 v00000201808b2800_0;
    %load/vec4 v00000201808dcb50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 20, 0, 14;
    %assign/vec4 v00000201808b2760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000201808b2760_0;
    %subi 1, 0, 14;
    %assign/vec4 v00000201808b2760_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000201808f2900;
T_4 ;
    %pushi/vec4 662, 0, 10;
    %store/vec4 v00000201808e2310_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e2450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e24f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000201808f2900;
T_5 ;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v00000201808e2450_0;
    %inv;
    %store/vec4 v00000201808e2450_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000201808f2900;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "uart_receiver_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000201808f2900;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201808e24f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201808e24f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000201808f2900;
T_8 ;
T_8.0 ;
    %load/vec4 v00000201808e24f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_00000201808dada0;
    %jmp T_8.0;
T_8.1 ;
T_8.2 ;
    %load/vec4 v00000201808e24f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_00000201808dada0;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000201808e3030_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000201808e3030_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_8.5, 5;
    %wait E_00000201808da9e0;
    %load/vec4 v00000201808e2310_0;
    %load/vec4 v00000201808e3030_0;
    %part/s 1;
    %store/vec4 v00000201808e2630_0, 0, 1;
    %load/vec4 v00000201808e3030_0;
    %addi 1, 0, 32;
    %store/vec4 v00000201808e3030_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000201808e2950_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000201808e2310_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 74 "$display", "correct" {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 76 "$display", "wrong" {0 0 0};
T_8.7 ;
    %delay 1000000, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_receiver_tb.v";
    "./baud_rate_generator.v";
    "./uart_receiver.v";
