Problem: Prob143_fsm_onehot
Code file: results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 43):

results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:9: warning: macro verilog undefined (and assumed null) at this point.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:9: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:14: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:15: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:15: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:16: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:19: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:20: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:20: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:21: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:24: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:25: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:25: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:26: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:29: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:30: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:30: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:31: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:34: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:35: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:35: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:36: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:39: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:40: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:40: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:41: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:44: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:45: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:45: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:46: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:49: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:50: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:50: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:51: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:54: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:55: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:55: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:56: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:59: error: invalid module item.
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:60: syntax error
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:60: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_0_topP0_01_promptv1\Prob143_fsm_onehot/Prob143_fsm_onehot_sample01.sv:61: error: Invalid module instantiation
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob143_fsm_onehot_test.sv:1: error: `timescale directive can not be inside a module definition.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob143_fsm_onehot_test.sv:15: error: invalid module item.
