// Seed: 2963548501
module module_0 (
    input supply1 id_0,
    output tri id_1
);
  tri id_3 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.type_5 = 0;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_3 (
    input logic id_0,
    input uwire id_1
    , id_3
);
  id_4 :
  assert property (@(negedge 1) 1)
  else id_3 <= id_0;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
