## Mentor Graphics | Siemens | Schematic | Layout | Calibre - EEET2475 Advanced Digital Design 1

### Designed and simulated on The Schematic Editor by Mentor Graphics - Siemens

#### 1. Inverter Logic Gate Schematic with Test Bench

![Screenshot (22)](https://user-images.githubusercontent.com/111240739/184555812-d1dbad75-ede3-44d7-a333-c6636185e749.png)

![Screenshot (23)](https://user-images.githubusercontent.com/111240739/184555820-418ae501-7bea-4411-81e0-983cd1a7d146.png)

![Screenshot (26)](https://user-images.githubusercontent.com/111240739/184556006-f3eb75d2-9668-4904-b069-7efd748bea91.png)

#### 2. NAND Logic Gate Schematic with Test Bench

![Screenshot (34)](https://user-images.githubusercontent.com/111240739/184556084-be6736d7-9831-4724-8e5f-921223fa7f83.png)

![Screenshot (35)](https://user-images.githubusercontent.com/111240739/184556089-e5471377-d43d-49fe-9058-9a66d40b2f8b.png)

![Screenshot (38)](https://user-images.githubusercontent.com/111240739/184556104-64d39941-f951-494a-8ebe-37129b0a4041.png)

#### 3. NOR Logic Gate Schematic with Test Bench

![Screenshot (46)](https://user-images.githubusercontent.com/111240739/184556195-05c3665d-9c0d-4374-8310-a5235072666d.png)

![Screenshot (47)](https://user-images.githubusercontent.com/111240739/184556202-77334e9e-a7bc-4d37-934a-2e69a63b3de9.png)

![Screenshot (50)](https://user-images.githubusercontent.com/111240739/184556206-dd81e5af-b420-47b3-91e3-6cc2cb5729f3.png)
