Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 11:34:53 2023
| Host         : Big-Daddy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.781        0.000                      0                 1795        0.119        0.000                      0                 1795        4.500        0.000                       0                   901  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.781        0.000                      0                 1688        0.119        0.000                      0                 1688        4.500        0.000                       0                   901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.996        0.000                      0                  107        0.379        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  comp_uart/DataStr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[16]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[17]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[18]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[25]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.938ns (31.845%)  route 2.008ns (68.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 10.017 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          1.109     8.273    comp_uart/comp_rx_n_3
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.594    10.017    comp_uart/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  comp_uart/DataStr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.292    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.202    10.054    comp_uart/DataStr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/txbitcnt_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.890ns (28.067%)  route 2.281ns (71.933%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.724     5.327    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  comp_uart/comp_rx/RX_out_reg[3]/Q
                         net (fo=5, routed)           1.022     6.867    comp_uart/comp_rx/Q[3]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.991 r  comp_uart/comp_rx/txbitcnt[2]_i_4/O
                         net (fo=1, routed)           0.667     7.658    comp_uart/comp_rx/txbitcnt[2]_i_4_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  comp_uart/comp_rx/txbitcnt[2]_i_3/O
                         net (fo=3, routed)           0.592     8.374    comp_uart/comp_rx_n_4
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124     8.498 r  comp_uart/txbitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.498    comp_uart/txbitcnt[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  comp_uart/txbitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.604    10.027    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  comp_uart/txbitcnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.034    10.300    comp_uart/txbitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/txbitcnt_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.890ns (28.812%)  route 2.199ns (71.188%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.724     5.327    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  comp_uart/comp_rx/RX_out_reg[3]/Q
                         net (fo=5, routed)           1.022     6.867    comp_uart/comp_rx/Q[3]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.991 r  comp_uart/comp_rx/txbitcnt[2]_i_4/O
                         net (fo=1, routed)           0.667     7.658    comp_uart/comp_rx/txbitcnt[2]_i_4_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  comp_uart/comp_rx/txbitcnt[2]_i_3/O
                         net (fo=3, routed)           0.510     8.292    comp_uart/comp_rx_n_4
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  comp_uart/txbitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.416    comp_uart/txbitcnt[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  comp_uart/txbitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.604    10.027    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  comp_uart/txbitcnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.032    10.298    comp_uart/txbitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/DataStr_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.938ns (33.542%)  route 1.858ns (66.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           0.595     6.379    comp_uart/comp_rx/Q[7]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     6.529 f  comp_uart/comp_rx/DataStr[63]_i_2/O
                         net (fo=3, routed)           0.304     6.832    comp_uart/comp_rx/RX_out_reg[7]_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.332     7.164 r  comp_uart/comp_rx/DataStr[63]_i_1/O
                         net (fo=65, routed)          0.960     8.124    comp_uart/comp_rx_n_3
    SLICE_X1Y82          FDRE                                         r  comp_uart/DataStr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.597    10.020    comp_uart/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  comp_uart/DataStr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.202    10.057    comp_uart/DataStr_reg[23]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 comp_gauss/comp_prng/reg_output_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/comp_prng/out_data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.573     1.492    comp_gauss/comp_prng/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  comp_gauss/comp_prng/reg_output_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  comp_gauss/comp_prng/reg_output_reg[59]/Q
                         net (fo=1, routed)           0.056     1.689    comp_gauss/comp_prng/reg_output_reg_n_0_[59]
    SLICE_X9Y88          FDRE                                         r  comp_gauss/comp_prng/out_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.844     2.009    comp_gauss/comp_prng/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  comp_gauss/comp_prng/out_data_reg[59]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.078     1.570    comp_gauss/comp_prng/out_data_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.599     1.518    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  comp_prng/reg_output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp_prng/reg_output_reg[41]/Q
                         net (fo=1, routed)           0.058     1.718    comp_prng/reg_output[41]
    SLICE_X4Y86          FDRE                                         r  comp_prng/out_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.869     2.034    comp_prng/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  comp_prng/out_data_reg[41]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.047     1.578    comp_prng/out_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_gauss/oData_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_string_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.601     1.520    comp_gauss/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  comp_gauss/oData_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  comp_gauss/oData_out_reg[51]/Q
                         net (fo=1, routed)           0.087     1.748    comp_gauss/oData_out_reg_n_0_[51]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  comp_gauss/data_string[51]_i_1/O
                         net (fo=1, routed)           0.000     1.793    comp_gauss_n_13
    SLICE_X6Y88          FDRE                                         r  data_string_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  data_string_reg[51]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     1.653    data_string_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.377%)  route 0.114ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.594     1.513    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  comp_prng/reg_output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  comp_prng/reg_output_reg[14]/Q
                         net (fo=1, routed)           0.114     1.768    comp_prng/reg_output[14]
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.866     2.031    comp_prng/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[14]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.076     1.627    comp_prng/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.594     1.513    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  comp_prng/reg_output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  comp_prng/reg_output_reg[13]/Q
                         net (fo=1, routed)           0.115     1.769    comp_prng/reg_output[13]
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.866     2.031    comp_prng/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[13]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.076     1.627    comp_prng/out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 comp_gauss/oData_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_string_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.599     1.518    comp_gauss/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  comp_gauss/oData_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp_gauss/oData_out_reg[43]/Q
                         net (fo=1, routed)           0.091     1.750    comp_gauss/oData_out_reg_n_0_[43]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  comp_gauss/data_string[43]_i_1/O
                         net (fo=1, routed)           0.000     1.795    comp_gauss_n_21
    SLICE_X6Y86          FDRE                                         r  data_string_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  data_string_reg[43]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121     1.652    data_string_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.599     1.518    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  comp_prng/reg_output_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp_prng/reg_output_reg[35]/Q
                         net (fo=1, routed)           0.097     1.757    comp_prng/reg_output[35]
    SLICE_X6Y84          FDRE                                         r  comp_prng/out_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.868     2.033    comp_prng/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  comp_prng/out_data_reg[35]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.076     1.608    comp_prng/out_data_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.599     1.518    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  comp_prng/reg_output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp_prng/reg_output_reg[32]/Q
                         net (fo=1, routed)           0.102     1.762    comp_prng/reg_output[32]
    SLICE_X6Y84          FDRE                                         r  comp_prng/out_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.868     2.033    comp_prng/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  comp_prng/out_data_reg[32]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.075     1.607    comp_prng/out_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 comp_prng/reg_output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_prng/out_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.595     1.514    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  comp_prng/reg_output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  comp_prng/reg_output_reg[18]/Q
                         net (fo=1, routed)           0.115     1.770    comp_prng/reg_output[18]
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.866     2.031    comp_prng/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  comp_prng/out_data_reg[18]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.064     1.615    comp_prng/out_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 comp_gauss/comp_prng/reg_output_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/comp_prng/out_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.572     1.491    comp_gauss/comp_prng/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  comp_gauss/comp_prng/reg_output_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  comp_gauss/comp_prng/reg_output_reg[55]/Q
                         net (fo=1, routed)           0.110     1.742    comp_gauss/comp_prng/reg_output_reg_n_0_[55]
    SLICE_X9Y88          FDRE                                         r  comp_gauss/comp_prng/out_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.844     2.009    comp_gauss/comp_prng/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  comp_gauss/comp_prng/out_data_reg[55]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.076     1.584    comp_gauss/comp_prng/out_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     FSM_onehot_top_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     FSM_onehot_top_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     FSM_onehot_top_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     data_string_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     data_string_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     data_string_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     data_string_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     data_string_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     data_string_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     data_string_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     data_string_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_string_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_string_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     FSM_onehot_top_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     data_string_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     data_string_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_string_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_string_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.114%)  route 2.061ns (81.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          2.061     7.843    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X12Y78         FDCE                                         f  comp_gauss/irwin_hall_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X12Y78         FDCE                                         r  comp_gauss/irwin_hall_reg[12]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X12Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[12]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.114%)  route 2.061ns (81.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          2.061     7.843    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X12Y78         FDCE                                         f  comp_gauss/irwin_hall_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X12Y78         FDCE                                         r  comp_gauss/irwin_hall_reg[13]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X12Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[13]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.114%)  route 2.061ns (81.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          2.061     7.843    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X12Y78         FDCE                                         f  comp_gauss/irwin_hall_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X12Y78         FDCE                                         r  comp_gauss/irwin_hall_reg[14]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X12Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[14]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.114%)  route 2.061ns (81.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          2.061     7.843    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X12Y78         FDCE                                         f  comp_gauss/irwin_hall_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X12Y78         FDCE                                         r  comp_gauss/irwin_hall_reg[15]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X12Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[15]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.947%)  route 1.830ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.830     7.612    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y76         FDCE                                         f  comp_gauss/irwin_hall_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  comp_gauss/irwin_hall_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.947%)  route 1.830ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.830     7.612    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y76         FDCE                                         f  comp_gauss/irwin_hall_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  comp_gauss/irwin_hall_reg[5]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[5]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.947%)  route 1.830ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.830     7.612    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y76         FDCE                                         f  comp_gauss/irwin_hall_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  comp_gauss/irwin_hall_reg[6]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[6]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.947%)  route 1.830ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.830     7.612    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y76         FDCE                                         f  comp_gauss/irwin_hall_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.512    14.935    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  comp_gauss/irwin_hall_reg[7]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.839    comp_gauss/irwin_hall_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.456ns (21.233%)  route 1.692ns (78.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.692     7.473    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y75         FDCE                                         f  comp_gauss/irwin_hall_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.510    14.933    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  comp_gauss/irwin_hall_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    comp_gauss/irwin_hall_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/irwin_hall_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.456ns (21.233%)  route 1.692ns (78.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  grst_reg/Q
                         net (fo=74, routed)          1.692     7.473    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X10Y75         FDCE                                         f  comp_gauss/irwin_hall_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.510    14.933    comp_gauss/clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  comp_gauss/irwin_hall_reg[1]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    comp_gauss/irwin_hall_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rxrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_rx/RX_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.931%)  route 0.187ns (57.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  rxrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  rxrst_reg/Q
                         net (fo=22, routed)          0.187     1.851    comp_uart/comp_rx/AR[0]
    SLICE_X2Y92          FDCE                                         f  comp_uart/comp_rx/RX_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.876     2.041    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    comp_uart/comp_rx/RX_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 grst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_gauss/oValid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  grst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  grst_reg/Q
                         net (fo=74, routed)          0.189     1.852    comp_gauss/sum_cnt_reg[0]_0
    SLICE_X7Y90          FDCE                                         f  comp_gauss/oValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_gauss/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  comp_gauss/oValid_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X7Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.466    comp_gauss/oValid_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rxrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_rx/RX_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  rxrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  rxrst_reg/Q
                         net (fo=22, routed)          0.199     1.862    comp_uart/comp_rx/AR[0]
    SLICE_X0Y92          FDCE                                         f  comp_uart/comp_rx/RX_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.876     2.041    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    comp_uart/comp_rx/RX_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/count_clk_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.213     1.877    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X1Y89          FDCE                                         f  comp_uart/comp_tx/count_clk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  comp_uart/comp_tx/count_clk_reg[6]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    comp_uart/comp_tx/count_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/TX_end_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.325%)  route 0.218ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.218     1.881    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X0Y89          FDCE                                         f  comp_uart/comp_tx/TX_end_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  comp_uart/comp_tx/TX_end_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    comp_uart/comp_tx/TX_end_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/count_8_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.325%)  route 0.218ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.218     1.881    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X0Y89          FDCE                                         f  comp_uart/comp_tx/count_8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  comp_uart/comp_tx/count_8_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    comp_uart/comp_tx/count_8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/count_8_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.325%)  route 0.218ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.218     1.881    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X0Y89          FDCE                                         f  comp_uart/comp_tx/count_8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  comp_uart/comp_tx/count_8_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    comp_uart/comp_tx/count_8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 rxrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_rx/RX_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  rxrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  rxrst_reg/Q
                         net (fo=22, routed)          0.263     1.926    comp_uart/comp_rx/AR[0]
    SLICE_X2Y93          FDCE                                         f  comp_uart/comp_rx/RX_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.877     2.042    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.472    comp_uart/comp_rx/RX_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/count_clk_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.264%)  route 0.325ns (69.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.325     1.988    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X2Y89          FDCE                                         f  comp_uart/comp_tx/count_clk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  comp_uart/comp_tx/count_clk_reg[4]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    comp_uart/comp_tx/count_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 txrst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_uart/comp_tx/count_clk_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.264%)  route 0.325ns (69.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  txrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  txrst_reg/Q
                         net (fo=17, routed)          0.325     1.988    comp_uart/comp_tx/TX_active_reg_0
    SLICE_X2Y89          FDCE                                         f  comp_uart/comp_tx/count_clk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.875     2.040    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  comp_uart/comp_tx/count_clk_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    comp_uart/comp_tx/count_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.518    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_uart/G_State_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RandomType
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 4.029ns (52.949%)  route 3.581ns (47.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723    10.326    comp_uart/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  comp_uart/G_State_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  comp_uart/G_State_reg/Q
                         net (fo=70, routed)          3.581    14.365    RandomType_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    17.936 r  RandomType_OBUF_inst/O
                         net (fo=0)                   0.000    17.936    RandomType
    V12                                                               r  RandomType (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_tx/TX_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.011ns (44.018%)  route 5.102ns (55.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.722     5.325    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X0Y88          FDPE                                         r  comp_uart/comp_tx/TX_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.781 r  comp_uart/comp_tx/TX_out_reg/Q
                         net (fo=1, routed)           5.102    10.882    TX_data_out_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.438 r  TX_data_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.438    TX_data_out
    D4                                                                r  TX_data_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_tx/TX_end_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 3.990ns (57.523%)  route 2.947ns (42.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.723     5.326    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  comp_uart/comp_tx/TX_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  comp_uart/comp_tx/TX_end_reg/Q
                         net (fo=9, routed)           2.947     8.728    TX_finish_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534    12.263 r  TX_finish_OBUF_inst/O
                         net (fo=0)                   0.000    12.263    TX_finish
    G14                                                               r  TX_finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_tx/TX_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 4.025ns (58.239%)  route 2.886ns (41.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.722     5.325    comp_uart/comp_tx/clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  comp_uart/comp_tx/TX_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  comp_uart/comp_tx/TX_active_reg/Q
                         net (fo=1, routed)           2.886     8.667    TX_busy_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.236 r  TX_busy_OBUF_inst/O
                         net (fo=0)                   0.000    12.236    TX_busy
    V11                                                               r  TX_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.011ns (58.411%)  route 2.856ns (41.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.724     5.327    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  comp_uart/comp_rx/RX_out_reg[6]/Q
                         net (fo=5, routed)           2.856     8.639    RX_data_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.194 r  RX_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.194    RX_data_out[6]
    U17                                                               r  RX_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.011ns (58.734%)  route 2.818ns (41.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  comp_uart/comp_rx/RX_out_reg[7]/Q
                         net (fo=5, routed)           2.818     8.602    RX_data_out_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.157 r  RX_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.157    RX_data_out[7]
    U16                                                               r  RX_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 4.008ns (60.543%)  route 2.612ns (39.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  comp_uart/comp_rx/RX_out_reg[5]/Q
                         net (fo=5, routed)           2.612     8.396    RX_data_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.947 r  RX_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.947    RX_data_out[5]
    V17                                                               r  RX_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 3.976ns (60.274%)  route 2.621ns (39.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.724     5.327    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  comp_uart/comp_rx/RX_out_reg[0]/Q
                         net (fo=5, routed)           2.621     8.403    RX_data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.924 r  RX_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.924    RX_data_out[0]
    H17                                                               r  RX_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.071ns (62.463%)  route 2.446ns (37.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.725     5.328    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  comp_uart/comp_rx/RX_out_reg[2]/Q
                         net (fo=5, routed)           2.446     8.292    RX_data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.845 r  RX_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.845    RX_data_out[2]
    J13                                                               r  RX_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_gauss/oValid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_ValLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 3.987ns (61.176%)  route 2.530ns (38.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.722     5.325    comp_gauss/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  comp_gauss/oValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  comp_gauss/oValid_reg/Q
                         net (fo=5, routed)           2.530     8.311    G_ValLED_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.842 r  G_ValLED_OBUF_inst/O
                         net (fo=0)                   0.000    11.842    G_ValLED
    T16                                                               r  G_ValLED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_end_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.383ns (76.011%)  route 0.436ns (23.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.604     1.523    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  comp_uart/comp_rx/RX_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  comp_uart/comp_rx/RX_end_reg/Q
                         net (fo=6, routed)           0.436     2.101    RX_finish_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.343 r  RX_finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    RX_finish
    R11                                                               r  RX_finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.377ns (75.646%)  route 0.443ns (24.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.604     1.523    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  comp_uart/comp_rx/RX_out_reg[1]/Q
                         net (fo=5, routed)           0.443     2.108    RX_data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.344 r  RX_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.344    RX_data_out[1]
    K15                                                               r  RX_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.416ns (75.567%)  route 0.458ns (24.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.604     1.523    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  comp_uart/comp_rx/RX_out_reg[4]/Q
                         net (fo=6, routed)           0.458     2.145    RX_data_out_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.398 r  RX_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.398    RX_data_out[4]
    R18                                                               r  RX_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_prng/reg_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.359ns (70.725%)  route 0.563ns (29.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.600     1.519    comp_prng/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  comp_prng/reg_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  comp_prng/reg_valid_reg/Q
                         net (fo=6, routed)           0.563     2.223    P_finish_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.441 r  P_finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    P_finish
    N15                                                               r  P_finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.415ns (72.003%)  route 0.550ns (27.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  comp_uart/comp_rx/RX_out_reg[3]/Q
                         net (fo=5, routed)           0.550     2.237    RX_data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.488 r  RX_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.488    RX_data_out[3]
    N14                                                               r  RX_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.417ns (68.252%)  route 0.659ns (31.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.604     1.523    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  comp_uart/comp_rx/RX_out_reg[2]/Q
                         net (fo=5, routed)           0.659     2.347    RX_data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.600 r  RX_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    RX_data_out[2]
    J13                                                               r  RX_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.362ns (65.026%)  route 0.733ns (34.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  comp_uart/comp_rx/RX_out_reg[0]/Q
                         net (fo=5, routed)           0.733     2.396    RX_data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.617 r  RX_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.617    RX_data_out[0]
    H17                                                               r  RX_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_gauss/oValid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G_ValLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.373ns (65.154%)  route 0.734ns (34.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.602     1.521    comp_gauss/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  comp_gauss/oValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  comp_gauss/oValid_reg/Q
                         net (fo=5, routed)           0.734     2.397    G_ValLED_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.629 r  G_ValLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.629    G_ValLED
    T16                                                               r  G_ValLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.393ns (64.411%)  route 0.770ns (35.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.604     1.523    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  comp_uart/comp_rx/RX_out_reg[5]/Q
                         net (fo=5, routed)           0.770     2.434    RX_data_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.687 r  RX_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.687    RX_data_out[5]
    V17                                                               r  RX_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_uart/comp_rx/RX_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.397ns (62.086%)  route 0.853ns (37.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.603     1.522    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  comp_uart/comp_rx/RX_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  comp_uart/comp_rx/RX_out_reg[6]/Q
                         net (fo=5, routed)           0.853     2.516    RX_data_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.772 r  RX_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.772    RX_data_out[6]
    U17                                                               r  RX_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.614ns (22.002%)  route 5.721ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.549     7.334    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[0]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.614ns (22.002%)  route 5.721ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.549     7.334    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[1]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.614ns (22.002%)  route 5.721ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.549     7.334    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[2]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.334ns  (logic 1.614ns (22.002%)  route 5.721ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.549     7.334    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[3]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.298ns  (logic 1.614ns (22.111%)  route 5.684ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.513     7.298    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[4]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.298ns  (logic 1.614ns (22.111%)  route 5.684ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.513     7.298    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[5]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.298ns  (logic 1.614ns (22.111%)  route 5.684ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          5.171     6.661    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  comp_uart/comp_rx/count_clk[6]_i_1/O
                         net (fo=7, routed)           0.513     7.298    comp_uart/comp_rx/count_clk[6]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[6]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.265ns  (logic 1.766ns (24.304%)  route 5.499ns (75.696%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          4.674     6.164    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  comp_uart/comp_rx/count_clk[6]_i_7/O
                         net (fo=7, routed)           0.825     7.113    comp_uart/comp_rx/count_clk[6]_i_7_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.152     7.265 r  comp_uart/comp_rx/count_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     7.265    comp_uart/comp_rx/count_clk[5]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[5]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.738ns (24.011%)  route 5.499ns (75.989%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          4.674     6.164    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  comp_uart/comp_rx/count_clk[6]_i_7/O
                         net (fo=7, routed)           0.825     7.113    comp_uart/comp_rx/count_clk[6]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.237 r  comp_uart/comp_rx/count_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     7.237    comp_uart/comp_rx/count_clk[4]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[4]/C

Slack:                    inf
  Source:                 RX_data_in
                            (input port)
  Destination:            comp_uart/comp_rx/count_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.040ns  (logic 1.764ns (25.053%)  route 5.276ns (74.947%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RX_data_in (IN)
                         net (fo=0)                   0.000     0.000    RX_data_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RX_data_in_IBUF_inst/O
                         net (fo=13, routed)          4.674     6.164    comp_uart/comp_rx/RX_data_in_IBUF
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.288 r  comp_uart/comp_rx/count_clk[6]_i_7/O
                         net (fo=7, routed)           0.602     6.890    comp_uart/comp_rx/count_clk[6]_i_7_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.150     7.040 r  comp_uart/comp_rx/count_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     7.040    comp_uart/comp_rx/count_clk[2]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.605     5.028    comp_uart/comp_rx/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  comp_uart/comp_rx/count_clk_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.247ns (35.117%)  route 0.457ns (64.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.457     0.705    comp_prng/SR[0]
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[60]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.247ns (35.117%)  route 0.457ns (64.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.457     0.705    comp_prng/SR[0]
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[61]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.247ns (35.117%)  route 0.457ns (64.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.457     0.705    comp_prng/SR[0]
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[62]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.247ns (35.117%)  route 0.457ns (64.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.457     0.705    comp_prng/SR[0]
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  comp_prng/reg_output_reg[63]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.247ns (32.623%)  route 0.511ns (67.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.511     0.758    comp_prng/SR[0]
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[56]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.247ns (32.623%)  route 0.511ns (67.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.511     0.758    comp_prng/SR[0]
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[57]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.247ns (32.623%)  route 0.511ns (67.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.511     0.758    comp_prng/SR[0]
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[58]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.247ns (32.623%)  route 0.511ns (67.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.511     0.758    comp_prng/SR[0]
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.873     2.038    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  comp_prng/reg_output_reg[59]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.247ns (31.526%)  route 0.537ns (68.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.537     0.785    comp_prng/SR[0]
    SLICE_X5Y89          FDRE                                         r  comp_prng/reg_output_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.872     2.037    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  comp_prng/reg_output_reg[52]/C

Slack:                    inf
  Source:                 Prst
                            (input port)
  Destination:            comp_prng/reg_output_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.247ns (31.526%)  route 0.537ns (68.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Prst (IN)
                         net (fo=0)                   0.000     0.000    Prst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Prst_IBUF_inst/O
                         net (fo=193, routed)         0.537     0.785    comp_prng/SR[0]
    SLICE_X5Y89          FDRE                                         r  comp_prng/reg_output_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.872     2.037    comp_prng/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  comp_prng/reg_output_reg[53]/C





