*********************************************************************************
Commit: 494cde2e66af7b7c0478efe8e135923dc3823b4e 
*********************************************************************************

[PlatformPkg]

  [MTL] Request to expose PD FW version available on BIOS page to SystemScope tool in MTL update the additional code
  
  [Issue/Feature Description]
  Clean up unused functions and update code change.
  Code Reference: https://github.com/intel-restricted/firmware.boot.uefi.iafw.intel/pull/13319
  
  [Resolution]
  Code Reference: https://github.com/intel-restricted/firmware.boot.uefi.iafw.intel/pull/13319
  
  Package/Module:
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011626041
  Change-Id: I9fea040a55aa05211fc9dcb2da20ba2236fd223f
  Original commit hash: 528d1245e1bf9757effc9191367f4996a12fbd27
  
  MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
  MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: a515f7e6e914c589bfba7dc8f8edf12f5a863f47 
*********************************************************************************


  D:\Source\work7\10830aecf937d0c7\Intel\Features\Audio\NhltFeaturePkg\LibraryPrivate\NhltLib\NhltLib.c :
  [LNL-MX] [KW] Array '&Endpoint->EndpointConfig' of size 1 may use index value(s) 4..MAX
  
  Hsd-es-id: 15011440380
  Change-Id: I3184fbbc8d25e3aaa28fa91d46d30d46a8cf2653
  Original commit hash: ef8e742ef505cfe32dd4fef682ccbe989bb6705a
  
  Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 36601ccbe2e87500f424828d9211de01f2e8fcd7 
*********************************************************************************

[SiliconPkg]

  Add possibility to disable SW-ATS of a specific IOMMU
  
  [Feature Description]
  There is a need to have a possibility to turn on/off SW-ATS for
  IPU/VPU/IAA of non-Gfx IOMMU and for GFX of GFX IOMMU. It may be done
  by removing  respective SATC device scope supported by a specific IOMMU.
  
  Changes:
  1. Added three bios knobs under VT-d debug settings menu in LNL:
  - SW-ATS of Gfx IOMMU,
  - SW-ATS of Non-Gfx IOMMU,
  - SW-ATS of default IOMMU.
  2. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
  instance index which supports a given PCIe device.
  3. Updated UpdateSatc API, from now it removes devices from device
  scope if SW-ATS support of their respective IOMMU is disabled,
  or IOMMU is disabled.
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 18023152394
  Original commit hash: 25b12ce89c130cc539a735c45b74725dcda61685
  
  ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
  ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 5df7244739cbb694d2f5af610482cdc68c3a0260 
*********************************************************************************

[SiliconPkg], [ASL]

  LNL-M Resource Priority : ACPI Implementation
  
  [Issue/Feature Description]
  ACPI Implementation for Resource Priority Feature. Updated RP details on ACPI _CPC (Continuous Performance Control)
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 16016926178
  Change-Id: I2bb60d7b301eb574c7e6966941d0366e25020ee7
  Original commit hash: d1076e28217d30751d274e3ca60955013db190d6
  
  ClientOneSiliconPkg/Include/CpuPowerManagementDataHob.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuNvsAreaDef.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: e4d5f6e70552d7de52b9c94e4de2049c8eda515b 
*********************************************************************************

[PlatformPkg]

  [LNL][RPE] Rpe code sync and flow correction
  
  -LNL Rpe driver code sync with MTL-RPE code base
  
  Hsd-es-id: 15010719756
  Change-Id: Id120b75e667a72d32af1fcddcdfaf4415518c9c1
  Original commit hash: 1958c2e149257b9f95b664a5a772774274f4101c
  
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: bacc945b5d5b5e066ea99f65a4d64f12a5223afa 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Add possibility to disable SW-ATS of a specific IOMMU
  
  [Feature Description]
  BIOS FW needs to have a possibility to turn on/off SW-ATS for IPU/VPU
  of default IOMMU and GFX of GFX IOMMU. It may be done by removing the
  respective SATC device scope supported by a specific IOMMU.
  
  Changes:
  1. Added two bios knobs under VT-d debug settings menu:
  - SW-ATS of Gfx IOMMU,
  - SW-ATS of default IOMMU.
  For MCP A2 these options are set to "Disable" by default.
  2. Extended VTD_DXE_CONFIG with array of VTD_ENGINE_CONFIG structures
  which describes behaviors for a specific VT-d engine. For now
  VTD_ENGINE_CONFIG has only one field - SwAts.
  3. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
  instance index which supports a given PCIe device.
  4. Updated UpdateSatc API, from now it removes devices from device
  scope if SW-ATS of their respective IOMMU is disabled.
  
  [Impacted Platform]
  MTL, ARL
  
  Hsd-es-id: 18023106142
  Original commit hash: 4b8643fc90016a7c81c9ecd9c93d6018d16436d1
  
  ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.inf
  ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
  ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
  MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
  MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
  MeteorLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: 5322078209286c340f53d342d335ae8f7cbdfe58 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [MTL-P][A0][PO][Security]:Erase Events are not logged in PSR after LPE all erase actions.
  
  [Issue/Feature Description]
  [MTL-P][A0][PO][Security]:Erase Events are not logged in PSR after LPE all erase actions.
  
  Hsd-es-id: 16016930138
  Change-Id: I04a1ec29d92bad0f915a6eae655f95405930ac51
  Original commit hash: 946ee0e53ea2acea5ec73a8c0efaa4d0e01b1e12
  
  ClientOneSiliconPkg/Include/PsrMsgs.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: d74d678463643114df0af1f84ccdf908d129c257 
*********************************************************************************

[PlatformPkg]

  Add 'ESE FW Version' to Platform Information Menu.
  
  [Issue/Feature Description]
  'ESE Firmware Version' is missing in BIOS Platform Information Menu
  
  [Resolution]
  Add 'ESE FW Version' to Platform Information Menu.
  
  Package/Module: PlatSamplePkg / PlatformSetup
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 16017286830
  Change-Id: I557a1e29730b00ba5e36364483b1aa2f968904e3
  Original commit hash: 3223205663b1ca414be217c3540f151574a07427
  
  MeteorLakePlatSamplePkg/Setup/Main.vfr
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 44ee5b86c31accbfa73e87ff7253befaea40df83 
*********************************************************************************

[BoardPkg]

  [MTLP-A0] [GCC Bios] ASSERT error observed while booting with Bios v2301 GCC Bios
  
  Revert "[MTL P] Remove CPU safe settings(C States) from BIOS"
  
  This reverts commit fe63ca6e5f105545e1bff819601717f1f5963bf2.
  
  Hsd-es-id: 16017337907
  Change-Id: Ib72300d3dce51988cef15cb5fb1afcf6cae9c8d5
  Original commit hash: aa60149f618df02ef0bbe71d714b3744f45f1b40
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 258827dd69e663a999f18416c0e7236ce351f530 
*********************************************************************************

[PlatformPkg]

  PlatformErase: SUT is going to S5 state automatically , once after triggering SSD Erase in Real Mode with SATA SSD on Debug BIOS
  
  [Issue/Feature Description]
  When SATA is not power off with board reset. Frozen bit of SATA secury state still be set after board reset.
  System is shutdown without notification due to SATA is frozen and Skip HardDisk Password PCD is set,
  SATA is shutdown by HDDPassword before LPE/RSE storage erase started.
  
  [Resolution]
  Add the gBdsDeviceConnectingProtocolGuid to notify that storage device begin connect.
  If Secure Erase / Remote Platform Erase is activated,
  LPE/RSE start erase flow when get the event gBdsDeviceConnectingProtocolGuid,
  make sure LPE and RSE can register the reset hook when reset happens during the storage devices connecting.
  
  Package/Module:
  MeteorLakePlatSamplePkg
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 15011588024
  Change-Id: I77f23223db36206d6437051c1af58ae24dff8bc4
  Original commit hash: 25fcb0495ad6556bbc0f5d3368cce82aee3d572a
  
  MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
  MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
  MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
  MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  MeteorLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 82dc03f3413f8ff2fde20049d6565f3b10e92827 
*********************************************************************************


  [LNL] [KW] fix KW error regarding CnvFormPlatformProtocol
  
  [Issue/Feature Description]
  Pointer 'CnvFormPlatformProtocol' checked for NULL at line 683 will be dereferenced at line 688
  
  [Resolution]
  Make line 688 if condition under line 683 if condition.
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 15011528868
  Change-Id: If1c0e61743a4c01ae24f08b7232cd7e329212bb4
  Original commit hash: 129bfd144a9b543b5ab36ac47e3d2a03a6d63edb
  
  Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: b7309649b1a5a669c39b8a8cb8304e0483c0911a 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [Refactor][OC] Cleanup OC legacy features
  
  [Description]
  Some code in CPU RC is not used and need to be removed.
  
  [Resolution]
  To remove not used CPU RC
  
  [Impacted Platform]
  C1S/MTL/LNL
  
  Hsd-es-id: 22015156512
  Change-Id: Ide202c6a3308309b26d65acb832ba9b5ff26aabf
  Original commit hash: 42f36b81ea6378436ecd143d70741ea5238b0774
  
  ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
  ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
  ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
  MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
  MeteorLakePlatSamplePkg/PlatformPkg.dec
  MeteorLakePlatSamplePkg/Setup/Advanced.vfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 75323e88c23ebe290e24b1fec35749ab983c1e74 
*********************************************************************************

[SiliconPkg]

  C1S/Cpu: Remove IsKeyLockerSupported() API from FRU layer
  
  Remove IsKeyLockerSupported() API from FRU layer.
  Move this API into caller as an internal function.
  
  Hsd-es-id: 22015174040
  Change-Id: I28d491d6eea25d0af7aee2042c08fd36a4155eac
  Original commit hash: 3847451b9b2ca2cbd98fd797d822ea4a867a4384
  
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e7af9f332e9fea9c664e844910455deb46cdc336 
*********************************************************************************

[BoardPkg]

  BoardPkg/Tools: Add tool to parse the FMS information from S-ACM Binary
  
  [Issue/Feature Description]
  StartupAcm provide the Family/Model/Stepping (FMS)/FMS mask information
  in each S-ACM binary Processor ID list. This tool is supported to
  generate the FitGen tool input argument based on input binary image.
  
  [Resolution]
  - Add the new tool to parsing the FMS/FMS mask information from input
  binary image.
  
  [Usages]
  py -3 AcmFitEntryGenerator.py
  [-F <BIOS_IMAGE_FILE>]
  [-A <S-ACM_ALIGNMENT>]
  [-O <OUTPUT_FILE>]
  
  Package/Module: BoardPkg/Tools
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011213477
  Change-Id: I1365491099a7cf4bb3c7ff10c1bddd4ca5b69c4a
  Original commit hash: 8bf567f12468999cbbae0178f45352cbbd189dec
  
  MeteorLakeBoardPkg/PostBuild.sh
  MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFMSParser.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFfsParser.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFitEntryGenerator.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmInfoTableParser.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmProcessorIdListParser.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/BaseLib.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBuffer.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBufferIo.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ConstantLib.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/StructParser.py
  MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/__init__.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: cf0a5712e1f4578c0f37a35b9feb2ce86f1f39d3 
*********************************************************************************

[CPU]

  [LNL] Remove PEI64 tags
  
  [Issue/Feature Description]
  BIOS must remove PEI64 tags from LNL BIOS
  
  [Resolution]
  Remove PEI64 tags from LNL BIOS
  
  Package/Module:
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011559086
  Change-Id: I0e2cfdde207298d4ac77f1e8244a0163233cf760
  Original commit hash: e13d4a3b7175abce9fbb352461a2ac456d5b6e47
  
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLib.nasm
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLibNasm.inc
  ClientOneSiliconPkg/Fsp/BuildFsp.cmd
  ClientOneSiliconPkg/Fsp/BuildFsp.sh
  ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
  ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/X64/FspDebugServicePei.nasm
  ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
  ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/X64/FspHelper.nasm
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/X64/FspMpServiceWrapper.nasm
  ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
  ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/X64/DebugLibDebugPort.nasm
  ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
  ClientOneSiliconPkg/Fsp/Library/FspHelperLib/X64/FspHelper.nasm
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/SecHostBridgeLib.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.inc
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.nasm
  ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/PeiDxeTxtLib.inf
  ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.S
  ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.nasm
  ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
  ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/X64/TxtPeiBsp.nasm
  ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
  ClientOneSiliconPkg/Library/PlatformSecLib/X64/ChipsetNasm.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/X64/Long64.nasm
  ClientOneSiliconPkg/Library/PlatformSecLib/X64/PlatformNasm.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/X64/SecCoreNasm.inc
  ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/SecGetFsptApiParameterLib.inf
  ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/X64/SecGetFsptApiParameter.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 6afc2e939c9b8c432313c75074821c48ce106df1 
*********************************************************************************

[SiliconPkg]

  C1S/CpuCommonLib: Expose new APIs GetCpuStrapData and SetCpuStrapData
  
  1. Simplify function GetCpuStrapData:
  Remove code related to retrieving CPU strap data using legacy PMC MMIO
  protocol and PchSpiPpi, because currently it is retrieved using mailbox
  commands instead.
  2. Migrate GetCpuStrapData from PeiCpuPowerOnConfigLib to CpuCommonLib
  and expose it as a CpuCommonLib API.
  3. Simplify function PmcSetStrapMsgData32:
  Remove code related to programming CPU strap data using legacy PMC MMIO
  protocol, because currently it is programmed using PMC IPC command.
  4. Migrate PmcSetStrapMsgData32 from PmcPrivateLib to CpuCommonLib and
  rename it to SetCpuStrapData.
  
  Hsd-es-id: 16016806306
  Change-Id: I1baa772b55117fe81e6a31fdb84ff355127bf944
  Original commit hash: df393dee067cd82b6b701538dd48eec932cfd6ff
  
  ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: d885cb4cdd62e5bca1364ff6696dfd5262b3e52c 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Update BIOS menu option on NPK trace
  
  [Feature Description]
  Current BIOS Platform Debug Enable (PDC) has two knobs/options: Enable-High Power, Enable-Low Power.
  Both are not able to use for post hang system data collection.
  
  [Resolution]
  Modify "Enable-High Power" setting to disable NPK trace. The rest of setting remain the same. i.e. NPK is still powered, D2D DFx link still enable, etc.
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 16017220621
  Change-Id: I91d84ba29eea176b3cc2baa425533d644c580f13
  Original commit hash: dcc17b3e2474547026c1bbfac945a7b01279a269
  
  ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
  MeteorLakePlatSamplePkg/Setup/DebugSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: ddeb7f4010ee80606028fc6f7961940980ff48dd 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [MTL] Request to expose PD FW version available on BIOS page to SystemScope tool for BKC comparison
  
  [Issue/Feature Description]
  Request to expose PD FW version in SystemScope tool for BKC comparison
  
  [Resolution]
  Add PD0 FW and PD1 FW in SystemScope FW information.
  
  Package/Module:
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16017271111
  Change-Id: I8e2093ce9b059c6b375c5522165f6497a8d43c4b
  Original commit hash: 63b43adaa9bd6eceaa8ffa08c18cba1cd053a4d2
  
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
  MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
  MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  MeteorLakePlatSamplePkg/Setup/Setup.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: 3554b86065c0da3164dbb93ac2056bb005f49292 
*********************************************************************************

[SiliconPkg]

  Step 5c List of offsets in unit level clk gating registers was cleaned
  
  Hsd-es-id: 16017187656
  Change-Id: I87a01cb25d5cf1e98894f6e487ef531921f5495d
  Original commit hash: f3d439f5df73c26df7867d9194e5ec441fb0226a
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a595578dabcbf56f836fd1ceb3443390477d4614 
*********************************************************************************

[SiliconPkg]

  Die stepping ID definition - Gfx Die
  
  [Issue/Feature Description]
  Choose either "Issue Description" or "Feature Description"
  General information on the change; what and why
  Please try to use full sentences, proper spelling and grammar
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module:
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16016321322
  Change-Id: I3e16de6cb97e509697082b57dd6698a2b5f4e9f1
  Original commit hash: 89873b0750a7688e091967fada86421f480b17d1
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdDisplayRegs.h
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
  ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 8495b25ff00414396fca217242fd1ff7cc9dcff5 
*********************************************************************************

[SiliconPkg], [ASL]

  ClientOneSiliconPkg/MtlPch: Program PMC ACPI base
  
  Added code which will reserve some portion of IO space for internal PCH
  usage and resrved in that region memory for ACPI space. Similar to SOC
  PMC PCH PMC ACPI base is programed in pre-mem and the PMC device is
  hidden soon after so to get the PCH PMC ACPI address you need to use
  MTL_PCH_CONFIG_HOB data.
  
  Hsd-es-id: 18022691696
  Original commit hash: 9cb31b769b72ce238865e66f7e75f284cb1fbd86
  
  ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
  ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
  ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
  ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
  ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
  ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fd0e23ca9606889d338ecfae886df5df720119c2 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [MTL-M MTL-P | LP5] Create input parameter to control NMOS and CMOS driver mode
  
  [Issue/Feature Description]
  MRC should support external control of choosing to run with NMOS vs CMOS driver mode.
  The default value for this input parameter should be auto, which allows the frequency to
  choose between NMOS vs CMOS mode. However, to help support debug, having an independent control
  of the driver mode regardless of frequency or vccddq is needed.
  
  Input parameters and CMOS control of vccddq, vccio, and vccclk should only be allowed if
  MrcSafeMode[2] = 0
  
  Create Input parameter to bypass LP5 Vccddq Fuse limits. POR and recommended setting is to not bypass
  the fuse values, but for debug, we need to allow a way around fuse values
  
  [Impacted Platform]
  Registers impacted: Phy
  
  Hsd-es-id: 22015434510
  Change-Id: I91363f08f534813cace186188d97d61178779235
  Original commit hash: 29e24e3a34d8760b87e729be2778ba6aa6d7e3a5
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 125dc2b3cafffbf74b9700cf63f207ea69eb3cb8 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Skip Cmd Normalization for A-Step
  
  [Feature Description]
  Skip Command Normalization for Mobile A0
  
  [Resolution]
  Add code to skip this when Mobile A0
  
  Hsd-es-id: 22014909025
  Change-Id: I0e9c13d35d63a8e48fdaa400c3fafa91842ab22b
  Original commit hash: c21d48c05621e8db6db53c59d0fd279942ec169b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2d04dda960eea4f7054ece7a0ba495d0a9bcf4c0 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] MRC to run normalizing for RcvEn/TxDQS after centering update
  
  [Feature Description]
  Reserve 1 QCLK in PI in Read Leveling and JEDEC Write Leveling for DdrIoMbA0 and 2 ranks
  Updated MrcGetSetSideEffect to adjust RankMux by -1 for DdrIoMbA0 and 2 ranks
  
  [Resolution]
  Code change to add 1 QCLK in PI in reserve for these 2 training steps
  Code change to MrcGetSetSideEffect to adjust RankMux
  Code change to check TotalPiDelay to be within MinLimit/MaxLimit
  Code change to LocalStub to account for the additional reserve of QCLK in PI
  
  [Affected Platforms]
  ALL
  
  Hsd-es-id: 22014909225
  Change-Id: I2f870464cf2632343a25b6c45ee52884214bc222
  Original commit hash: 1b2263e60ac25513f41c04d172577281798bcb4f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9b577abb40e5e8abac494ef7567b9055494da1de 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Clean-up MemoryInit restricted lines - Part 1
  
  [Feature Description]
  Review & Categorize MemoryInit restricted lines
  
  [Resolution]
  Move MiniBIOS into Restricted Folder
  Removed all Restricted tag in MiniBIOS folder
  Converted MRC related code (in platform code and MRC) to use MRC Restricted tags
  Remove old projects PCH files
  Update NOC and HostBridge header from BIOS
  Remove unused Restricted code
  
  Hsd-es-id: 15011408383
  Change-Id: Ie893fa2a4c5b756006c3f5818336b0ee2c95f97c
  Original commit hash: b4a882b960fdcbe32327e0f31e6d014ec575d963
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 4c2f018707f0d8f8446433498f9f26f91653e8d8 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | LP5] MTL A0 LP5 CA should always be kept in CMOS mode
  
  [Issue/Feature Description]
  To avoid A0 hardware limitation, LP5 CA cannot be placed in NMOS mode, and needs
  to be in CMOS mode regardless of frequency.
  
  [Impacted Platform]
  Registers impacted: Phy
  
  Hsd-es-id: 22015477484
  Change-Id: Id88370efdf2aa6ae2b1c8a529e1b3749034acf3e
  Original commit hash: 36586ccf1f75527065749e30a1a6c42b8d3fb2a9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 8e8a255609b8a4f4bf5440433c19daa32f9ce711 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] CCC DCC Step Size Calculation Missing DCC Result Reads
  
  [Issue Description]
  Read of the Result registers showing only 0 which caused the Step Size calculation formula to pick wrong value
  
  [Root Cause]
  GetSet read was using ReadFromCache instead of ReadCached and the cached data is 0 thus the reads were coming back as 0
  
  [Resolution]
  Use ReadCached instead
  
  Hsd-es-id: 22015434543
  Change-Id: I39309633d1ca3684d20c897e659457eb8b300cbe
  Original commit hash: ae970827d17a53af36268dc8bfdede38e0bf4f37
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7991c0f1b0b9fe735a7a32bb90c24c822848a377 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  MTL-MP/GPIOV2: GPIO Conflict check Failing in BIOS
  - ENUMs changed to UINT32 in GPIOV2_CONFIG structure
  All attributes of this structure have to be of UINT32 type
  instead of enum types due to the fact that enums are casted by default
  to INT32 (signed 32 bit value) and values with MSB bit set
  are misinterpreted by compiler as signed negative values.
  - Removed EndOfPei callback with gpio lock procedure
  from GpioV2PpiInitPei file.
  - Added gpio lock procedure to MtlSocOnEndOfPei function
  to avoid issues with P2SB lock at end of pei event.
  - Updated initial reset configuration for several GPIOs
  - Updated initial TxLock configuration for several GPIOs
  
  Hsd-es-id: 14016896770
  Change-Id: I5746366615dd3b4d1ef9fbe1038050f7a9df5e39
  Original commit hash: 43476507f86c8469eb269a4ab8b63ce2b46509ff
  
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
  ClientOneSiliconPkg/Include/GpioV2Config.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ab05f3fd566950fe9b3f03210b04f64c0cea7441 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Updates to BIOS programming for Gfx/Media/Display
  
  [Issue/Feature Description]
  Created GraphicsInfoFruLib
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module:
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 16017259222
  Change-Id: I0f4921d534809a60faa2443051dcd73469e30f2f
  Original commit hash: 25caa75c9115e9e0437ecbf2021cafec04bafe8b
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
  ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
  MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 5477032af8f17e1c60141d5b6235cd35d0cb8aac 
*********************************************************************************

[BoardPkg]

  MeteorLakeBoardPkg/Disable VTd for ES0
  
  [Feature Description]
  Disable VT-d BIOS support by default in ES0 MCP A2 VT-d unfused SKU.
  
  [Resolution]
  Set EnableVtd to disabled
  Set DmaControlGuarantee to disabled
  Set ControlIommu to disabled
  Set X2ApicEnable to disabled
  
  MeteorLakeBoardPkg/PatchTable:
  
  [Impacted Platform]
  Default P M.
  
  Hsd-es-id: 15011560808
  Change-Id: Ibfa122a5731b74f7fbfe858e2e7751f93ffe2395
  Original commit hash: 330f2f98be84aeabd46c6af1a40727a31622a38b
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a37cb22542af4d5034f055ead01fe7cacd5b6a35 
*********************************************************************************

[BoardPkg]

  clkreq and gpio fix for ppv boards
  
  [Issue/Feature Description]
  Fixing incorrect comment
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module: MTL
  
  [Impacted Platform]
  MTL-P
  
  Hsd-es-id: 14016765065
  Change-Id: Idb5cfa929b7c11e61038204d95c01cd1c1c42eeb
  Original commit hash: d22f9d152293564977c9de6fcc5fd30c1bdbcada
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 21a57649ef22bbfdc513b904d2d0f1ef93e3528f 
*********************************************************************************

[BoardPkg]

  Adding untracked file
  
  [Issue/Feature Description]
  [MTL][P682][A0] : unable to enumerate PCIe PXPB pcie1.port2 with Lane reversal
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module: MTL-P
  
  [Impacted Platform]
  P
  
  Hsd-es-id: 14016765065
  Change-Id: Ibd47090515651cd308a03a36e8d79682c0eb5788
  Original commit hash: 0ed53d2a1bc4252f0a4c2a9ddc904febcb3d34b4
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c58ac0da91660527f6301f7542538c1750df6e1d 
*********************************************************************************

[ASL], [BoardPkg], [PlatformPkg]

  Rename the option PS2 Keyboard option entirely to "Scan Matrix Keyboard Support" and enabled it on mobile skus.
  
  [Issue/Feature Description]
  Renamed BIOS setup Option as Scan Matrix Keyboard Support from PS2 Keyboard and Mouse
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module:
  
  [Impacted Platform]
  MeteorLake
  
  Hsd-es-id: 16017169019
  Change-Id: I61ad57ba6225089efbdeb69d1acb31b8de98c37c
  Original commit hash: 20ce90bff54feff0d304e28a481926590ecd3edd
  
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
  Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 5168ca72510d3dccf869563430c01271d479598f 
*********************************************************************************


  [XmlCli] Cleaned up Ready to Remove Restricted tag
  
  [Feature Description]
  (1) Removing Restricted tags from Feature which can be removed with no impact
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 15011346057
  Change-Id: Ieb8ae536757cd6b0764bf20c23fc6629ead4e599
  Original commit hash: 08186c8609379c8c4e8ea806c1f67af16c7c20f2
  
  Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 603c3c71bf2e4da328e6b5c28e1a6f2629b68b4c 
*********************************************************************************

[BoardPkg]

  MeteorLakeBoards/BoardVpdPcdsInit: Add MTL-P crb board id 0x1A
  
  Add MTL-P CRB Board id 0x1A
  
  Hsd-es-id: 1509151828
  Change-Id: I5da68fc8e2b60073dfbf573151280daeafcec942
  Original commit hash: 7f0496837f6a3f8efa8803e5a07009191dd64cf8
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3673f05a94981cca1dec31f12fd52ee24a343f66 
*********************************************************************************

[PlatformPkg]

  [RPE]: "Clear Intel ME settings" option is not present in Mesh commander under boot settings in RPE flow
  [RPE]: BIOS to report on ConfigurationDataReset boot option support
  
  [Issue/Feature Description]
  The CONFIG_DATA_RESET is missed in Remote Control Capabilities and causes "Clear Intel ME settings" option is not present in Mesh commander under boot settings
  
  [Resolution]
  Add CONFIG_DATA_RESET Bit.
  
  Package/Module: PlatformPkg/Features/AMT
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 16017101084, 15011558484
  Change-Id: I3ac230fb9156b660cc43efb54c767bf3caaf94b1
  Original commit hash: 01526844d0edd737b8cf89686b4bdc57eca8d1a7
  
  MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
  MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
  MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
  MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: b621e0dd6a5a2eb72df92159bfefbd50b8334bf9 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "Port Lontium/Everest."
  
  This reverts commit 6234a8248ec8696b4a23081244b19f77676716a5.
  
  Hsd-es-id: 1509151828
  Change-Id: I64522ef4c8272c850e9777ecfe5936b5c47ad97d
  Original commit hash: 31f70d5ae33c3d62e928d0192f5765927d19a4cc
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
  MeteorLakePlatSamplePkg/Setup/PchSetup.uni
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7ccc088fce91d3227e89e7e3e8fe0193a2966a56 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: PCH PCIe Equalization flow update due to malformed TLP observed on RP
  
  Malformed TLPs were flagged on PCH RP, and this was tracked to miss
  in BWG Equalization flow implementation. This change is correcting PCH
  Equalization flow to include neccessary checks while performing Link training.
  
  Hsd-es-id: 14016998992
  Change-Id: I54d4ef6b64fa27d53b6998275d4c4a86b7a5f176
  Original commit hash: c0583b30150485585b6a262cff2f626765f39b9f
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: ee4c2ad1d3a29491d2421a9fe745ca3fd74ef07e 
*********************************************************************************

[SiliconPkg]

  KW Warning / AsfBootOptions IanaId can never reach the value 0xBE110000
  
  [Issue/Feature Description]
  AsfBootOptions IanaId can never reach the value 0xBE110000.
  
  [Resolution]
  Convert INTEL_IANA_SWAP32 result to 32-bit.
  Make sure ASF_INTEL_CONVERTED_IANA and ASF_INDUSTRY_CONVERTED_IANA are correct.
  
  Package/Module: ClientOneSiliconPkg / ME
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 15011440535
  Change-Id: Id19defff479575762c2833a3e0291c04e6309b1a
  Original commit hash: b26737ccd82373e9cc6374ea1c6d915c57d904a1
  
  ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 62e7a64d3f08f47cbb81ad7a048129e1fd349969 
*********************************************************************************

[BoardPkg]

  [MTLPS] Update SkuID for MTL-PS PPV
  
  [Issue/Feature Description]
  Update SkuID for MTL-PS PPV since the DisplayID (in SkuIdMtlPSDdr5Ppv.dsc) had been updated.
  
  [Resolution]
  na
  
  Package/Module:
  
  [Impacted Platform]
  MTL-PS PPV
  
  Hsd-es-id: 1509151828
  Change-Id: If8f53b42794fcbc6fbfb93db7de30d4c6e949852
  Original commit hash: b3f9e56cf58fa861f72f5034b25162429b697026
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1f9cd2d6417e54fabe1bb6cf767d2261d1f1abeb 
*********************************************************************************

[SiliconPkg], [ASL], [PlatformPkg]

  [MTL][A0][BiG] BIOS shall register SW Dispatch 2 SMI Callback to update BIOS Guard using FFT tool instead of IO Trap callback
  
  Change io trap to sw smi as trigger mechanism for BGUP update
  
  Hsd-es-id: 18022850047
  Change-Id: Ifdb37040d85be1b4f80926253e7adebb67d2df7a
  Original commit hash: e486532aa2cccbfea0394b824c0c8bd642d59eca
  
  ClientOneSiliconPkg/Include/BiosGuard.h
  ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
  ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
  ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 69b76d14624039bd30847dff8dde785be1bf989c 
*********************************************************************************

[ASL]

  [MTL][ADL][LNL] PCI Express Root Complex (PNP0A08) ACPI Power Resource (\_SB.PC00.D3C) causes devices to stay in D0 on S3
  
  [Issue/Feature Description]
  The BIOS is going to update D3C, DMA0, and DMA1 Powerresource package system level to '0' for the fixed the issue
  
  [Resolution]
  Update system level of PowerResource(TBT0), PowerResource(TBT1) and PowerResource(D3C) to 0.
  
  [Impacted Platform]
  MTL, ADL, LNL, etc
  
  Hsd-es-id: 22015139063
  Change-Id: I8a4aeb6fca179484c380532c1448193df794be9e
  Original commit hash: 540a858ace82e20614f3b26f2b6e4170238dc106
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: c719e8f296cb407b99567e981121bdd9cb912319 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [MTL] [RPE] Add support of OEM Customization Enabling Hook.
  Add an example of dump OEM Custom Action parameter.
  Also fix a bug about set RPE action order according platform.
  Also fix some code style issue.
  And fix an issue about double free buffer when RpeInitialize() failed.
  
  Hsd-es-id: 16016801735
  Change-Id: I368385643c12f79d6d9f86e1c9ca65288a111bfa
  Original commit hash: 2f7ac93ff9394515f9051ebfc3fb5cec44eac004
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
  MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
  MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
  MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
  MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.inf
  MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
  MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
  MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
  MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
  MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
  MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
  MeteorLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  bug

*********************************************************************************
Commit: bbb2be60c2ed08da57a4e4a707c5bd3f66667750 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Deprecate OPM for ARL
  
  [Issue/Feature Description]
  
  [Resolution]
  
  Package/Module:
  
  [Impacted Platform]
  Default S
  
  Hsd-es-id: 16017225912
  Change-Id: I1b0fe031469e4b1d8a8187e6527c04d581129634
  Original commit hash: 90a73b58a6da883ce68705a7898221ae7e286c7f
  
  ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  MeteorLakePlatSamplePkg/Setup/Setup.inf
  MeteorLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: 49112d8f16ec3922dde2d86c3a29f2b5f3f0dd58 
*********************************************************************************


  [LNL] Fix integrate newer version FwUpdateLib would get failed
  
  [Issue/Feature Description]
  To upgrade the newer version FwUpdateLib would get failed due to symbol conflict.
  Use new driver to install protocol to solve duplicate symbol cause build failed.
  Use locate protocol to call later.
  
  [Resolution]
  - MeFwuOnProtocol: To locate the gMeFwuProtocol protocol to use.
  - MeFwuDxe: To install the gMeFwuProtocol.
  - PlatformMeFwUpdateLib: To link the actual FwUpdateLib in the library each function
  could be bypassed based on different platform.
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 15011516899
  Change-Id: I0cd52cdb6a4adc49473ada1863e8732f51e8ea61
  Original commit hash: e91c8c6896bffab1d93c0e28dd6a336051a04072
  
  Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/MeFwuDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: e81bcab7bb13d966a1a70741c0a76e6cf2f5d226 
*********************************************************************************

[BoardPkg]

  [MTLPS] Update default VBT for PPV platform
  
  Change the Display ID to 0x2 i.e. DDIA eDP + DDIB DP for PPV.  The existing GOP Vbt binary for DDIB already configured as DP.
  
  Hsd-es-id: 1509151828
  Change-Id: Icae61c978eac3c85b3cfee54919f397007948fb8
  Original commit hash: 7479448fc1584dc0054d5a4f5c69c57747848e6e
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9773fea09c24d062e697e66f952811a5d4d9f8a9 
*********************************************************************************


  EcFeaturePkg: Modify and rename BatteryDxeLib
  
  [Changes]
  1. Rename BatteryDxeLib to DxeBatteryLib
  2. Rename GetDesignedCapacity() to GetDesignCapacity()
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 15011455500
  Change-Id: Ib4064e85b768917c443a1b6f1759fa8951202004
  Original commit hash: f4c7ecf73826f70351c078cce8aaa3dc2971c7a3
  
  Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
  Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.inf
  Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
  Features/Ec/EcFeaturePkg/Include/EcFeatureLib.dsc
  Features/Ec/EcFeaturePkg/Include/Library/DxeBatteryLib.h
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/BatteryData.h
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.c
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 83d17f0c9489d3b96331832192f6b3663fa2f8de 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Code cleanup - Heci messages header files
  
  Moved Global Reset definition to MKHI file
  Renamed CoreBiosMsg.h -> HeciAddressess.h
  Included HeciAddresses.h in each header file that defines HECI messages clients.
  
  Hsd-es-id: 18022829242
  Change-Id: Id77779434fcf947156ac0c4201c9177f74c62631
  Original commit hash: 8a7a55dafc5cf465ae06ca2b434518565d5f53b7
  
  ClientOneSiliconPkg/Include/AmthiMsgs.h
  ClientOneSiliconPkg/Include/AsfMsgs.h
  ClientOneSiliconPkg/Include/BupMsgs.h
  ClientOneSiliconPkg/Include/HeciAddresses.h
  ClientOneSiliconPkg/Include/IccMsgs.h
  ClientOneSiliconPkg/Include/IshMsgs.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/MchiMsgs.h
  ClientOneSiliconPkg/Include/MeBiosPayloadData.h
  ClientOneSiliconPkg/Include/MeiBusMsg.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/Include/PsrMsgs.h
  ClientOneSiliconPkg/Include/SpdmMsgs.h
  ClientOneSiliconPkg/Include/UpidMsgs.h
  ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
  Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: d934d139056a2b04b754badeadad6665a9b754e5 
*********************************************************************************


  Features/SataEraseDxe: Fixed Klocwork warning with improper casting
  
  Created a temporary variable to promote the multiplication of
  'ControllerData->time_for_security_erase_unit * 2 * 60' to a UINT32
  before passing to EFI_TIMER_PERIOD_SECONDS.
  
  Hsd-es-id: 15011439184
  Change-Id: Ided66b2b8f73c32b3424f700c5926d51703ac227
  Original commit hash: 78e8c645f253d32948821ed3bf2935027df57105
  
  Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: temporary

*********************************************************************************
Commit: 453161d8cf5031c5b58e1c4d5c2cf187f87fadca 
*********************************************************************************


  FirmwareGuard/CapsuleFeaturePkg: After Firmware Update OEM ID set on CSME, Capsule Update can't update correctly.
  
  In general, Intel(R) ME Firmware Update ->Firmware Update OEM ID will be updated by OEM customer from <00000000-0000-0000-0000-000000000000> (Default Value) to <Specific OEM ID>.
  Currently, if customer update the OEM ID, CSME capsule will be skip.
  Cherry pick solution from ADL/RPL.
  
  Hsd-es-id: 15011508232
  Change-Id: I714b52ccaca8ae73be25491b7267d758e0de0340
  Original commit hash: 79bc71b35b4e4c0311797d3dd87fd4f237e344e9
  
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: RPL
  --Commit Message Contains Key Word: cherry

*********************************************************************************
Commit: d1e9753a0d3540c945d2af50505d69e0efb777f7 
*********************************************************************************

[SiliconPkg]

  MTL-P [ACE@Audio] Incorrect Hardware-ID of BUS with Audio DSP option set as [Disabled] in BIOS
  
  Program compilance mode when DSP is disabled to CC_040300.
  
  Hsd-es-id: 18022644358
  Original commit hash: f58e1b2b95d2b604828ff6c184e2045203dcf8ce
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 1daf0d60d7a052a3b9cf6b434de1924e74d0502e 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Per Pin CS: Fix Per-Rank CS Offset Loss When Margining With MrcIterationCmdCtl
  
  [Issue/Feature Description]
  Some power training and margining steps in the MRC use the
  ShiftPIforCmdTraining function with the MrcIterationCmdCtl option to
  change sweep the CS and CA timings relative to the current trained value.
  The function ShiftPIforCmdTraining was recently changed to always clear
  the CsPerBitCcc GetSet which results in an unexpected effective Rank CS
  PI code change on multi-rank systems where there is a trained non-zero
  per-Rank CS timing offset.
  
  [Resolution]
  - Refactored MrcCsPerPinNormalizeRanks to support CtlPiCode input values
  and normalization on a per rank mask basis.
  - Added calls to MrcCsPerPinNormalize after each MrcIterationCmdCtl restore.
  
  [Impacted Platform]
  All
  
  Registers impacted: MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 22014881694
  Change-Id: Id49a60e5885b4bb90638445897771cc4e5174981
  Original commit hash: ce606d804f166fd70cd187382f437fc15b44d9a6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6f1cb07c2c7475e5b617a7f31fffb7faeb7106eb 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] DCC Init - enable step size info and warning message in default BIOS log for PHCLK and QCLK Calibration
  
  [Description]
  (1) PHClk Duty Cycle Calibration, enable step size info and warning message in default BIOS log
  (2) QCLK Duty Cycle Calibration, enable step size info and warning message in default BIOS log
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 22014962598
  Change-Id: I640c50c79b89fb93b11d29614fba1d2d947dc12c
  Original commit hash: abd902df943b237fb1f092ecac1da252ad4b3cf5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d35dea1a969608ada97d8f4ea632990806697f1d 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | LP5] Make the workaround for ReadMPR WCK Gear4 a permanent workaround for MTL
  
  [Issue/Feature Description]
  The workaround that requires LP5 Wck Gear4 single rank to run readmpr ReadTraining
  while wck is in safe mode, needs to be applied to all MTL family steppings.
  
  Hsd-es-id: 22015304377
  Change-Id: Ie2796743b58b25f7a91b7deec886b0fd39261e2e
  Original commit hash: 70200c9e59b689cf3e7de9bd18c8fbe0ec56de4a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 11020bc729694497d92fea89f4f19d8527fe767d 
*********************************************************************************

[SiliconPkg]

  [IP_FW][PCIe] IPFW development to align Code with FAS 0.5 - Part2
  
  Address gap for HWEQ and SipInitRootPort
  
  Hsd-es-id: 16017165252
  Change-Id: Id00a5318543e64e77a06140679b80b09a3091da3
  Original commit hash: 06ef13dbf6a6ca47ab32d739c64c3a0724c17aed
  
  ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 1ecc0aee2000cad7f169ec014090c2abce702992 
*********************************************************************************

[BoardPkg]

  MTL PO Safe Settings: GPE1 to be disabled bydefault
  
  Disable GPE1  by default safe settings for MTL PO.
  
  Hsd-es-id: 22015251138
  Change-Id: If8fff8f96be18467c36640d1889401e2b55c2d23
  Original commit hash: f413d42db3a494dd58d82229a3a9d0e948ea71d6
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: byd

*********************************************************************************
Commit: 5ab8b01808fcc9182c7ba220ea322f623f4c74e4 
*********************************************************************************

[PlatformPkg]

  BIOS Support to add new HWID for HidWovLed ingredient on MTL
  
  Making the knob disabled by default till driver integrated in OS.
  
  Hsd-es-id: 15011175954
  Change-Id: I8eca2669300ef6133ce56aa64f93c205dbf32dca
  Original commit hash: de58cc790255510d7372f019cdf11d72e0ea8c1c
  
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 86bccf0bb31be222be6b8aaeed5286ba202cfac3 
*********************************************************************************

[SiliconPkg]

  Revert "Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock."
  
  This reverts commit e7fc23e9f68568ee3021ead961dacea5905b241a.
  
  Hsd-es-id: 16017144247
  Change-Id: I151fa75e16d4673ce3a2a70ff53ee1b3de77cf16
  Original commit hash: 95d33106735548aebd3040d4c91dfbc4ebb0155d
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
  ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
  ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: be37aa3c47c24e84c97c96e91dc800e673d17c31 
*********************************************************************************


  [LNL] Solve quality check CheckFormat failed
  
  1.Replace line ending format from unix to windows
  2.Replace non ascii characters
  
  Hsd-es-id: 15011487150
  Change-Id: I3be89c02f6e025fbf5574996c6360f87a66697ac
  Original commit hash: 2f569317fe8e12dcaf3574bf70f515dc262e2918
  
  Features/Connectivity/CnvFeaturePkg/Readme.md
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: a0b442f39a6ab10e50d74034ae4d781cebd11acb 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  BIOS Support to add new HWID for HidWovLed ingredient on MTL
  
  Request to add BIOS Support, new HWID and BIOS Set up menu to keep default enable for HidWovLed ingredient on MTL.
  
  Hsd-es-id: 15011175954
  Change-Id: Icb3ff8e45f0927debd5a74fbc3408423a22446c1
  Original commit hash: d2f478ddf24882bfdb32fa8849767b2fef0e2298
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  MeteorLakePlatSamplePkg/Setup/Setup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 92056ff2da676abe873d1424d52aa3a04da181e2 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  DGR: [MTL] Code to check Brand Identity MSR before loading DGR
  
  Implemented code to check Brand Identity MSR before loading DGR.
  
  Hsd-es-id: 16016551818
  Change-Id: I936f56b5f35f57d45d94ef2d62ba4427d71784b7
  Original commit hash: d05cccdeb83d1807c16141d9edf3024f3ad7bd0e
  
  ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: brand

*********************************************************************************
Commit: b54a0a8497763ae0e280728a57333936d0b2ce16 
*********************************************************************************

[ASL]

  C1S/CNVi: [LNL] Update IP register/names base on 0.8 OSXML release for PCH/South-SoC IPs- CNVI
  
  Update register definition based on OSXML release.
  
  Hsd-es-id: 14016438541
  Change-Id: I95975f42fa5b1efd4b6ab4723ce0b80555649e2b
  Original commit hash: e94fa37b2603843c43367d1c8f3f5b207d413795
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
  ClientOneSiliconPkg/Include/Register/CnviRegs.h
  ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 38011bd96c6b6242ef118aeb46c207b6026706f0 
*********************************************************************************

[PlatformPkg]

  MeteorLakePlatSamplePkg: Revert MKTME TPM log change
  
  Revert the change to add additional TME log information.
  It was decided that this change requires additional changes
  to OS to recognize the new event types, therefore, its
  needs to be reverted until a later time.
  
  Hsd-es-id: 14016945389
  Change-Id: Iab6547462ca5bd57f319c362159bbf484a721622
  Original commit hash: 6dbc4386724be7daf487ea1b6074cab119302a98
  
  MeteorLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 063a9ac388a9012b700e4d9de492f976a962e057 
*********************************************************************************

[SiliconPkg]

  C1S/GpioV2: Added missing signals' definitions for LPSS, SNDW and THC
  
  Updated autogenerated GPIOv2 files for LNL, this change adds missing
  signals' definitions for LPSS, SNDW and THC.
  
  Hsd-es-id: 18022769078
  Original commit hash: 91920c2a4da6c18971b245b5aed1315ed4e0b16e
  
  ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 336b33d14e4e1f8048126a274031b474be90f9a1 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P MTL-S | DDR5] Limit Memory Frequency to 3200 MT/s and Disable SAGV
  
  [Feature Description]
  (1) MRC must limit the DDR5 default memory frequency to 3200 MT/s as a
  temporary PO safe config
  (2) MRC must disable the memory SAGV feature by default as a temporary
  PO safe config
  
  [Impacted Platform]
  All
  
  Registers impacted: MC [ ] Phy [ ] Both [ ]
  
  Hsd-es-id: 22015413786
  Change-Id: I342699e1c7367bd9a242b5e185631bbd0cd58f75
  Original commit hash: c5eff16a5e29a1bd2bdb125fccc99f0b0f2d9ce0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: temporary

*********************************************************************************
Commit: 7adac5b9a1f5ceb7302a6898b14a4d2c6a940d07 
*********************************************************************************

[SiliconPkg]

  C1S/DxeVtdInitLib: Add a definiton for DHRD header with extra 'Size' field
  
  Changes:
  1. Add EFI_ACPI_DMAR_DRHD_HEADER_OVERWRITE definition, which has extra Size
  field (defined in Intel VT-d Architecture Specification v4.0)
  2. Update DxeVtdInitLibVer2.c file to use 'Size' field instead of 'Reserved'.
  3. Remove dynamically updating Size field in LNL - there is no need for that.
  
  Affected platforms: MTL, LNL
  
  Hsd-es-id: 18022725369, 18022725509
  Original commit hash: 3755d873bf9af5bc35477a640b4cfc948f37cabb
  
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 7702b5cbcde569e8be0eaf41d5703ed22643fc29 
*********************************************************************************

[SiliconPkg]

  [LNL] PamLock should be done via MchBar + 0x00006a38U rather than doing in the PciSegment of 0 0 0
  
  Hsd-es-id: 16017050863
  Change-Id: Ie4f16d423119a880c73a2d323332e0e0253a4233
  Original commit hash: d1bffe3ef012eabf171f9984639aa6aef5461386
  
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 2b48d9812af56cfca40c3d45d218f2b2185af07b 
*********************************************************************************

[PlatformPkg]

  Revert "[MTL] Remove TXT restricted tags, part 2"
  
  This reverts commit eb2451b4c1b0a8a37278fae29b9fcbf5c31d29e0.
  
  Hsd-es-id: 22015410604
  Change-Id: Ia78822e0d5ec3b564ae6b5ec7b4275e625b6ecea
  Original commit hash: 688997a700f62350ee115da5482ceb01c48a4414
  
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: da28bf726217f77aee32f1a723599d5e5391df91 
*********************************************************************************

[BoardPkg]

  [MTL-P GCS] BIOS support for MTL-P GCS
  
  Update SPD file as per LP5x 1R memory used in GCS build.
  
  Hsd-es-id: 16016530324
  Change-Id: Ied2fe18d645ef6ad0c53c42ce628e262d34b4501
  Original commit hash: 0f2e229b9646a7d1c75740605ca62be70c6c73b3
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: de56c37c3e1fe5a0ae5b4a3e7baf2342ca17dfd9 
*********************************************************************************

[SiliconPkg]

  [MTL-P MTL-M MTL-S | DDR5 LP5] [MTL-P][A0][T4-LP5][PO]: SUT fails to boot with internal graphics BIOS 2264.02
  
  [Issue Description]
  LP5 T4 systems fail to boot with the latest MRC.
  
  The MRC log shows that SAGV is enabled at POR frequency when LP5 should
  be operating at a safe config of LP5 3200 MT/s with SAGV disabled by default.
  
  Root Cause:
  A recent change in the MRC Safe Mode config moved the application of the
  safe mode inputs too late in the execution flow. The safe modes should
  be applied before the MRC task call table starts begins executing.
  
  [Resolution]
  - Moved the call to MrcSetSafeModeOverrides into MrcStartMemoryConfiguration
  prior to the MRC task call table loop.
  - Split out the MrcSpdProcessing DRAM type detection into it's own function
  which can be called outside of the MRC task call table. This new function
  MrcGetSpdDdrTypeParams is called prior to MrcSetSafeModeOverrides and
  populates the DdrType variables that are required for per-DRAM type safe configs.
  - Added an early restore of the DdrType parameters for the warm reset and S3 flow.
  
  [Impacted Platform]
  All
  
  Registers impacted: MC [ ] Phy [ ] Both [ ]
  
  Hsd-es-id: 22015408026
  Change-Id: Idfe74ebc63382117969e959128f37242ba557f21
  Original commit hash: ce3662c26329721f01bf71b18c04a0ad44dc6215
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1241109fadc9854e522c08ad512e6102f762898f 
*********************************************************************************


  BirchStreamFspPkg: [FSP-API:Restricted] Update IioPcieConfigUpd header.
  
  This patch updates the FSP header file IioPcieConfigUpd.h to align
  with the newly refactored IIO structures and definitions.
  
  Hsd-es-id: 15011422790
  Change-Id: I52493e403989ae664d22e4641a838ebf237a70d4
  Original commit hash: 523f02a9aad7aea9f72caa1492cd14a3be839252
  
  .gitignore
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 1b2cd403dea8ac41ae437f9ad612af80c3800fb4 
*********************************************************************************

[PlatformPkg]

  [MTL] Remove TXT restricted tags, part 2
  Deprecated unneeded CPU SV test knobs.
  
  Hsd-es-id: 22014960582
  Change-Id: I5b4fdf9065e351224e0aa0e82bc364ee34c827e1
  Original commit hash: eb2451b4c1b0a8a37278fae29b9fcbf5c31d29e0
  
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 859ba4e309f4f013ae3359caf30257d1d4ea47ff 
*********************************************************************************

[BoardPkg]

  [MTLPS] Update Default VBT and SKU ID
  
  Update default VBT and SKU ID for MTL-PS CRB, RVP, and PPV platforms
  
  Hsd-es-id: 1509151828
  Change-Id: I1040166ee17558c9a7874af3a7bea4697304578a
  Original commit hash: f3fdbc3c73d7a9361a48d33c7005730be386c8e3
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8a6cb4a36fd315379ab68389856660c603b07647 
*********************************************************************************

[SiliconPkg]

  [LNL] Fix code to get the correct number of supported SOC cores
  
  cherry-pick MTL PR https://github.com/intel-restricted/firmware.boot.uefi.iafw.intel/pull/8323
  
  Hsd-es-id: 16016806306
  Change-Id: Iaf4d09d7a3403fec827d96f5483caf8752107855
  Original commit hash: 8bc311f6258afa03cd670ff567a2dcb60cc8af2c
  
  ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: cherry
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 6f1bbc5b4a625b7f2ac09154490433993b65e803 
*********************************************************************************

[ASL], [BoardPkg]

  MB down config support of DG2: VRAM self-refresh support - Phase 2
  
  Hsd-es-id: 16017001011
  Change-Id: I0ec08d07d11a7b7d598651f64c64ec22393797aa
  Original commit hash: 64947f00475c0fb2c49d7dfc2a86e43e795f1469
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: b4f0c92b2d9291c6a6f8944153a3f57f851837c3 
*********************************************************************************

[BoardPkg]

  Intel\MeteorLakeBoardPkg\MeteorLakeBoards\BoardVpdPcdsInit\SkuIdMtlPLp5xTxRvp.dsc: Fix for AutoWake from S4
  
  AutoWake was happening due to _L6F event not being cleared. F20 Wake event being triggered.
  Changing the Input Wake Interrupt Gpio F20(PEG_SLOT_WAKE_R_N) to Inverse Polarity
  for both T3 and T4 LPDDR5 systems.
  
  Hsd-es-id: 22015378340
  Change-Id: I61e4aca4b48bafe7ee7026751db6a6d4ab4c5769
  Original commit hash: 407eb7e9e88fdb4a1797ca5bf65c7f8845cb0aba
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bb6293dd5363c28cc83d265a9b6ba77b0ec22526 
*********************************************************************************

[SiliconPkg]

  Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock.
  Change in IpBlock affected SOC libs: MtlSoc, MtlPch, LnlSoc - replace PcieSegmentBase with PcieConfigAccess init in IshHandleInit.
  Set bits SLEEP_EN, D3HEN, DEVIDLEN, PMCRE to default (0) during ISH initialization
  Fix: ISH initialization in not done on MTL-SOC-S now.
  Fix: POW_LAT_VALUE and POW_LAT_SCALE fields of D0I3_MAX_POW_LAT_PG_CONFIG register are unused - remove programming from BIOS.
  
  Hsd-es-id: 18022659270, 18022659115
  Original commit hash: e7fc23e9f68568ee3021ead961dacea5905b241a
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
  ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
  ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 1f144186b0d7d379190e21722667b1bd23582f5c 
*********************************************************************************

[SiliconPkg]

  C1S/LnlSocCnvi: Replace usage of current Gpio library with new GpioV2
  
  Changes:
  1. GPIOV2 support added for LnlSocCnvi.
  2. Added missing signals for CNVi.
  3. Fixed a bug with community numbering in LNL.
  4. Moved lock of all GPIO pads to EndOfPei event.
  5. Moved GpioV2NativePads.h header to C1S/IpBlock/GpioV2/IncludePrivate.
  
  Hsd-es-id: 18021146608
  Original commit hash: 8f19d386600146ef45f24d529215c0681907bb40
  
  ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word:  bug

*********************************************************************************
Commit: 3f5803e1304fcf4be7d36fd219e862d4e8176408 
*********************************************************************************

[SiliconPkg]

  [LNL] Some changes should be merged for supporting PEI 64bit but missed
  
  1.Updated X64 MpServiceParameter struct.
  2.Reserved 32-byte shadow space on stack before calling function according
  to X64 calling convention.
  3.Some function declarations are not aligned between C code and header file.
  Added EFIAPI to these functions to make them aligned in X64.
  4.Use EfiStatusToUint32/Uint32ToEfiStatus to produce/consume 32bit status code
  in FSP_ERROR_INFO_HOB struct.
  5.RSP may not be 16-byte aligned after reserving buffer for processor count
  and BIST status in CallPeiCoreEntryPoint. Forced RSP to align on 16-byte
  boundary before calling SecStartup.
  6.Use Vtf0.inf instead of prebuilt VTF0 binary for source level debug right
  after reset vector.
  
  Hsd-es-id: 15011382417
  Change-Id: I7bc8cd0a7a0cdd4aa0bc29eb0b61aa25dab5c817
  Original commit hash: 92bbdee07295784bdf2ccc476af3632f8e9a1f7d
  
  ClientOneSiliconPkg/Include/Library/DmiInfoLib.h
  ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
  ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: d002b59e41942a01002f19b1b33e4eaf7fa65bd2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Adding usage CSI USB3 IP lib
  
  Created CSI related file in LnlSocInitLib that can be used for USB
  initialization through CSI compliant API.
  Common code is extracted to a separate file that's used for both cases.
  
  Hsd-es-id: 18021148090
  Original commit hash: 184a63e3a6246a651c30a5baaeffc2792620f1fa
  
  ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 9f46e013e0468c4b27934f9c2080a93978896ed9 
*********************************************************************************

[SiliconPkg]

  LNL-M Resource Priority :  setup configuration & MSR's config for Resource Priority
  
  Hsd-es-id: 16016234947
  Change-Id: I4b14f54747addfc59123720d80df89537f79064b
  Original commit hash: e4d3c7327769c534239c0ee35604556b9d1b933c
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
  ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
  ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 15db25ef9b5116d2597750a13ef0d805ef115831 
*********************************************************************************

[PlatformPkg]

  [MTL-P][A0][PO][Security]:Erase Events are not logged in PSR after LPE all erase actions
  
  -Sending PSR data after completion of erase action
  
  -Updating data in NVM after clear NVM action and Reload Golden Config
  
  Hsd-es-id: 16016930138
  Change-Id: I0c206fc40261ff9fab831b41dcd0e35e1eb7ca8f
  Original commit hash: 341747365445f56d034cef8a35c666ffe0230761
  
  MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: cef70a4b820f151c1ca4a17171320131869407c0 
*********************************************************************************

[BoardPkg]

  [MTL][A step PO] Remove CPU PowerManagement safe settings from BIOS.
  
  Removed below CPU safe setting from BIOS.
  Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) SpeedStep(tm)
  Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Speed Shift Technology
  
  Hsd-es-id: 14016587145
  Change-Id: I6d45c4111ce33cda5335603c4cbadb3245f48ecc
  Original commit hash: bee1ab316dcb450e56892310e77bb1091627f3cf
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2d62f440376ee8677b2b4b7326cc5fa09a37e903 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [LNL] Compute DFD_EN
  
  Rename "InfDfxPwr" policy and function to "DfdEn"
  
  Hsd-es-id: 16016921259
  Change-Id: Idb2d98a8b69fcdef7dbf9c8e5f9effda5f743b59
  Original commit hash: 7d7916c9d269a45135672bb6cf1bfa5eba600604
  
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
  ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
  ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
  ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/DebugSetup.c
  MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
  MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 528889df6990cb6d209c8ea62b5e60a4ef6bc963 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Provide only InternalOnly tools / bins / script in BinFilesForExternalBuild.zip
  
  Rename
  Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/BpmGen
  Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/*.pem
  To
  Intel/MeteorLakePlatSamplePkg/InternalOnly/ToolScripts/BpmGen
  Intel/MeteorLakePlatSamplePkg/InternalOnly/ToolScripts/SignFv/*.pem
  
  Hsd-es-id: 15011387891
  Change-Id: Iad50cb25216a762d8b3ea7921451175910181d3a
  Original commit hash: 9e4f4307602644ec401e09ae25bc7f7e84c30eb0
  
  MeteorLakeBoardPkg/BuildPlatTools.sh
  MeteorLakeBoardPkg/PostBuild.sh
  MeteorLakeBoardPkg/postbuild.bat
  MeteorLakeBoardPkg/prebuild.bat
  MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
  MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b0dffe6942230a3bf30ca8a0c5078bb218bb8fca 
*********************************************************************************

[SiliconPkg]

  [MTL/ARL] Update and correct some info in mCpuSkuInfo table.
  
  Update and correct some info in mCpuSkuInfo table for MTL/ARL.
  
  Hsd-es-id: 15011393038
  Change-Id: Ie72fa66dbf698fdd24e19b306d0b835266755b84
  Original commit hash: 323ec6e8b97391978f27a334ec51fb558a5236f1
  
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: 598fd6655489e91876c1aa4971d5549a4ef8fcc4 
*********************************************************************************

[SiliconPkg]

  [MTL/ARL] Refactor the definitions of SA DID0
  
  Refactor the definitions of SA DID0 for MTL/ARL according to "Table: MTL
  Device ID 0"
  
  Hsd-es-id: 15011393038
  Change-Id: Icc0ec3f7203fadec8bf8e95742485cfffcbc0803
  Original commit hash: 456f01a14714ff5f2f41098692dfd7554bc87d9e
  
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: 83cc8e8eb5883545dad96e48896840ae0d898337 
*********************************************************************************

[BoardPkg]

  TCSS support: MTL S with UDIMM DDR5 RVP board -- Set right PD Type (TI PD)
  
  Hsd-es-id: 15011396892
  Change-Id: If5fcec3f42289a14e3a84651aa6953f86426ee49
  Original commit hash: 436babc51bf4922bc1ea85ccf626f8b514786c68
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 390377a041751d7de66ff5812051276264e8da1d 
*********************************************************************************

[SiliconPkg]

  C1S/ME: Update HECI1 device status based on configuration.
  
  Hsd-es-id: 15011405526
  Change-Id: I8c2520cc1a51b9e61484402a23a54a63c3e3d0b3
  Original commit hash: fcc16b84ebb9f4eaf24fa3106f871865ff2e8695
  
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
  ClientOneSiliconPkg/Include/AsfMsgs.h
  ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 458d06d2bc24b2224b3ba569b8c40978b81625b7 
*********************************************************************************

[SiliconPkg]

  NOC Exclusion range programming to keep outside of Restricted code
  
  BIOS needs to move programming NOC exclusion range outside of restricted code.
  
  Hsd-es-id: 16016998197
  Change-Id: I6884f6d9720244fc9f3c265c4195144e6d5809ea
  Original commit hash: 59b8b92faaa9113380bb1b9dbc6fcbd3236570b5
  
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 1732472a51dde72ec21be8d4549ed83fddeb67d8 
*********************************************************************************

[SiliconPkg]

  [MTL-P][SOC M/P][PO]: BIOS missing RxL0s exit Gen1/2 FTS timeout extension (lphycp4.rxl0seg12ftse) setting
  
  program lphycp4.rxl0seg12ftse = 0x2
  
  Hsd-es-id: <HSD-ES bug/ise id>
  Change-Id: Icfd1bc6fe00f9c00a19ddc2f994f8cb25be5d438
  Original commit hash: 4445d26475b3969e87f201bbfdc847d343767a1a
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS
  --Commit Message Contains Key Word:  bug

################################################################################

Report Summary: Backstop found 91 suspect commits for review 

Warnings Found:
  Commit: 494cde2    --Commit Message Contains Key Word: restricted
  Commit: 494cde2    --Commit Message Contains Key Word: http
  Commit: a515f7e    --Commit Message Contains Key Word: LNL
  Commit: 36601cc    --Commit Message Contains Key Word: LNL
  Commit: 5df7244    --Commit Message Contains Key Word: LNL
  Commit: e4d5f6e    --Commit Message Contains Key Word: LNL
  Commit: bacc945    --Commit Message Contains Key Word: ARL
  Commit: 5322078    --Commit Message Contains Key Word: security
  Commit: d74d678    --Commit Message Contains Key Word: LNL
  Commit: 44ee5b8    --Commit Message Contains Key Word: revert
  Commit: 258827d    --Commit Message Contains Key Word: LNL
  Commit: 82dc03f    --Commit Message Contains Key Word: LNL
  Commit: b730964    --Commit Message Contains Key Word: LNL
  Commit: 75323e8    --Commit Message Contains Key Word: internal
  Commit: e7af9f3    --Commit Message Contains Key Word: step
  Commit: e7af9f3    --Commit Message Contains Key Word: stepping
  Commit: cf0a571    --Commit Message Contains Key Word: LNL
  Commit: 6afc2e9    --Commit Message Contains Key Word: strap
  Commit: d885cb4    --Commit Message Contains Key Word: LNL
  Commit: ddeb7f4    --Commit Message Contains Key Word: kc
  Commit: 3554b86    --Commit Message Contains Key Word: step
  Commit: a595578    --Commit Message Contains Key Word: step
  Commit: a595578    --Commit Message Contains Key Word: stepping
  Commit: 8495b25    --Commit Message Contains Key Word: internal
  Commit: fd0e23c    --Commit Message Contains Key Word: fuse
  Commit: fd0e23c    --Commit Message Contains Key Word: bypass
  Commit: 125dc2b    --Commit Message Contains Key Word: step
  Commit: 2d04dda    --Commit Message Contains Key Word: step
  Commit: 9b577ab    --Commit Message Contains Key Word: restricted
  Commit: 4c2f018    --Commit Message Contains Key Word: hardware
  Commit: 8e8a255    --Commit Message Contains Key Word: step
  Commit: 7991c0f    --Commit Message Contains Key Word: sku
  Commit: ab05f3f    --Commit Message Contains Key Word: LNL
  Commit: 5477032    --Commit Message Contains Key Word: sku
  Commit: a37cb22    --Commit Message Contains Key Word: sku
  Commit: 21a5764    --Commit Message Contains Key Word: sku
  Commit: c58ac0d    --Commit Message Contains Key Word: sku
  Commit: c58ac0d    --Commit Message Contains Oem: ecs
  Commit: 5168ca7    --Commit Message Contains Key Word: restricted
  Commit: 603c3c7    --Commit Message Contains Key Word: sku
  Commit: 3673f05    --Commit Message Contains Key Word: LNL
  Commit: b621e0d    --Commit Message Contains Key Word: revert
  Commit: 7ccc088    --Commit Message Contains Oem: NEC
  Commit: ee4c2ad    --Commit Message Contains Key Word: LNL
  Commit: 62e7a64    --Commit Message Contains Key Word: sku
  Commit: 1f9cd2d    --Commit Message Contains Key Word: internal
  Commit: 69b76d1    --Commit Message Contains Key Word: LNL
  Commit: c719e8f    --Commit Message Contains Key Word:  bug
  Commit: bbb2be6    --Commit Message Contains Key Word: ARL
  Commit: 49112d8    --Commit Message Contains Key Word: LNL
  Commit: 49112d8    --Commit Message Contains Key Word: bypass
  Commit: e81bcab    --Commit Message Contains Key Word: sku
  Commit: 9773fea    --Commit Message Contains Key Word: LNL
  Commit: 83d17f0    --Commit Message Contains Key Word: security
  Commit: d934d13    --Commit Message Contains Key Word: temporary
  Commit: 453161d    --Commit Message Contains Key Word: RPL
  Commit: 453161d    --Commit Message Contains Key Word: cherry
  Commit: d1e9753    --Commit Message Contains Key Word: hardware
  Commit: d1e9753    --Commit Message Contains Oem: Acer
  Commit: 1daf0d6    --Commit Message Contains Key Word: step
  Commit: 6f1cb07    --Commit Message Contains Key Word: step
  Commit: d35dea1    --Commit Message Contains Key Word: Workaround
  Commit: d35dea1    --Commit Message Contains Key Word: step
  Commit: d35dea1    --Commit Message Contains Key Word: stepping
  Commit: 11020bc    --Commit Message Contains Key Word: HW
  Commit: 1ecc0ae    --Commit Message Contains Oem: byd
  Commit: 5ab8b01    --Commit Message Contains Key Word: HW
  Commit: 86bccf0    --Commit Message Contains Key Word: revert
  Commit: be37aa3    --Commit Message Contains Key Word: LNL
  Commit: a0b442f    --Commit Message Contains Key Word: HW
  Commit: a0b442f    --Commit Message Contains Key Word: sku
  Commit: 92056ff    --Commit Message Contains Key Word: brand
  Commit: b54a0a8    --Commit Message Contains Key Word: LNL
  Commit: 38011bd    --Commit Message Contains Key Word: revert
  Commit: 063a9ac    --Commit Message Contains Key Word: LNL
  Commit: 336b33d    --Commit Message Contains Key Word: temporary
  Commit: 7adac5b    --Commit Message Contains Key Word: LNL
  Commit: 7702b5c    --Commit Message Contains Key Word: LNL
  Commit: 2b48d98    --Commit Message Contains Key Word: restricted
  Commit: 2b48d98    --Commit Message Contains Key Word: revert
  Commit: da28bf7    --Commit Message Contains Key Word: sku
  Commit: de56c37    --Commit Message Contains Key Word: internal
  Commit: 1241109    --Commit Message Contains Key Word: restricted
  Commit: 1b2cd40    --Commit Message Contains Key Word: restricted
  Commit: 859ba4e    --Commit Message Contains Key Word: sku
  Commit: 8a6cb4a    --Commit Message Contains Key Word: LNL
  Commit: 8a6cb4a    --Commit Message Contains Key Word: cherry
  Commit: 8a6cb4a    --Commit Message Contains Key Word: restricted
  Commit: 8a6cb4a    --Commit Message Contains Key Word: http
  Commit: 6f1bbc5    --Commit Message Contains Oem: ecs
  Commit: b4f0c92    --Commit Message Contains Key Word: sku
  Commit: bb6293d    --Commit Message Contains Key Word: LNL
  Commit: 1f14418    --Commit Message Contains Key Word: LNL
  Commit: 1f14418    --Commit Message Contains Key Word:  bug
  Commit: 3f5803e    --Commit Message Contains Key Word: LNL
  Commit: d002b59    --Commit Message Contains Key Word: LNL
  Commit: 9f46e01    --Commit Message Contains Key Word: LNL
  Commit: 15db25e    --Commit Message Contains Key Word: security
  Commit: cef70a4    --Commit Message Contains Key Word: step
  Commit: 2d62f44    --Commit Message Contains Key Word: LNL
  Commit: 528889d    --Commit Message Contains Key Word: internal
  Commit: b0dffe6    --Commit Message Contains Key Word: ARL
  Commit: 598fd66    --Commit Message Contains Key Word: ARL
  Commit: 83cc8e8    --Commit Message Contains Key Word: sku
  Commit: 390377a    --Commit Message Contains Key Word: HW
  Commit: 458d06d    --Commit Message Contains Key Word: restricted
  Commit: 1732472    --Commit Message Contains Oem: FTS
  Commit: 1732472    --Commit Message Contains Key Word:  bug
