{"uuid": "9b3fade9-44f4-db18-0853-d7e1515227b4", "code": "sv-2024-spring-fulltime", "state": {"code": "confirmed", "et": "Kinnitatud", "en": "confirmed"}, "last_update": "2024-12-03T13:38:29", "title": {"en": "Digital Logic and Digital Systems", "et": "Digitaalloogika ja -süsteemid"}, "credits": 2, "credit_type": "ECTS", "target": {"year": {"code": "2024", "et": "2024/2025", "en": "2024/2025"}, "semester": {"code": "spring", "et": "kevad", "en": "spring"}, "study_type": {"code": "fulltime", "et": "päevaõpe", "en": "regular studies"}, "language": {"code": "et", "et": "eesti keel", "en": "Estonian"}, "part": {"code": "0", "et": "Osadeta", "en": "None"}, "faculty": {"code": "SV", "name": {"en": "Faculty of Social Sciences", "et": "sotsiaalteaduste valdkond"}, "address": "Tartu linn, \nTartu linn, Tartumaa \nEST", "city": "Tartu linn", "level": 1, "academic": true, "supports_continuous_learning": true}, "course_main_structural_unit": {"code": "SVNC", "name": {"en": "Narva College", "et": "Narva kolledž"}, "email": "college@narva.ut.ee", "phone": "+372 740 1900", "webpage_url": "https://narva.ut.ee", "address": "Raekoja plats 2\n20307 Narva linn, \nIda-Virumaa \nEST", "city": "Narva linn", "street": "Raekoja plats 2", "zip": "20307", "level": 2, "academic": true, "supports_continuous_learning": true, "parent_code": "SV"}, "label": {"en": "24/25 S regular SV", "et": "24/25 K PÕ SV"}}, "general": {"year": {"code": "2024", "et": "2024/2025", "en": "2024/2025"}, "input_languages": [{"code": "et", "et": "eesti keel", "en": "Estonian"}], "structural_unit_shares": [{"structural_unit_code": "SVNC", "structural_unit_name": {"en": "Narva College", "et": "Narva kolledž"}, "course_share_percent": 100, "coordinating": true}], "type": {"code": "regular", "et": "Tavaline aine", "en": "Regular course"}}, "additional_info": {"is_vota_course": true, "is_continuous_learning_course": false, "study_levels": [{"code": "bachelor", "et": "bakalaureuseõpe", "en": "bachelor's studies"}], "hours": {"lecture": 16, "practice": 6, "seminar": 0, "colloquium": 0, "web_learning": 0, "independent_work": 30, "individual_work": 0, "internship": 0}, "is_enlight_course": false}, "overview": {"study_languages": [{"code": "et", "et": "eesti keel", "en": "Estonian"}], "description": {"en": "Introduction to binary logic and its application in digital systems.\nLogic functions and their exact and heuristic minimization.\nMemories, storage elements, machines.\nImplementation and minimization.\nIntroduction to hardware description language VHDL, its use of digital modeling.\nOverview of the families of logic systems.\nOverview of complex digital systems and design methodologies at different abstraction on FPGA.", "et": "Sissejuhatus kahend-loogikasse, selle kasutamine digitaalsüsteemides. Loogikafunktsioonide esitamine ning täpne ja heuristiline minimeerimine. Mäluga süsteemid, mäluelemendid, automaadid. Automaatide realiseerimine ja minimeerimine. Tutvumine riistvara kirjelduskeelega VHDL, selle kasutamine digitaalsüsteemide modelleerimisel. Ülevaade loogikaelementide peredest. Ülevaade kompleksetest digitaalsüsteemidest ja nende projekteerimise metoodikatest erinevatel abstraktsioonitasemetel"}, "objectives": [{"en": "* Provide an overview of the past circuit designs and embedded devices and about modern project progress, methods and tools;\n* To provide a comprehensive overview of the modeling of digital systems;\n* To provide a comprehensive overview of the hardware description language VHDL;\n* Teach hardware description language use in various design and abstraction;\n* To provide an overview of the synthesis of digital systems and register transfer logic;\n* Teach the use of industrial simulations and synthesis tools using FPGA.", "et": "Anda ülevaade mineviku mikroskeemidest ja sardsüsteemidest ning kaasaegsete projekteerimise käikudest, meetoditest ja vahenditest, digitaalsüsteemide modelleerimisest, riistvara kirjelduskeelest VHDL. Õpetada riistvara kirjelduskeele kasutamist erinevatel disaini- ja abstraktsioonitasemetel, eeskätt FPGA riistvaral."}], "learning_outcomes": [{"en": "1) Can operate with different number systems and logic gates and also apply them in practice.\n2) Is able to use Boolean logic, Venn diagrams or Karnaugh map to convert up to 5-input functions.\n3) Is familiar with a variety of buffers, adders, (de)coders, (de)muxes, code converters, locking memory elements, trigers, records and comparators.\n4) Can compare different circuit types (PLA, PAL, ASICs, FPGAs and CPLDs) and is capable to choose the more suitable in practice.\n5) Is able to use CAD software Xilinx ISE to programm FPGA.\n6) Is able to independently solve tasks using VHDL language for programming (inc. visual programming) FPGA hardware and to find solutions to the issues raised. In addition, is able to write a simulation to the solution and analyze it.\n7) Is able to analyze and assess a VHDL code, can use appropriate methods and tools to developed it further independently, knows the tools that can be used to change the VHDL code to be faster or more energy efficient.", "et": "Kursuse läbinud üliõpilane: \n\noskab opereerida erinevate numbrisüsteemide ja loogikaväratitega ning neid praktikas rakendada. \n\nrakendab kuni 4 sisendiga funktsiooni teisendamist Karnaugh kaardi abil. On tuttav Booleani loogika ning Venni diagrammidega \n\n teab erinevaid puhvreid, summaatoreid, (de)koodreid, (de)multipleksereid, koodimuundajaid, lukustavaid mäluelemente, trigereid, registreid ja komparaatoreid. \n\nvõrdleb erinevaid mikroskeemi tüüpe (PLA, PAL, ASIC, CPLD JA FPGA) ning valida neist praktikas sobilikuma. \n\nkasutab FPGA programmeerimiseks kasutatavat CAD vahendit Xilinx ISE. \n\n iseseisvalt tegeleda VHDL keeles lihtsamate ülesannete programmeerimisega (k.a. visuaalprogrammeerimine) FPGA riistvarale ning leida tekkinud küsimustele iseseisvalt lahendusi. Lisaks suudab kirjutada lahendusele simulatsiooni ja seda analüüsida. \n\nanalüüsib ja hindab valmis VHDL koodi, suudab seda kohaseid meetodeid ja vahendeid kasutades iseseisvalt edasi arendada, teab vahendeid millega saab VHDL koodi muuta kiiremaks või energiasäästlikumaks"}], "notes": {}}, "grading": {"independent_work": {}, "grade_preconditions": {"et": "For participating on the exam student has to be registered to the class."}, "grade_evaluation": {"et": "Exam"}, "debt_elimination": {"et": "Re-examination"}, "assessment_scale": {"code": "pass", "et": "Eristamata (arv, m.arv, mi)", "en": "non-differentiated (pass, fail, not present)"}, "results_available_from": {}}, "resources": {"web_based": {"code": "2", "et": "põimõpe", "en": "blended learning"}, "website_url": "http://ois.ut.ee/", "is_moodle_connected": false}, "participants": {"lecturers": [{"person_uuid": "d91bb58d-762d-5855-9409-7ef2846cf839", "person_name": "Margus Rosin", "structural_unit": {"code": "LTTI", "name": {"en": "Institute of Technology", "et": "tehnoloogiainstituut"}, "email": "info@tuit.ut.ee", "phone": "+372 737 4800", "webpage_url": "https://tuit.ut.ee", "address": "Nooruse 1\n50411 Tartu linn, \nTartu linn, Tartumaa \nEST", "city": "Tartu linn", "street": "Nooruse 1", "zip": "50411", "level": 2, "academic": true, "supports_continuous_learning": true, "parent_code": "LT"}, "is_responsible": true, "is_teaching": true}]}, "schedule": {"weeks": {"et": "24-43"}}, "registration_info": {"audience": {}}, "parent_uuid": "35f57dc2-853b-abc5-eca4-f1529483207e", "parent_code": "P2NC.01.087", "parent_credits": 2, "_actions": {"is_moodle_editable": false, "is_editable": false, "is_deletable": false}}