0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/memory/async_rom/async_rom/async_rom.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/memory/async_rom/async_rom/async_rom.srcs/sources_1/new/inst_rom.v,1716439777,verilog,,D:/Code/Verilog/memory/async_rom/async_rom/async_rom.srcs/sources_1/new/inst_rom_display.v,,inst_rom,,,,,,,,
D:/Code/Verilog/memory/async_rom/async_rom/async_rom.srcs/sources_1/new/inst_rom_display.v,1716439777,verilog,,,,inst_rom_display,,,,,,,,
