// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module exact_loam_feature_extraction_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        surf_stream_out_TREADY,
        corner_stream_out_TREADY,
        add_ln119,
        corner_stream_out_TDATA,
        corner_stream_out_TVALID,
        point_buffer_x_address0,
        point_buffer_x_ce0,
        point_buffer_x_q0,
        point_buffer_x_address1,
        point_buffer_x_ce1,
        point_buffer_x_q1,
        point_buffer_x_1_address0,
        point_buffer_x_1_ce0,
        point_buffer_x_1_q0,
        point_buffer_x_1_address1,
        point_buffer_x_1_ce1,
        point_buffer_x_1_q1,
        point_buffer_y_address0,
        point_buffer_y_ce0,
        point_buffer_y_q0,
        point_buffer_y_address1,
        point_buffer_y_ce1,
        point_buffer_y_q1,
        point_buffer_y_1_address0,
        point_buffer_y_1_ce0,
        point_buffer_y_1_q0,
        point_buffer_y_1_address1,
        point_buffer_y_1_ce1,
        point_buffer_y_1_q1,
        point_buffer_z_address0,
        point_buffer_z_ce0,
        point_buffer_z_q0,
        point_buffer_z_address1,
        point_buffer_z_ce1,
        point_buffer_z_q1,
        point_buffer_z_1_address0,
        point_buffer_z_1_ce0,
        point_buffer_z_1_q0,
        point_buffer_z_1_address1,
        point_buffer_z_1_ce1,
        point_buffer_z_1_q1,
        point_buffer_intensity_address0,
        point_buffer_intensity_ce0,
        point_buffer_intensity_q0,
        point_buffer_intensity_1_address0,
        point_buffer_intensity_1_ce0,
        point_buffer_intensity_1_q0,
        sub_i_i,
        surf_stream_out_TDATA,
        surf_stream_out_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   surf_stream_out_TREADY;
input   corner_stream_out_TREADY;
input  [32:0] add_ln119;
output  [1023:0] corner_stream_out_TDATA;
output   corner_stream_out_TVALID;
output  [7:0] point_buffer_x_address0;
output   point_buffer_x_ce0;
input  [63:0] point_buffer_x_q0;
output  [7:0] point_buffer_x_address1;
output   point_buffer_x_ce1;
input  [63:0] point_buffer_x_q1;
output  [7:0] point_buffer_x_1_address0;
output   point_buffer_x_1_ce0;
input  [63:0] point_buffer_x_1_q0;
output  [7:0] point_buffer_x_1_address1;
output   point_buffer_x_1_ce1;
input  [63:0] point_buffer_x_1_q1;
output  [7:0] point_buffer_y_address0;
output   point_buffer_y_ce0;
input  [63:0] point_buffer_y_q0;
output  [7:0] point_buffer_y_address1;
output   point_buffer_y_ce1;
input  [63:0] point_buffer_y_q1;
output  [7:0] point_buffer_y_1_address0;
output   point_buffer_y_1_ce0;
input  [63:0] point_buffer_y_1_q0;
output  [7:0] point_buffer_y_1_address1;
output   point_buffer_y_1_ce1;
input  [63:0] point_buffer_y_1_q1;
output  [7:0] point_buffer_z_address0;
output   point_buffer_z_ce0;
input  [63:0] point_buffer_z_q0;
output  [7:0] point_buffer_z_address1;
output   point_buffer_z_ce1;
input  [63:0] point_buffer_z_q1;
output  [7:0] point_buffer_z_1_address0;
output   point_buffer_z_1_ce0;
input  [63:0] point_buffer_z_1_q0;
output  [7:0] point_buffer_z_1_address1;
output   point_buffer_z_1_ce1;
input  [63:0] point_buffer_z_1_q1;
output  [7:0] point_buffer_intensity_address0;
output   point_buffer_intensity_ce0;
input  [7:0] point_buffer_intensity_q0;
output  [7:0] point_buffer_intensity_1_address0;
output   point_buffer_intensity_1_ce0;
input  [7:0] point_buffer_intensity_1_q0;
input  [32:0] sub_i_i;
output  [1023:0] surf_stream_out_TDATA;
output   surf_stream_out_TVALID;

reg ap_idle;
reg corner_stream_out_TVALID;
reg surf_stream_out_TVALID;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] is_corner_reg_3361;
reg    ap_block_state128_pp0_stage7_iter15_grp1;
reg    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln119_reg_2570;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    corner_stream_out_TDATA_blk_n;
wire    ap_block_pp0_stage7_grp1;
reg    surf_stream_out_TDATA_blk_n;
wire   [95:0] grp_fu_510_p2;
reg   [95:0] reg_673;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [95:0] grp_fu_514_p2;
reg   [95:0] reg_677;
wire   [95:0] grp_fu_482_p2;
reg   [95:0] reg_681;
reg   [63:0] reg_685;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg   [63:0] reg_689;
reg   [63:0] reg_693;
wire   [0:0] icmp_ln119_fu_709_p2;
wire   [0:0] trunc_ln119_fu_715_p1;
reg   [0:0] trunc_ln119_reg_2574;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter1_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter2_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter3_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter4_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter5_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter6_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter7_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter8_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter9_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter10_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter11_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter12_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter13_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter14_reg;
reg   [0:0] trunc_ln119_reg_2574_pp0_iter15_reg;
reg   [7:0] lshr_ln1_reg_2588;
reg   [7:0] lshr_ln4_reg_2654;
wire   [0:0] output_data_last_fu_801_p2;
reg   [0:0] output_data_last_reg_2659;
reg   [0:0] output_data_last_reg_2659_pp0_iter1_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter2_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter3_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter4_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter5_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter6_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter7_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter8_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter9_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter10_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter11_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter12_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter13_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter14_reg;
reg   [0:0] output_data_last_reg_2659_pp0_iter15_reg;
wire   [63:0] zext_ln119_1_fu_812_p1;
reg   [63:0] zext_ln119_1_reg_2664;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter1_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter2_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter3_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter4_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter5_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter6_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter7_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter8_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter9_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter10_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter11_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter12_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter13_reg;
reg   [63:0] zext_ln119_1_reg_2664_pp0_iter14_reg;
wire   [63:0] select_ln126_fu_821_p3;
reg   [63:0] select_ln126_reg_2670;
wire   [63:0] select_ln126_1_fu_828_p3;
reg   [63:0] select_ln126_1_reg_2676;
wire   [63:0] select_ln126_2_fu_835_p3;
reg   [63:0] select_ln126_2_reg_2682;
wire   [63:0] grp_fu_565_p3;
reg   [63:0] select_ln127_reg_2688;
wire   [63:0] grp_fu_572_p3;
reg   [63:0] select_ln127_1_reg_2694;
wire   [63:0] grp_fu_579_p3;
reg   [63:0] select_ln127_2_reg_2700;
wire   [63:0] grp_fu_586_p3;
reg   [63:0] point_x_reg_2766;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [63:0] point_x_reg_2766_pp0_iter1_reg;
reg   [63:0] point_x_reg_2766_pp0_iter2_reg;
reg   [63:0] point_x_reg_2766_pp0_iter3_reg;
reg   [63:0] point_x_reg_2766_pp0_iter4_reg;
reg   [63:0] point_x_reg_2766_pp0_iter5_reg;
reg   [63:0] point_x_reg_2766_pp0_iter6_reg;
reg   [63:0] point_x_reg_2766_pp0_iter7_reg;
reg   [63:0] point_x_reg_2766_pp0_iter8_reg;
reg   [63:0] point_x_reg_2766_pp0_iter9_reg;
reg   [63:0] point_x_reg_2766_pp0_iter10_reg;
reg   [63:0] point_x_reg_2766_pp0_iter11_reg;
reg   [63:0] point_x_reg_2766_pp0_iter12_reg;
reg   [63:0] point_x_reg_2766_pp0_iter13_reg;
reg   [63:0] point_x_reg_2766_pp0_iter14_reg;
reg   [63:0] point_x_reg_2766_pp0_iter15_reg;
wire   [63:0] grp_fu_593_p3;
reg   [63:0] point_y_reg_2773;
reg   [63:0] point_y_reg_2773_pp0_iter1_reg;
reg   [63:0] point_y_reg_2773_pp0_iter2_reg;
reg   [63:0] point_y_reg_2773_pp0_iter3_reg;
reg   [63:0] point_y_reg_2773_pp0_iter4_reg;
reg   [63:0] point_y_reg_2773_pp0_iter5_reg;
reg   [63:0] point_y_reg_2773_pp0_iter6_reg;
reg   [63:0] point_y_reg_2773_pp0_iter7_reg;
reg   [63:0] point_y_reg_2773_pp0_iter8_reg;
reg   [63:0] point_y_reg_2773_pp0_iter9_reg;
reg   [63:0] point_y_reg_2773_pp0_iter10_reg;
reg   [63:0] point_y_reg_2773_pp0_iter11_reg;
reg   [63:0] point_y_reg_2773_pp0_iter12_reg;
reg   [63:0] point_y_reg_2773_pp0_iter13_reg;
reg   [63:0] point_y_reg_2773_pp0_iter14_reg;
reg   [63:0] point_y_reg_2773_pp0_iter15_reg;
wire   [63:0] grp_fu_600_p3;
reg   [63:0] point_z_reg_2780;
reg   [63:0] point_z_reg_2780_pp0_iter1_reg;
reg   [63:0] point_z_reg_2780_pp0_iter2_reg;
reg   [63:0] point_z_reg_2780_pp0_iter3_reg;
reg   [63:0] point_z_reg_2780_pp0_iter4_reg;
reg   [63:0] point_z_reg_2780_pp0_iter5_reg;
reg   [63:0] point_z_reg_2780_pp0_iter6_reg;
reg   [63:0] point_z_reg_2780_pp0_iter7_reg;
reg   [63:0] point_z_reg_2780_pp0_iter8_reg;
reg   [63:0] point_z_reg_2780_pp0_iter9_reg;
reg   [63:0] point_z_reg_2780_pp0_iter10_reg;
reg   [63:0] point_z_reg_2780_pp0_iter11_reg;
reg   [63:0] point_z_reg_2780_pp0_iter12_reg;
reg   [63:0] point_z_reg_2780_pp0_iter13_reg;
reg   [63:0] point_z_reg_2780_pp0_iter14_reg;
reg   [63:0] point_z_reg_2780_pp0_iter15_reg;
reg   [63:0] select_ln129_reg_2787;
reg   [63:0] select_ln129_1_reg_2793;
reg   [63:0] select_ln129_2_reg_2799;
reg   [63:0] select_ln130_reg_2835;
reg   [63:0] select_ln130_1_reg_2840;
reg   [63:0] select_ln130_2_reg_2845;
wire   [63:0] add_ln12_3_fu_880_p2;
reg   [63:0] add_ln12_3_reg_2850;
wire   [63:0] add_ln13_3_fu_900_p2;
reg   [63:0] add_ln13_3_reg_2855;
wire   [63:0] add_ln14_3_fu_920_p2;
reg   [63:0] add_ln14_3_reg_2860;
reg   [0:0] tmp_reg_2865;
reg   [0:0] tmp_1_reg_2871;
reg   [0:0] tmp_2_reg_2877;
reg   [60:0] tmp_4_cast_reg_2883;
reg   [60:0] tmp_5_cast_reg_2888;
reg   [60:0] tmp_8_cast_reg_2893;
reg   [60:0] tmp_9_cast_reg_2898;
reg   [60:0] tmp_12_cast_reg_2903;
reg   [60:0] tmp_13_cast_reg_2908;
wire  signed [63:0] sext_ln17_fu_1086_p1;
reg  signed [63:0] sext_ln17_reg_2913;
wire  signed [63:0] sext_ln18_fu_1112_p1;
reg  signed [63:0] sext_ln18_reg_2920;
wire   [61:0] select_ln18_1_fu_1131_p3;
reg   [61:0] select_ln18_1_reg_2927;
wire   [63:0] dx_fu_1138_p2;
reg   [63:0] dx_reg_2932;
wire   [63:0] dy_fu_1143_p2;
reg   [63:0] dy_reg_2937;
wire   [63:0] dx_1_fu_1148_p2;
reg   [63:0] dx_1_reg_2942;
wire   [63:0] dy_1_fu_1153_p2;
reg   [63:0] dy_1_reg_2947;
wire   [63:0] dz_2_fu_1367_p2;
reg   [63:0] dz_2_reg_2952;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire  signed [95:0] sext_ln36_2_fu_1372_p1;
reg  signed [95:0] sext_ln36_2_reg_2957;
wire  signed [95:0] sext_ln37_2_fu_1403_p1;
reg  signed [95:0] sext_ln37_2_reg_2962;
reg   [63:0] tmp_11_reg_2969;
reg   [63:0] tmp_12_reg_2974;
reg   [63:0] tmp_13_reg_2979;
reg   [63:0] tmp_14_reg_2984;
wire   [63:0] dx_3_fu_1472_p2;
reg   [63:0] dx_3_reg_2989;
wire   [63:0] dy_3_fu_1476_p2;
reg   [63:0] dy_3_reg_2994;
wire   [63:0] dz_3_fu_1480_p2;
reg   [63:0] dz_3_reg_2999;
reg   [63:0] tmp_15_reg_3004;
reg   [63:0] tmp_16_reg_3009;
wire   [63:0] dx_4_fu_1505_p2;
reg   [63:0] dx_4_reg_3014;
wire   [63:0] dy_4_fu_1509_p2;
reg   [63:0] dy_4_reg_3019;
wire   [63:0] dz_4_fu_1513_p2;
reg   [63:0] dz_4_reg_3024;
reg  signed [63:0] trunc_ln36_4_reg_3029;
reg  signed [63:0] trunc_ln36_4_reg_3029_pp0_iter1_reg;
wire  signed [95:0] sext_ln37_4_fu_1761_p1;
reg  signed [95:0] sext_ln37_4_reg_3037;
reg  signed [63:0] trunc_ln37_4_reg_3042;
reg  signed [63:0] trunc_ln37_4_reg_3042_pp0_iter1_reg;
wire  signed [95:0] sext_ln38_4_fu_1801_p1;
reg  signed [95:0] sext_ln38_4_reg_3048;
reg   [63:0] tmp_23_reg_3055;
reg   [63:0] tmp_24_reg_3060;
reg   [63:0] tmp_25_reg_3065;
reg   [63:0] tmp_26_reg_3070;
wire  signed [63:0] trunc_ln38_4_fu_1858_p4;
reg  signed [63:0] trunc_ln38_4_reg_3075;
reg  signed [63:0] trunc_ln38_4_reg_3075_pp0_iter2_reg;
wire  signed [63:0] trunc_ln40_4_fu_1881_p4;
reg  signed [63:0] trunc_ln40_4_reg_3080;
reg  signed [63:0] trunc_ln40_4_reg_3080_pp0_iter2_reg;
reg  signed [63:0] trunc_ln41_4_reg_3087;
reg  signed [63:0] trunc_ln41_4_reg_3087_pp0_iter2_reg;
reg  signed [63:0] trunc_ln44_4_reg_3093;
reg  signed [63:0] trunc_ln44_4_reg_3093_pp0_iter2_reg;
wire  signed [95:0] trunc_ln36_4_cast_fu_1937_p1;
reg  signed [95:0] trunc_ln36_4_cast_reg_3100;
reg  signed [95:0] trunc_ln36_4_cast_reg_3100_pp0_iter2_reg;
wire  signed [95:0] trunc_ln37_4_cast_fu_1946_p1;
reg  signed [95:0] trunc_ln37_4_cast_reg_3108;
reg  signed [95:0] trunc_ln37_4_cast_reg_3108_pp0_iter2_reg;
wire  signed [95:0] trunc_ln38_4_cast_fu_1952_p1;
reg  signed [95:0] trunc_ln38_4_cast_reg_3120;
reg  signed [95:0] trunc_ln38_4_cast_reg_3120_pp0_iter2_reg;
reg   [63:0] trunc_ln2_reg_3132;
wire   [95:0] mul_ln66_fu_538_p2;
reg   [95:0] mul_ln66_reg_3137;
wire  signed [95:0] trunc_ln41_4_cast_fu_1996_p1;
reg  signed [95:0] trunc_ln41_4_cast_reg_3142;
reg  signed [95:0] trunc_ln41_4_cast_reg_3142_pp0_iter2_reg;
wire  signed [95:0] sext_ln65_fu_2001_p1;
reg  signed [95:0] sext_ln65_reg_3153;
reg  signed [95:0] sext_ln65_reg_3153_pp0_iter2_reg;
reg   [63:0] trunc_ln3_reg_3160;
reg   [63:0] trunc_ln4_reg_3165;
wire   [95:0] grp_fu_474_p2;
reg   [95:0] mul_ln65_3_reg_3170;
wire   [95:0] grp_fu_478_p2;
reg   [95:0] mul_ln66_2_reg_3175;
wire  signed [95:0] trunc_ln40_4_cast_fu_2048_p1;
reg  signed [95:0] trunc_ln40_4_cast_reg_3180;
reg   [63:0] trunc_ln65_1_reg_3187;
reg   [63:0] trunc_ln66_1_reg_3192;
reg   [63:0] trunc_ln67_1_reg_3197;
wire  signed [95:0] sext_ln65_14_fu_2195_p1;
reg  signed [95:0] sext_ln65_14_reg_3202;
wire  signed [95:0] sext_ln65_15_fu_2201_p1;
reg  signed [95:0] sext_ln65_15_reg_3207;
reg   [63:0] trunc_ln66_5_reg_3212;
reg   [63:0] trunc_ln67_5_reg_3217;
wire   [95:0] grp_fu_494_p2;
reg   [95:0] mul_ln65_18_reg_3222;
wire   [95:0] grp_fu_498_p2;
reg   [95:0] mul_ln65_19_reg_3227;
wire   [95:0] grp_fu_502_p2;
reg   [95:0] mul_ln66_17_reg_3232;
wire   [95:0] grp_fu_506_p2;
reg   [95:0] mul_ln66_18_reg_3237;
reg  signed [63:0] trunc_ln65_6_reg_3242;
reg  signed [63:0] trunc_ln66_6_reg_3247;
reg  signed [63:0] trunc_ln67_6_reg_3252;
wire  signed [127:0] conv_i1994_i_fu_2341_p1;
reg  signed [127:0] conv_i1994_i_reg_3257;
wire  signed [127:0] sext_ln82_fu_2349_p1;
reg  signed [127:0] sext_ln82_reg_3262;
wire  signed [127:0] sext_ln82_1_fu_2354_p1;
reg  signed [127:0] sext_ln82_1_reg_3268;
wire  signed [127:0] sext_ln82_2_fu_2365_p1;
reg  signed [127:0] sext_ln82_2_reg_3274;
wire  signed [127:0] add_ln82_1_fu_2369_p2;
reg  signed [127:0] add_ln82_1_reg_3281;
wire   [127:0] mul_ln83_fu_530_p2;
reg   [127:0] mul_ln83_reg_3286;
wire   [127:0] mul_ln83_1_fu_534_p2;
reg   [127:0] mul_ln83_1_reg_3291;
wire   [63:0] trace_fu_2379_p2;
reg   [63:0] trace_reg_3296;
wire  signed [127:0] conv_i1763_i_fu_2384_p1;
reg  signed [127:0] conv_i1763_i_reg_3301;
wire  signed [127:0] add_ln83_1_fu_2392_p2;
reg  signed [127:0] add_ln83_1_reg_3306;
wire   [127:0] grp_fu_522_p2;
reg   [127:0] mul_ln84_reg_3311;
wire   [127:0] grp_fu_557_p2;
reg   [127:0] mul_ln82_3_reg_3316;
wire   [127:0] mul_ln83_3_fu_561_p2;
reg   [127:0] mul_ln83_3_reg_3321;
wire  signed [127:0] add_ln84_1_fu_2407_p2;
reg  signed [127:0] add_ln84_1_reg_3326;
reg   [127:0] mul_ln84_3_reg_3331;
wire   [7:0] point_intensity_fu_2463_p3;
reg   [7:0] point_intensity_reg_3356;
wire   [0:0] is_corner_fu_2474_p2;
wire   [63:0] zext_ln126_fu_749_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln127_fu_775_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln129_fu_842_p1;
wire   [63:0] zext_ln130_fu_856_p1;
wire    ap_block_pp0_stage2;
reg   [31:0] i_1_fu_108;
wire   [31:0] add_ln129_fu_785_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i;
reg   [511:0] data_read_assign_fu_112;
wire   [511:0] output_data_data_fu_2527_p5;
reg    ap_block_pp0_stage7_11001_grp1;
wire   [1023:0] zext_ln149_fu_2546_p1;
reg    ap_block_pp0_stage7_01001_grp1;
reg    point_buffer_x_ce1_local;
reg    point_buffer_x_ce0_local;
reg   [7:0] point_buffer_x_address0_local;
reg    point_buffer_x_1_ce1_local;
reg    point_buffer_x_1_ce0_local;
reg   [7:0] point_buffer_x_1_address0_local;
reg    point_buffer_y_ce1_local;
reg    point_buffer_y_ce0_local;
reg   [7:0] point_buffer_y_address0_local;
reg    point_buffer_y_1_ce1_local;
reg    point_buffer_y_1_ce0_local;
reg   [7:0] point_buffer_y_1_address0_local;
reg    point_buffer_z_ce1_local;
reg    point_buffer_z_ce0_local;
reg   [7:0] point_buffer_z_address0_local;
reg    point_buffer_z_1_ce1_local;
reg    point_buffer_z_1_ce0_local;
reg   [7:0] point_buffer_z_1_address0_local;
reg    point_buffer_intensity_ce0_local;
reg    point_buffer_intensity_1_ce0_local;
reg  signed [63:0] grp_fu_462_p0;
wire  signed [95:0] sext_ln36_fu_1166_p1;
wire  signed [95:0] sext_ln38_2_fu_1518_p1;
wire  signed [95:0] sext_ln65_2_fu_2052_p1;
wire  signed [95:0] sext_ln65_4_fu_2128_p1;
wire  signed [95:0] sext_ln65_7_fu_2146_p1;
wire  signed [95:0] sext_ln65_10_fu_2167_p1;
reg  signed [63:0] grp_fu_462_p1;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7_grp0;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
reg  signed [63:0] grp_fu_466_p0;
wire  signed [95:0] sext_ln37_fu_1173_p1;
wire  signed [95:0] sext_ln65_3_fu_2063_p1;
wire  signed [95:0] sext_ln65_5_fu_2134_p1;
wire  signed [95:0] sext_ln65_8_fu_2153_p1;
wire  signed [95:0] sext_ln65_11_fu_2174_p1;
reg  signed [63:0] grp_fu_466_p1;
reg  signed [63:0] grp_fu_470_p0;
wire  signed [95:0] sext_ln38_fu_1180_p1;
wire  signed [95:0] sext_ln65_6_fu_2140_p1;
wire  signed [95:0] sext_ln65_9_fu_2160_p1;
wire  signed [95:0] sext_ln65_12_fu_2181_p1;
reg  signed [63:0] grp_fu_470_p1;
reg  signed [63:0] grp_fu_474_p0;
wire  signed [95:0] sext_ln65_1_fu_2042_p1;
reg  signed [63:0] grp_fu_474_p1;
reg  signed [63:0] grp_fu_478_p0;
wire  signed [95:0] sext_ln36_3_fu_1577_p1;
reg  signed [63:0] grp_fu_478_p1;
reg  signed [63:0] grp_fu_482_p0;
wire  signed [95:0] sext_ln37_3_fu_1597_p1;
reg  signed [63:0] grp_fu_482_p1;
reg  signed [63:0] grp_fu_486_p0;
wire  signed [95:0] sext_ln36_1_fu_1193_p1;
wire  signed [95:0] sext_ln38_3_fu_1617_p1;
wire  signed [95:0] sext_ln65_13_fu_2188_p1;
wire  signed [95:0] sext_ln65_18_fu_2268_p1;
reg  signed [63:0] grp_fu_486_p1;
reg  signed [63:0] grp_fu_490_p0;
wire  signed [95:0] sext_ln37_1_fu_1224_p1;
reg  signed [63:0] grp_fu_490_p1;
reg  signed [63:0] grp_fu_494_p0;
wire  signed [95:0] sext_ln38_1_fu_1255_p1;
wire  signed [95:0] sext_ln65_16_fu_2251_p1;
reg  signed [63:0] grp_fu_494_p1;
reg  signed [63:0] grp_fu_498_p0;
wire  signed [95:0] sext_ln65_17_fu_2258_p1;
reg  signed [63:0] grp_fu_498_p1;
reg  signed [63:0] grp_fu_502_p0;
wire  signed [95:0] sext_ln36_4_fu_1720_p1;
reg  signed [63:0] grp_fu_502_p1;
reg  signed [63:0] grp_fu_506_p0;
reg  signed [63:0] grp_fu_506_p1;
reg  signed [63:0] grp_fu_510_p0;
reg  signed [63:0] grp_fu_510_p1;
reg  signed [63:0] grp_fu_514_p0;
reg  signed [63:0] grp_fu_514_p1;
reg  signed [63:0] grp_fu_518_p0;
reg  signed [63:0] grp_fu_518_p1;
wire  signed [127:0] conv_i_i30_fu_2332_p1;
reg  signed [63:0] grp_fu_522_p0;
reg  signed [63:0] grp_fu_522_p1;
wire  signed [127:0] conv_i1212_i_fu_2336_p1;
wire  signed [127:0] conv_i1532_i_fu_2398_p1;
wire   [97:0] mul_ln16_fu_542_p1;
wire   [97:0] mul_ln17_fu_547_p1;
wire   [97:0] mul_ln18_fu_552_p1;
reg  signed [127:0] grp_fu_557_p0;
reg  signed [63:0] grp_fu_557_p1;
wire  signed [63:0] mul_ln83_3_fu_561_p1;
wire   [95:0] grp_fu_462_p2;
wire   [95:0] grp_fu_466_p2;
wire   [95:0] grp_fu_607_p2;
wire   [95:0] grp_fu_470_p2;
wire   [95:0] grp_fu_613_p2;
wire   [95:0] grp_fu_629_p2;
wire   [95:0] grp_fu_635_p2;
wire   [95:0] grp_fu_486_p2;
wire   [95:0] grp_fu_490_p2;
wire   [95:0] grp_fu_651_p2;
wire   [95:0] grp_fu_657_p2;
wire   [32:0] zext_ln119_fu_705_p1;
wire   [8:0] trunc_ln119_1_fu_719_p1;
wire   [8:0] add_ln126_fu_733_p2;
wire   [7:0] lshr_ln2_fu_739_p4;
wire   [8:0] add_ln127_fu_759_p2;
wire   [7:0] lshr_ln3_fu_765_p4;
wire   [7:0] add_ln130_fu_851_p2;
wire   [63:0] add_ln12_1_fu_870_p2;
wire   [63:0] add_ln12_2_fu_875_p2;
wire   [63:0] add_ln12_fu_866_p2;
wire   [63:0] add_ln13_1_fu_890_p2;
wire   [63:0] add_ln13_2_fu_895_p2;
wire   [63:0] add_ln13_fu_886_p2;
wire   [63:0] add_ln14_1_fu_910_p2;
wire   [63:0] add_ln14_2_fu_915_p2;
wire   [63:0] add_ln14_fu_906_p2;
wire  signed [95:0] shl_ln_fu_950_p3;
wire   [192:0] mul_ln16_fu_542_p2;
wire   [192:0] sub_ln16_fu_962_p2;
wire  signed [95:0] shl_ln1_fu_988_p3;
wire   [192:0] mul_ln17_fu_547_p2;
wire   [192:0] sub_ln17_fu_1000_p2;
wire  signed [95:0] shl_ln2_fu_1026_p3;
wire   [192:0] mul_ln18_fu_552_p2;
wire   [192:0] sub_ln18_fu_1038_p2;
wire   [60:0] select_ln16_fu_1064_p3;
wire   [61:0] zext_ln16_fu_1069_p1;
wire   [61:0] sub_ln16_1_fu_1073_p2;
wire   [61:0] select_ln16_1_fu_1079_p3;
wire   [60:0] select_ln17_fu_1090_p3;
wire   [61:0] zext_ln17_fu_1095_p1;
wire   [61:0] sub_ln17_1_fu_1099_p2;
wire   [61:0] select_ln17_1_fu_1105_p3;
wire   [60:0] select_ln18_fu_1116_p3;
wire   [61:0] zext_ln18_fu_1121_p1;
wire   [61:0] sub_ln18_1_fu_1125_p2;
wire  signed [63:0] sext_ln32_fu_1158_p1;
wire   [63:0] dz_fu_1161_p2;
wire   [63:0] tmp_s_fu_1200_p4;
wire   [95:0] shl_ln3_fu_1210_p3;
wire   [63:0] tmp_4_fu_1231_p4;
wire   [95:0] shl_ln4_fu_1241_p3;
wire   [63:0] dz_1_fu_1188_p2;
wire   [63:0] tmp_5_fu_1263_p4;
wire   [95:0] shl_ln5_fu_1273_p3;
wire   [63:0] tmp_6_fu_1287_p4;
wire   [95:0] shl_ln6_fu_1297_p3;
wire   [63:0] tmp_7_fu_1311_p4;
wire   [95:0] shl_ln7_fu_1321_p3;
wire   [63:0] tmp_8_fu_1335_p4;
wire   [95:0] shl_ln8_fu_1345_p3;
wire   [63:0] dx_2_fu_1359_p2;
wire   [95:0] add_ln36_fu_1218_p2;
wire   [63:0] tmp_9_fu_1379_p4;
wire   [95:0] shl_ln36_1_fu_1389_p3;
wire   [63:0] dy_2_fu_1363_p2;
wire   [95:0] add_ln37_fu_1249_p2;
wire   [63:0] tmp_10_fu_1408_p4;
wire   [95:0] shl_ln37_1_fu_1418_p3;
wire   [95:0] add_ln38_fu_1281_p2;
wire   [95:0] add_ln40_fu_1305_p2;
wire   [95:0] add_ln41_fu_1329_p2;
wire   [95:0] add_ln44_fu_1353_p2;
wire   [95:0] add_ln36_1_fu_1397_p2;
wire   [95:0] add_ln37_1_fu_1426_p2;
wire   [95:0] shl_ln38_1_fu_1525_p3;
wire   [95:0] shl_ln40_1_fu_1538_p3;
wire   [95:0] shl_ln41_1_fu_1551_p3;
wire   [95:0] shl_ln44_1_fu_1564_p3;
wire   [95:0] shl_ln36_2_fu_1584_p3;
wire   [95:0] shl_ln37_2_fu_1604_p3;
wire   [95:0] add_ln38_1_fu_1532_p2;
wire   [63:0] tmp_17_fu_1624_p4;
wire   [95:0] shl_ln38_2_fu_1634_p3;
wire   [95:0] add_ln40_1_fu_1545_p2;
wire   [63:0] tmp_18_fu_1648_p4;
wire   [95:0] shl_ln40_2_fu_1658_p3;
wire   [95:0] add_ln41_1_fu_1558_p2;
wire   [63:0] tmp_19_fu_1672_p4;
wire   [95:0] shl_ln41_2_fu_1682_p3;
wire   [95:0] add_ln44_1_fu_1571_p2;
wire   [63:0] tmp_20_fu_1696_p4;
wire   [95:0] shl_ln44_2_fu_1706_p3;
wire   [95:0] add_ln36_2_fu_1591_p2;
wire   [63:0] tmp_21_fu_1727_p4;
wire   [95:0] shl_ln36_3_fu_1737_p3;
wire   [95:0] add_ln36_3_fu_1745_p2;
wire   [95:0] add_ln37_2_fu_1611_p2;
wire   [63:0] tmp_22_fu_1767_p4;
wire   [95:0] shl_ln37_3_fu_1777_p3;
wire   [95:0] add_ln37_3_fu_1785_p2;
wire   [95:0] add_ln38_2_fu_1642_p2;
wire   [95:0] add_ln40_2_fu_1666_p2;
wire   [95:0] add_ln41_2_fu_1690_p2;
wire   [95:0] add_ln44_2_fu_1714_p2;
wire   [95:0] shl_ln38_3_fu_1845_p3;
wire   [95:0] add_ln38_3_fu_1852_p2;
wire   [95:0] shl_ln40_3_fu_1868_p3;
wire   [95:0] add_ln40_3_fu_1875_p2;
wire   [95:0] shl_ln41_3_fu_1891_p3;
wire   [95:0] add_ln41_3_fu_1898_p2;
wire   [95:0] shl_ln44_3_fu_1914_p3;
wire   [95:0] add_ln44_3_fu_1921_p2;
wire   [95:0] add_ln65_fu_1963_p2;
wire   [95:0] add_ln65_1_fu_1969_p2;
wire  signed [64:0] trunc_ln36_4_cast5_fu_1943_p1;
wire  signed [64:0] trunc_ln40_4_cast6_fu_1959_p1;
wire  signed [64:0] add_ln66_fu_1985_p2;
wire   [95:0] add_ln66_1_fu_2005_p2;
wire   [95:0] add_ln67_fu_2020_p2;
wire   [95:0] add_ln67_1_fu_2026_p2;
wire   [95:0] add_ln65_2_fu_2058_p2;
wire   [95:0] add_ln65_3_fu_2069_p2;
wire   [95:0] add_ln66_2_fu_2085_p2;
wire   [95:0] add_ln66_3_fu_2090_p2;
wire   [95:0] add_ln67_2_fu_2106_p2;
wire   [95:0] add_ln67_3_fu_2112_p2;
wire   [95:0] add_ln66_10_fu_2207_p2;
wire   [95:0] add_ln66_11_fu_2213_p2;
wire   [95:0] add_ln67_10_fu_2229_p2;
wire   [95:0] add_ln67_11_fu_2235_p2;
wire   [95:0] add_ln65_12_fu_2264_p2;
wire   [95:0] add_ln65_13_fu_2274_p2;
wire   [95:0] add_ln66_12_fu_2290_p2;
wire   [95:0] add_ln66_13_fu_2294_p2;
wire   [95:0] add_ln67_12_fu_2310_p2;
wire   [95:0] add_ln67_13_fu_2316_p2;
wire   [127:0] grp_fu_518_p2;
wire   [127:0] add_ln82_fu_2359_p2;
wire   [127:0] mul_ln82_2_fu_526_p2;
wire   [63:0] add_ln87_fu_2375_p2;
wire   [127:0] add_ln83_fu_2388_p2;
wire   [127:0] add_ln84_fu_2402_p2;
wire   [127:0] add_ln82_2_fu_2413_p2;
wire   [127:0] add_ln83_2_fu_2417_p2;
wire  signed [63:0] lambda_fu_2422_p4;
wire  signed [64:0] sext_ln91_fu_2432_p1;
wire  signed [64:0] sext_ln91_1_fu_2435_p1;
wire  signed [64:0] sub_ln91_fu_2439_p2;
wire   [95:0] grp_fu_2457_p0;
wire   [63:0] grp_fu_2457_p2;
wire   [63:0] ratio_fu_2470_p1;
wire   [127:0] x_bits_fu_2483_p1;
wire   [127:0] y_bits_fu_2494_p1;
wire   [127:0] z_bits_fu_2505_p1;
wire   [127:0] z_bits_fu_2505_p5;
wire   [127:0] y_bits_fu_2494_p5;
wire   [127:0] x_bits_fu_2483_p5;
wire   [391:0] tmp_i_fu_2516_p5;
wire   [512:0] tmp_3_fu_2539_p3;
reg    grp_fu_2457_ce;
reg    ap_block_pp0_stage7_11001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to15;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 i_1_fu_108 = 32'd0;
#0 data_read_assign_fu_112 = 512'd0;
#0 ap_done_reg = 1'b0;
end

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U11(
    .din0(grp_fu_462_p0),
    .din1(grp_fu_462_p1),
    .dout(grp_fu_462_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U12(
    .din0(grp_fu_466_p0),
    .din1(grp_fu_466_p1),
    .dout(grp_fu_466_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U13(
    .din0(grp_fu_470_p0),
    .din1(grp_fu_470_p1),
    .dout(grp_fu_470_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U14(
    .din0(grp_fu_474_p0),
    .din1(grp_fu_474_p1),
    .dout(grp_fu_474_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U15(
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .dout(grp_fu_478_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U16(
    .din0(grp_fu_482_p0),
    .din1(grp_fu_482_p1),
    .dout(grp_fu_482_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U17(
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .dout(grp_fu_486_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U18(
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .dout(grp_fu_490_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U19(
    .din0(grp_fu_494_p0),
    .din1(grp_fu_494_p1),
    .dout(grp_fu_494_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U20(
    .din0(grp_fu_498_p0),
    .din1(grp_fu_498_p1),
    .dout(grp_fu_498_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U21(
    .din0(grp_fu_502_p0),
    .din1(grp_fu_502_p1),
    .dout(grp_fu_502_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U22(
    .din0(grp_fu_506_p0),
    .din1(grp_fu_506_p1),
    .dout(grp_fu_506_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U23(
    .din0(grp_fu_510_p0),
    .din1(grp_fu_510_p1),
    .dout(grp_fu_510_p2)
);

exact_loam_feature_extraction_mul_64s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_64s_64s_96_1_1_U24(
    .din0(grp_fu_514_p0),
    .din1(grp_fu_514_p1),
    .dout(grp_fu_514_p2)
);

exact_loam_feature_extraction_mul_64s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64s_64s_128_1_1_U25(
    .din0(grp_fu_518_p0),
    .din1(grp_fu_518_p1),
    .dout(grp_fu_518_p2)
);

exact_loam_feature_extraction_mul_64s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64s_64s_128_1_1_U26(
    .din0(grp_fu_522_p0),
    .din1(grp_fu_522_p1),
    .dout(grp_fu_522_p2)
);

exact_loam_feature_extraction_mul_64s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64s_64s_128_1_1_U27(
    .din0(trunc_ln67_6_reg_3252),
    .din1(trunc_ln38_4_reg_3075_pp0_iter2_reg),
    .dout(mul_ln82_2_fu_526_p2)
);

exact_loam_feature_extraction_mul_64s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64s_64s_128_1_1_U28(
    .din0(trunc_ln65_6_reg_3242),
    .din1(trunc_ln37_4_reg_3042_pp0_iter1_reg),
    .dout(mul_ln83_fu_530_p2)
);

exact_loam_feature_extraction_mul_64s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64s_64s_128_1_1_U29(
    .din0(trunc_ln66_6_reg_3247),
    .din1(trunc_ln40_4_reg_3080_pp0_iter2_reg),
    .dout(mul_ln83_1_fu_534_p2)
);

exact_loam_feature_extraction_mul_65s_64s_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 65 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_65s_64s_96_1_1_U30(
    .din0(add_ln66_fu_1985_p2),
    .din1(trunc_ln37_4_reg_3042),
    .dout(mul_ln66_fu_538_p2)
);

exact_loam_feature_extraction_mul_96s_98ns_193_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 98 ),
    .dout_WIDTH( 193 ))
mul_96s_98ns_193_1_1_U31(
    .din0(shl_ln_fu_950_p3),
    .din1(mul_ln16_fu_542_p1),
    .dout(mul_ln16_fu_542_p2)
);

exact_loam_feature_extraction_mul_96s_98ns_193_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 98 ),
    .dout_WIDTH( 193 ))
mul_96s_98ns_193_1_1_U32(
    .din0(shl_ln1_fu_988_p3),
    .din1(mul_ln17_fu_547_p1),
    .dout(mul_ln17_fu_547_p2)
);

exact_loam_feature_extraction_mul_96s_98ns_193_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 98 ),
    .dout_WIDTH( 193 ))
mul_96s_98ns_193_1_1_U33(
    .din0(shl_ln2_fu_1026_p3),
    .din1(mul_ln18_fu_552_p1),
    .dout(mul_ln18_fu_552_p2)
);

exact_loam_feature_extraction_mul_128s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_128s_64s_128_1_1_U34(
    .din0(grp_fu_557_p0),
    .din1(grp_fu_557_p1),
    .dout(grp_fu_557_p2)
);

exact_loam_feature_extraction_mul_128s_64s_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_128s_64s_128_1_1_U35(
    .din0(add_ln83_1_reg_3306),
    .din1(mul_ln83_3_fu_561_p1),
    .dout(mul_ln83_3_fu_561_p2)
);

exact_loam_feature_extraction_sdiv_96ns_65s_64_100_1 #(
    .ID( 1 ),
    .NUM_STAGE( 100 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 65 ),
    .dout_WIDTH( 64 ))
sdiv_96ns_65s_64_100_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2457_p0),
    .din1(sub_ln91_fu_2439_p2),
    .ce(grp_fu_2457_ce),
    .dout(grp_fu_2457_p2)
);

exact_loam_feature_extraction_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln119_fu_709_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_1_fu_108 <= add_ln129_fu_785_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_108 <= 32'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln12_3_reg_2850 <= add_ln12_3_fu_880_p2;
        add_ln13_3_reg_2855 <= add_ln13_3_fu_900_p2;
        add_ln14_3_reg_2860 <= add_ln14_3_fu_920_p2;
        add_ln82_1_reg_3281 <= add_ln82_1_fu_2369_p2;
        conv_i1994_i_reg_3257 <= conv_i1994_i_fu_2341_p1;
        mul_ln83_1_reg_3291 <= mul_ln83_1_fu_534_p2;
        mul_ln83_reg_3286 <= mul_ln83_fu_530_p2;
        sext_ln82_1_reg_3268 <= sext_ln82_1_fu_2354_p1;
        sext_ln82_2_reg_3274 <= sext_ln82_2_fu_2365_p1;
        sext_ln82_reg_3262 <= sext_ln82_fu_2349_p1;
        tmp_1_reg_2871 <= add_ln13_3_fu_900_p2[32'd63];
        tmp_2_reg_2877 <= add_ln14_3_fu_920_p2[32'd63];
        tmp_reg_2865 <= add_ln12_3_fu_880_p2[32'd63];
        trace_reg_3296 <= trace_fu_2379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln83_1_reg_3306 <= add_ln83_1_fu_2392_p2;
        conv_i1763_i_reg_3301 <= conv_i1763_i_fu_2384_p1;
        tmp_12_cast_reg_2903 <= {{sub_ln18_fu_1038_p2[191:131]}};
        tmp_13_cast_reg_2908 <= {{mul_ln18_fu_552_p2[191:131]}};
        tmp_4_cast_reg_2883 <= {{sub_ln16_fu_962_p2[191:131]}};
        tmp_5_cast_reg_2888 <= {{mul_ln16_fu_542_p2[191:131]}};
        tmp_8_cast_reg_2893 <= {{sub_ln17_fu_1000_p2[191:131]}};
        tmp_9_cast_reg_2898 <= {{mul_ln17_fu_547_p2[191:131]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        add_ln84_1_reg_3326 <= add_ln84_1_fu_2407_p2;
        dx_1_reg_2942 <= dx_1_fu_1148_p2;
        dx_reg_2932 <= dx_fu_1138_p2;
        dy_1_reg_2947 <= dy_1_fu_1153_p2;
        dy_reg_2937 <= dy_fu_1143_p2;
        mul_ln83_3_reg_3321 <= mul_ln83_3_fu_561_p2;
        select_ln18_1_reg_2927 <= select_ln18_1_fu_1131_p3;
        sext_ln17_reg_2913 <= sext_ln17_fu_1086_p1;
        sext_ln18_reg_2920 <= sext_ln18_fu_1112_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp1))) begin
        data_read_assign_fu_112 <= output_data_data_fu_2527_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        dx_3_reg_2989 <= dx_3_fu_1472_p2;
        dx_4_reg_3014 <= dx_4_fu_1505_p2;
        dy_3_reg_2994 <= dy_3_fu_1476_p2;
        dy_4_reg_3019 <= dy_4_fu_1509_p2;
        dz_2_reg_2952 <= dz_2_fu_1367_p2;
        dz_3_reg_2999 <= dz_3_fu_1480_p2;
        dz_4_reg_3024 <= dz_4_fu_1513_p2;
        is_corner_reg_3361 <= is_corner_fu_2474_p2;
        sext_ln36_2_reg_2957 <= sext_ln36_2_fu_1372_p1;
        sext_ln37_2_reg_2962 <= sext_ln37_2_fu_1403_p1;
        tmp_11_reg_2969 <= {{add_ln38_fu_1281_p2[95:32]}};
        tmp_12_reg_2974 <= {{add_ln40_fu_1305_p2[95:32]}};
        tmp_13_reg_2979 <= {{add_ln41_fu_1329_p2[95:32]}};
        tmp_14_reg_2984 <= {{add_ln44_fu_1353_p2[95:32]}};
        tmp_15_reg_3004 <= {{add_ln36_1_fu_1397_p2[95:32]}};
        tmp_16_reg_3009 <= {{add_ln37_1_fu_1426_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln119_reg_2570 <= icmp_ln119_fu_709_p2;
        lshr_ln1_reg_2588 <= {{ap_sig_allocacmp_i[8:1]}};
        lshr_ln4_reg_2654 <= {{add_ln129_fu_785_p2[8:1]}};
        mul_ln66_reg_3137 <= mul_ln66_fu_538_p2;
        output_data_last_reg_2659 <= output_data_last_fu_801_p2;
        output_data_last_reg_2659_pp0_iter10_reg <= output_data_last_reg_2659_pp0_iter9_reg;
        output_data_last_reg_2659_pp0_iter11_reg <= output_data_last_reg_2659_pp0_iter10_reg;
        output_data_last_reg_2659_pp0_iter12_reg <= output_data_last_reg_2659_pp0_iter11_reg;
        output_data_last_reg_2659_pp0_iter13_reg <= output_data_last_reg_2659_pp0_iter12_reg;
        output_data_last_reg_2659_pp0_iter14_reg <= output_data_last_reg_2659_pp0_iter13_reg;
        output_data_last_reg_2659_pp0_iter15_reg <= output_data_last_reg_2659_pp0_iter14_reg;
        output_data_last_reg_2659_pp0_iter1_reg <= output_data_last_reg_2659;
        output_data_last_reg_2659_pp0_iter2_reg <= output_data_last_reg_2659_pp0_iter1_reg;
        output_data_last_reg_2659_pp0_iter3_reg <= output_data_last_reg_2659_pp0_iter2_reg;
        output_data_last_reg_2659_pp0_iter4_reg <= output_data_last_reg_2659_pp0_iter3_reg;
        output_data_last_reg_2659_pp0_iter5_reg <= output_data_last_reg_2659_pp0_iter4_reg;
        output_data_last_reg_2659_pp0_iter6_reg <= output_data_last_reg_2659_pp0_iter5_reg;
        output_data_last_reg_2659_pp0_iter7_reg <= output_data_last_reg_2659_pp0_iter6_reg;
        output_data_last_reg_2659_pp0_iter8_reg <= output_data_last_reg_2659_pp0_iter7_reg;
        output_data_last_reg_2659_pp0_iter9_reg <= output_data_last_reg_2659_pp0_iter8_reg;
        sext_ln65_14_reg_3202 <= sext_ln65_14_fu_2195_p1;
        sext_ln65_15_reg_3207 <= sext_ln65_15_fu_2201_p1;
        trunc_ln119_reg_2574 <= trunc_ln119_fu_715_p1;
        trunc_ln119_reg_2574_pp0_iter10_reg <= trunc_ln119_reg_2574_pp0_iter9_reg;
        trunc_ln119_reg_2574_pp0_iter11_reg <= trunc_ln119_reg_2574_pp0_iter10_reg;
        trunc_ln119_reg_2574_pp0_iter12_reg <= trunc_ln119_reg_2574_pp0_iter11_reg;
        trunc_ln119_reg_2574_pp0_iter13_reg <= trunc_ln119_reg_2574_pp0_iter12_reg;
        trunc_ln119_reg_2574_pp0_iter14_reg <= trunc_ln119_reg_2574_pp0_iter13_reg;
        trunc_ln119_reg_2574_pp0_iter15_reg <= trunc_ln119_reg_2574_pp0_iter14_reg;
        trunc_ln119_reg_2574_pp0_iter1_reg <= trunc_ln119_reg_2574;
        trunc_ln119_reg_2574_pp0_iter2_reg <= trunc_ln119_reg_2574_pp0_iter1_reg;
        trunc_ln119_reg_2574_pp0_iter3_reg <= trunc_ln119_reg_2574_pp0_iter2_reg;
        trunc_ln119_reg_2574_pp0_iter4_reg <= trunc_ln119_reg_2574_pp0_iter3_reg;
        trunc_ln119_reg_2574_pp0_iter5_reg <= trunc_ln119_reg_2574_pp0_iter4_reg;
        trunc_ln119_reg_2574_pp0_iter6_reg <= trunc_ln119_reg_2574_pp0_iter5_reg;
        trunc_ln119_reg_2574_pp0_iter7_reg <= trunc_ln119_reg_2574_pp0_iter6_reg;
        trunc_ln119_reg_2574_pp0_iter8_reg <= trunc_ln119_reg_2574_pp0_iter7_reg;
        trunc_ln119_reg_2574_pp0_iter9_reg <= trunc_ln119_reg_2574_pp0_iter8_reg;
        trunc_ln2_reg_3132 <= {{add_ln65_1_fu_1969_p2[95:32]}};
        trunc_ln36_4_cast_reg_3100 <= trunc_ln36_4_cast_fu_1937_p1;
        trunc_ln36_4_cast_reg_3100_pp0_iter2_reg <= trunc_ln36_4_cast_reg_3100;
        trunc_ln37_4_cast_reg_3108 <= trunc_ln37_4_cast_fu_1946_p1;
        trunc_ln37_4_cast_reg_3108_pp0_iter2_reg <= trunc_ln37_4_cast_reg_3108;
        trunc_ln38_4_cast_reg_3120 <= trunc_ln38_4_cast_fu_1952_p1;
        trunc_ln38_4_cast_reg_3120_pp0_iter2_reg <= trunc_ln38_4_cast_reg_3120;
        trunc_ln38_4_reg_3075 <= {{add_ln38_3_fu_1852_p2[95:32]}};
        trunc_ln38_4_reg_3075_pp0_iter2_reg <= trunc_ln38_4_reg_3075;
        trunc_ln40_4_reg_3080 <= {{add_ln40_3_fu_1875_p2[95:32]}};
        trunc_ln40_4_reg_3080_pp0_iter2_reg <= trunc_ln40_4_reg_3080;
        trunc_ln41_4_reg_3087 <= {{add_ln41_3_fu_1898_p2[95:32]}};
        trunc_ln41_4_reg_3087_pp0_iter2_reg <= trunc_ln41_4_reg_3087;
        trunc_ln44_4_reg_3093 <= {{add_ln44_3_fu_1921_p2[95:32]}};
        trunc_ln44_4_reg_3093_pp0_iter2_reg <= trunc_ln44_4_reg_3093;
        trunc_ln66_5_reg_3212 <= {{add_ln66_11_fu_2213_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln65_18_reg_3222 <= grp_fu_494_p2;
        mul_ln65_19_reg_3227 <= grp_fu_498_p2;
        mul_ln66_17_reg_3232 <= grp_fu_502_p2;
        mul_ln66_18_reg_3237 <= grp_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln65_3_reg_3170 <= grp_fu_474_p2;
        mul_ln66_2_reg_3175 <= grp_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul_ln82_3_reg_3316 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_ln84_3_reg_3331 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul_ln84_reg_3311 <= grp_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        point_intensity_reg_3356 <= point_intensity_fu_2463_p3;
        select_ln126_1_reg_2676 <= select_ln126_1_fu_828_p3;
        select_ln126_2_reg_2682 <= select_ln126_2_fu_835_p3;
        select_ln126_reg_2670 <= select_ln126_fu_821_p3;
        sext_ln65_reg_3153 <= sext_ln65_fu_2001_p1;
        sext_ln65_reg_3153_pp0_iter2_reg <= sext_ln65_reg_3153;
        trunc_ln3_reg_3160 <= {{add_ln66_1_fu_2005_p2[95:32]}};
        trunc_ln41_4_cast_reg_3142 <= trunc_ln41_4_cast_fu_1996_p1;
        trunc_ln41_4_cast_reg_3142_pp0_iter2_reg <= trunc_ln41_4_cast_reg_3142;
        trunc_ln4_reg_3165 <= {{add_ln67_1_fu_2026_p2[95:32]}};
        trunc_ln67_5_reg_3217 <= {{add_ln67_11_fu_2235_p2[95:32]}};
        zext_ln119_1_reg_2664[7 : 0] <= zext_ln119_1_fu_812_p1[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter10_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter9_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter11_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter10_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter12_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter11_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter13_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter12_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter14_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter13_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter1_reg[7 : 0] <= zext_ln119_1_reg_2664[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter2_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter1_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter3_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter2_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter4_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter3_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter5_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter4_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter6_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter5_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter7_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter6_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter8_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter7_reg[7 : 0];
        zext_ln119_1_reg_2664_pp0_iter9_reg[7 : 0] <= zext_ln119_1_reg_2664_pp0_iter8_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        point_x_reg_2766 <= grp_fu_586_p3;
        point_y_reg_2773 <= grp_fu_593_p3;
        point_z_reg_2780 <= grp_fu_600_p3;
        select_ln129_1_reg_2793 <= grp_fu_572_p3;
        select_ln129_2_reg_2799 <= grp_fu_579_p3;
        select_ln129_reg_2787 <= grp_fu_565_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        point_x_reg_2766_pp0_iter10_reg <= point_x_reg_2766_pp0_iter9_reg;
        point_x_reg_2766_pp0_iter11_reg <= point_x_reg_2766_pp0_iter10_reg;
        point_x_reg_2766_pp0_iter12_reg <= point_x_reg_2766_pp0_iter11_reg;
        point_x_reg_2766_pp0_iter13_reg <= point_x_reg_2766_pp0_iter12_reg;
        point_x_reg_2766_pp0_iter14_reg <= point_x_reg_2766_pp0_iter13_reg;
        point_x_reg_2766_pp0_iter15_reg <= point_x_reg_2766_pp0_iter14_reg;
        point_x_reg_2766_pp0_iter1_reg <= point_x_reg_2766;
        point_x_reg_2766_pp0_iter2_reg <= point_x_reg_2766_pp0_iter1_reg;
        point_x_reg_2766_pp0_iter3_reg <= point_x_reg_2766_pp0_iter2_reg;
        point_x_reg_2766_pp0_iter4_reg <= point_x_reg_2766_pp0_iter3_reg;
        point_x_reg_2766_pp0_iter5_reg <= point_x_reg_2766_pp0_iter4_reg;
        point_x_reg_2766_pp0_iter6_reg <= point_x_reg_2766_pp0_iter5_reg;
        point_x_reg_2766_pp0_iter7_reg <= point_x_reg_2766_pp0_iter6_reg;
        point_x_reg_2766_pp0_iter8_reg <= point_x_reg_2766_pp0_iter7_reg;
        point_x_reg_2766_pp0_iter9_reg <= point_x_reg_2766_pp0_iter8_reg;
        point_y_reg_2773_pp0_iter10_reg <= point_y_reg_2773_pp0_iter9_reg;
        point_y_reg_2773_pp0_iter11_reg <= point_y_reg_2773_pp0_iter10_reg;
        point_y_reg_2773_pp0_iter12_reg <= point_y_reg_2773_pp0_iter11_reg;
        point_y_reg_2773_pp0_iter13_reg <= point_y_reg_2773_pp0_iter12_reg;
        point_y_reg_2773_pp0_iter14_reg <= point_y_reg_2773_pp0_iter13_reg;
        point_y_reg_2773_pp0_iter15_reg <= point_y_reg_2773_pp0_iter14_reg;
        point_y_reg_2773_pp0_iter1_reg <= point_y_reg_2773;
        point_y_reg_2773_pp0_iter2_reg <= point_y_reg_2773_pp0_iter1_reg;
        point_y_reg_2773_pp0_iter3_reg <= point_y_reg_2773_pp0_iter2_reg;
        point_y_reg_2773_pp0_iter4_reg <= point_y_reg_2773_pp0_iter3_reg;
        point_y_reg_2773_pp0_iter5_reg <= point_y_reg_2773_pp0_iter4_reg;
        point_y_reg_2773_pp0_iter6_reg <= point_y_reg_2773_pp0_iter5_reg;
        point_y_reg_2773_pp0_iter7_reg <= point_y_reg_2773_pp0_iter6_reg;
        point_y_reg_2773_pp0_iter8_reg <= point_y_reg_2773_pp0_iter7_reg;
        point_y_reg_2773_pp0_iter9_reg <= point_y_reg_2773_pp0_iter8_reg;
        point_z_reg_2780_pp0_iter10_reg <= point_z_reg_2780_pp0_iter9_reg;
        point_z_reg_2780_pp0_iter11_reg <= point_z_reg_2780_pp0_iter10_reg;
        point_z_reg_2780_pp0_iter12_reg <= point_z_reg_2780_pp0_iter11_reg;
        point_z_reg_2780_pp0_iter13_reg <= point_z_reg_2780_pp0_iter12_reg;
        point_z_reg_2780_pp0_iter14_reg <= point_z_reg_2780_pp0_iter13_reg;
        point_z_reg_2780_pp0_iter15_reg <= point_z_reg_2780_pp0_iter14_reg;
        point_z_reg_2780_pp0_iter1_reg <= point_z_reg_2780;
        point_z_reg_2780_pp0_iter2_reg <= point_z_reg_2780_pp0_iter1_reg;
        point_z_reg_2780_pp0_iter3_reg <= point_z_reg_2780_pp0_iter2_reg;
        point_z_reg_2780_pp0_iter4_reg <= point_z_reg_2780_pp0_iter3_reg;
        point_z_reg_2780_pp0_iter5_reg <= point_z_reg_2780_pp0_iter4_reg;
        point_z_reg_2780_pp0_iter6_reg <= point_z_reg_2780_pp0_iter5_reg;
        point_z_reg_2780_pp0_iter7_reg <= point_z_reg_2780_pp0_iter6_reg;
        point_z_reg_2780_pp0_iter8_reg <= point_z_reg_2780_pp0_iter7_reg;
        point_z_reg_2780_pp0_iter9_reg <= point_z_reg_2780_pp0_iter8_reg;
        trunc_ln40_4_cast_reg_3180 <= trunc_ln40_4_cast_fu_2048_p1;
        trunc_ln65_1_reg_3187 <= {{add_ln65_3_fu_2069_p2[95:32]}};
        trunc_ln65_6_reg_3242 <= {{add_ln65_13_fu_2274_p2[95:32]}};
        trunc_ln66_1_reg_3192 <= {{add_ln66_3_fu_2090_p2[95:32]}};
        trunc_ln66_6_reg_3247 <= {{add_ln66_13_fu_2294_p2[95:32]}};
        trunc_ln67_1_reg_3197 <= {{add_ln67_3_fu_2112_p2[95:32]}};
        trunc_ln67_6_reg_3252 <= {{add_ln67_13_fu_2316_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_673 <= grp_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_677 <= grp_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_681 <= grp_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_685 <= {{grp_fu_613_p2[95:32]}};
        reg_689 <= {{grp_fu_635_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_693 <= {{grp_fu_657_p2[95:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln127_1_reg_2694 <= grp_fu_572_p3;
        select_ln127_2_reg_2700 <= grp_fu_579_p3;
        select_ln127_reg_2688 <= grp_fu_565_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln130_1_reg_2840 <= grp_fu_593_p3;
        select_ln130_2_reg_2845 <= grp_fu_600_p3;
        select_ln130_reg_2835 <= grp_fu_586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        sext_ln37_4_reg_3037 <= sext_ln37_4_fu_1761_p1;
        sext_ln38_4_reg_3048 <= sext_ln38_4_fu_1801_p1;
        tmp_23_reg_3055 <= {{add_ln38_2_fu_1642_p2[95:32]}};
        tmp_24_reg_3060 <= {{add_ln40_2_fu_1666_p2[95:32]}};
        tmp_25_reg_3065 <= {{add_ln41_2_fu_1690_p2[95:32]}};
        tmp_26_reg_3070 <= {{add_ln44_2_fu_1714_p2[95:32]}};
        trunc_ln36_4_reg_3029 <= {{add_ln36_3_fu_1745_p2[95:32]}};
        trunc_ln36_4_reg_3029_pp0_iter1_reg <= trunc_ln36_4_reg_3029;
        trunc_ln37_4_reg_3042 <= {{add_ln37_3_fu_1785_p2[95:32]}};
        trunc_ln37_4_reg_3042_pp0_iter1_reg <= trunc_ln37_4_reg_3042;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln119_reg_2570 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to15 = 1'b1;
    end else begin
        ap_idle_pp0_1to15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 32'd2;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_108;
    end
end

always @ (*) begin
    if (((is_corner_reg_3361 == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp1))) begin
        corner_stream_out_TDATA_blk_n = corner_stream_out_TREADY;
    end else begin
        corner_stream_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((is_corner_reg_3361 == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp1))) begin
        corner_stream_out_TVALID = 1'b1;
    end else begin
        corner_stream_out_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2457_ce = 1'b1;
    end else begin
        grp_fu_2457_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_462_p0 = sext_ln65_10_fu_2167_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_462_p0 = sext_ln65_7_fu_2146_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_462_p0 = sext_ln65_4_fu_2128_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_462_p0 = sext_ln65_2_fu_2052_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_462_p0 = trunc_ln38_4_cast_reg_3120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_462_p0 = sext_ln38_4_reg_3048;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_462_p0 = sext_ln38_2_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_462_p0 = sext_ln36_fu_1166_p1;
    end else begin
        grp_fu_462_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_462_p1 = trunc_ln36_4_cast_reg_3100;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_462_p1 = trunc_ln37_4_cast_reg_3108;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_462_p1 = trunc_ln41_4_cast_fu_1996_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_462_p1 = sext_ln37_4_reg_3037;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_462_p1 = sext_ln36_2_reg_2957;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_462_p1 = sext_ln36_fu_1166_p1;
    end else begin
        grp_fu_462_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_466_p0 = sext_ln65_11_fu_2174_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_466_p0 = sext_ln65_8_fu_2153_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_466_p0 = sext_ln65_5_fu_2134_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_466_p0 = sext_ln65_3_fu_2063_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_466_p0 = trunc_ln37_4_cast_reg_3108;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_466_p0 = sext_ln38_4_reg_3048;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_466_p0 = sext_ln37_2_reg_2962;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_466_p0 = sext_ln37_fu_1173_p1;
    end else begin
        grp_fu_466_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_466_p1 = trunc_ln37_4_cast_reg_3108;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_466_p1 = trunc_ln38_4_cast_reg_3120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_466_p1 = trunc_ln41_4_cast_fu_1996_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_466_p1 = sext_ln38_4_reg_3048;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_466_p1 = sext_ln37_2_reg_2962;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_466_p1 = sext_ln36_fu_1166_p1;
    end else begin
        grp_fu_466_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_470_p0 = sext_ln65_12_fu_2181_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_470_p0 = sext_ln65_9_fu_2160_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_470_p0 = sext_ln65_6_fu_2140_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_470_p0 = sext_ln65_2_fu_2052_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_470_p0 = trunc_ln38_4_cast_reg_3120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_470_p0 = trunc_ln36_4_cast_fu_1937_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_470_p0 = sext_ln38_2_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_470_p0 = sext_ln38_fu_1180_p1;
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_470_p1 = trunc_ln38_4_cast_reg_3120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_470_p1 = trunc_ln40_4_cast_fu_2048_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_470_p1 = sext_ln65_fu_2001_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_470_p1 = trunc_ln36_4_cast_fu_1937_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_470_p1 = sext_ln37_2_reg_2962;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_470_p1 = sext_ln36_fu_1166_p1;
    end else begin
        grp_fu_470_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_474_p0 = sext_ln65_10_fu_2167_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_474_p0 = sext_ln65_7_fu_2146_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_474_p0 = sext_ln65_4_fu_2128_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_474_p0 = sext_ln65_3_fu_2063_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_474_p0 = sext_ln65_1_fu_2042_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_474_p0 = trunc_ln37_4_cast_fu_1946_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_474_p0 = sext_ln38_2_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_474_p0 = sext_ln37_fu_1173_p1;
    end else begin
        grp_fu_474_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_474_p1 = trunc_ln37_4_cast_reg_3108;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_474_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_474_p1 = trunc_ln36_4_cast_reg_3100;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_474_p1 = trunc_ln37_4_cast_fu_1946_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_474_p1 = sext_ln38_2_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_474_p1 = sext_ln37_fu_1173_p1;
    end else begin
        grp_fu_474_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_478_p0 = sext_ln65_11_fu_2174_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_478_p0 = sext_ln65_8_fu_2153_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_478_p0 = sext_ln65_5_fu_2134_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_478_p0 = sext_ln65_2_fu_2052_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_478_p0 = sext_ln65_1_fu_2042_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_478_p0 = trunc_ln38_4_cast_fu_1952_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_478_p0 = sext_ln36_3_fu_1577_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_478_p0 = sext_ln38_fu_1180_p1;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_478_p1 = trunc_ln40_4_cast_reg_3180;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_478_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_478_p1 = trunc_ln37_4_cast_reg_3108;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_478_p1 = trunc_ln38_4_cast_fu_1952_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_478_p1 = sext_ln36_3_fu_1577_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_478_p1 = sext_ln37_fu_1173_p1;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_482_p0 = sext_ln65_12_fu_2181_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_482_p0 = sext_ln65_9_fu_2160_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_482_p0 = sext_ln65_6_fu_2140_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_482_p0 = sext_ln65_3_fu_2063_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_482_p0 = sext_ln65_1_fu_2042_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_482_p0 = trunc_ln36_4_cast_fu_1937_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_482_p0 = sext_ln37_3_fu_1597_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_482_p0 = sext_ln38_fu_1180_p1;
    end else begin
        grp_fu_482_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_482_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_482_p1 = sext_ln65_reg_3153;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_482_p1 = trunc_ln38_4_cast_reg_3120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_482_p1 = trunc_ln38_4_cast_fu_1952_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_482_p1 = sext_ln36_3_fu_1577_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_482_p1 = sext_ln38_fu_1180_p1;
    end else begin
        grp_fu_482_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_486_p0 = sext_ln65_18_fu_2268_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_486_p0 = sext_ln65_14_reg_3202;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_486_p0 = sext_ln65_13_fu_2188_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_486_p0 = sext_ln65_10_fu_2167_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_486_p0 = sext_ln65_7_fu_2146_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_486_p0 = sext_ln65_4_fu_2128_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_486_p0 = sext_ln38_3_fu_1617_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_486_p0 = sext_ln36_1_fu_1193_p1;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_486_p1 = trunc_ln38_4_cast_reg_3120_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_486_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_486_p1 = trunc_ln36_4_cast_reg_3100;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_486_p1 = trunc_ln38_4_cast_reg_3120;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_486_p1 = sext_ln36_3_fu_1577_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_486_p1 = sext_ln36_1_fu_1193_p1;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_490_p0 = sext_ln65_18_fu_2268_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_490_p0 = sext_ln65_15_reg_3207;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_490_p0 = sext_ln65_14_fu_2195_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_490_p0 = sext_ln65_11_fu_2174_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_490_p0 = sext_ln65_8_fu_2153_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_490_p0 = sext_ln65_5_fu_2134_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_490_p0 = sext_ln37_3_fu_1597_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_490_p0 = sext_ln37_1_fu_1224_p1;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_490_p1 = trunc_ln41_4_cast_reg_3142_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_490_p1 = sext_ln65_reg_3153;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_490_p1 = trunc_ln37_4_cast_reg_3108;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_490_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_490_p1 = sext_ln37_3_fu_1597_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_490_p1 = sext_ln36_1_fu_1193_p1;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_494_p0 = sext_ln65_18_fu_2268_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_494_p0 = sext_ln65_16_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_494_p0 = sext_ln65_15_fu_2201_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_494_p0 = sext_ln65_12_fu_2181_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_494_p0 = sext_ln65_9_fu_2160_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_494_p0 = sext_ln65_6_fu_2140_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_494_p0 = sext_ln38_3_fu_1617_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_494_p0 = sext_ln38_1_fu_1255_p1;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_494_p1 = sext_ln65_reg_3153_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_494_p1 = trunc_ln36_4_cast_reg_3100_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_494_p1 = trunc_ln38_4_cast_reg_3120;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_494_p1 = sext_ln65_reg_3153;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_494_p1 = sext_ln37_3_fu_1597_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_494_p1 = sext_ln36_1_fu_1193_p1;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_498_p0 = sext_ln65_17_fu_2258_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_498_p0 = sext_ln65_13_fu_2188_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_498_p0 = sext_ln38_3_fu_1617_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_498_p0 = sext_ln37_1_fu_1224_p1;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_498_p1 = trunc_ln37_4_cast_reg_3108_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_498_p1 = trunc_ln37_4_cast_reg_3108;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_498_p1 = sext_ln38_3_fu_1617_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_498_p1 = sext_ln37_1_fu_1224_p1;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_502_p0 = sext_ln65_16_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_502_p0 = sext_ln65_14_fu_2195_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_502_p0 = sext_ln36_4_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_502_p0 = sext_ln38_1_fu_1255_p1;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_502_p1 = trunc_ln37_4_cast_reg_3108_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_502_p1 = trunc_ln40_4_cast_reg_3180;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_502_p1 = sext_ln36_4_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_502_p1 = sext_ln37_1_fu_1224_p1;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_506_p0 = sext_ln65_17_fu_2258_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_506_p0 = sext_ln65_15_fu_2201_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_506_p0 = sext_ln37_4_fu_1761_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_506_p0 = sext_ln38_1_fu_1255_p1;
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_506_p1 = trunc_ln40_4_cast_reg_3180;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_506_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_506_p1 = sext_ln36_4_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_506_p1 = sext_ln38_1_fu_1255_p1;
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_510_p0 = sext_ln65_16_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_510_p0 = sext_ln65_13_fu_2188_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_510_p0 = sext_ln38_4_fu_1801_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_510_p0 = sext_ln36_2_fu_1372_p1;
    end else begin
        grp_fu_510_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_510_p1 = trunc_ln38_4_cast_reg_3120_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_510_p1 = trunc_ln38_4_cast_reg_3120;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_510_p1 = sext_ln36_4_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_510_p1 = sext_ln36_2_fu_1372_p1;
    end else begin
        grp_fu_510_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_514_p0 = sext_ln65_17_fu_2258_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_514_p0 = sext_ln37_4_fu_1761_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_514_p0 = sext_ln37_2_fu_1403_p1;
    end else begin
        grp_fu_514_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_514_p1 = trunc_ln41_4_cast_reg_3142;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_514_p1 = sext_ln37_4_fu_1761_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_514_p1 = sext_ln36_2_fu_1372_p1;
    end else begin
        grp_fu_514_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_518_p0 = sext_ln82_1_reg_3268;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_518_p0 = sext_ln82_2_reg_3274;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_518_p0 = sext_ln82_fu_2349_p1;
        end else begin
            grp_fu_518_p0 = 'bx;
        end
    end else begin
        grp_fu_518_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_518_p1 = conv_i1763_i_reg_3301;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_518_p1 = conv_i1763_i_fu_2384_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_518_p1 = conv_i_i30_fu_2332_p1;
        end else begin
            grp_fu_518_p1 = 'bx;
        end
    end else begin
        grp_fu_518_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_522_p0 = sext_ln82_2_reg_3274;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_522_p0 = sext_ln82_reg_3262;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_522_p0 = sext_ln82_1_fu_2354_p1;
        end else begin
            grp_fu_522_p0 = 'bx;
        end
    end else begin
        grp_fu_522_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            grp_fu_522_p1 = conv_i1532_i_fu_2398_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            grp_fu_522_p1 = conv_i1994_i_reg_3257;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_522_p1 = conv_i1212_i_fu_2336_p1;
        end else begin
            grp_fu_522_p1 = 'bx;
        end
    end else begin
        grp_fu_522_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_557_p0 = add_ln84_1_reg_3326;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_557_p0 = add_ln82_1_reg_3281;
    end else begin
        grp_fu_557_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_557_p1 = sext_ln82_2_reg_3274;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_557_p1 = sext_ln82_reg_3262;
    end else begin
        grp_fu_557_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_intensity_1_ce0_local = 1'b1;
    end else begin
        point_buffer_intensity_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_intensity_ce0_local = 1'b1;
    end else begin
        point_buffer_intensity_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_x_1_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_x_1_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_x_1_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_x_1_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_x_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_x_1_ce0_local = 1'b1;
    end else begin
        point_buffer_x_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_x_1_ce1_local = 1'b1;
    end else begin
        point_buffer_x_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_x_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_x_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_x_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_x_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_x_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_x_ce0_local = 1'b1;
    end else begin
        point_buffer_x_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_x_ce1_local = 1'b1;
    end else begin
        point_buffer_x_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_y_1_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_y_1_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_y_1_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_y_1_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_y_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_y_1_ce0_local = 1'b1;
    end else begin
        point_buffer_y_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_y_1_ce1_local = 1'b1;
    end else begin
        point_buffer_y_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_y_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_y_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_y_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_y_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_y_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_y_ce0_local = 1'b1;
    end else begin
        point_buffer_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_y_ce1_local = 1'b1;
    end else begin
        point_buffer_y_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_z_1_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_z_1_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_z_1_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_z_1_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_z_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_z_1_ce0_local = 1'b1;
    end else begin
        point_buffer_z_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_z_1_ce1_local = 1'b1;
    end else begin
        point_buffer_z_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        point_buffer_z_address0_local = zext_ln130_fu_856_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_z_address0_local = zext_ln129_fu_842_p1;
    end else if (((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        point_buffer_z_address0_local = zext_ln119_1_fu_812_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        point_buffer_z_address0_local = zext_ln127_fu_775_p1;
    end else begin
        point_buffer_z_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln119_reg_2574 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((trunc_ln119_reg_2574 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln119_reg_2570 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        point_buffer_z_ce0_local = 1'b1;
    end else begin
        point_buffer_z_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        point_buffer_z_ce1_local = 1'b1;
    end else begin
        point_buffer_z_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((is_corner_reg_3361 == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp1))) begin
        surf_stream_out_TDATA_blk_n = surf_stream_out_TREADY;
    end else begin
        surf_stream_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((is_corner_reg_3361 == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp1))) begin
        surf_stream_out_TVALID = 1'b1;
    end else begin
        surf_stream_out_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to15 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln126_fu_733_p2 = ($signed(trunc_ln119_1_fu_719_p1) + $signed(9'd510));

assign add_ln127_fu_759_p2 = ($signed(trunc_ln119_1_fu_719_p1) + $signed(9'd511));

assign add_ln129_fu_785_p2 = (ap_sig_allocacmp_i + 32'd1);

assign add_ln12_1_fu_870_p2 = (select_ln129_reg_2787 + grp_fu_586_p3);

assign add_ln12_2_fu_875_p2 = (add_ln12_1_fu_870_p2 + point_x_reg_2766);

assign add_ln12_3_fu_880_p2 = (add_ln12_2_fu_875_p2 + add_ln12_fu_866_p2);

assign add_ln12_fu_866_p2 = (select_ln127_reg_2688 + select_ln126_reg_2670);

assign add_ln130_fu_851_p2 = (lshr_ln1_reg_2588 + 8'd1);

assign add_ln13_1_fu_890_p2 = (select_ln129_1_reg_2793 + grp_fu_593_p3);

assign add_ln13_2_fu_895_p2 = (add_ln13_1_fu_890_p2 + point_y_reg_2773);

assign add_ln13_3_fu_900_p2 = (add_ln13_2_fu_895_p2 + add_ln13_fu_886_p2);

assign add_ln13_fu_886_p2 = (select_ln127_1_reg_2694 + select_ln126_1_reg_2676);

assign add_ln14_1_fu_910_p2 = (select_ln129_2_reg_2799 + grp_fu_600_p3);

assign add_ln14_2_fu_915_p2 = (add_ln14_1_fu_910_p2 + point_z_reg_2780);

assign add_ln14_3_fu_920_p2 = (add_ln14_2_fu_915_p2 + add_ln14_fu_906_p2);

assign add_ln14_fu_906_p2 = (select_ln127_2_reg_2700 + select_ln126_2_reg_2682);

assign add_ln36_1_fu_1397_p2 = (shl_ln36_1_fu_1389_p3 + grp_fu_510_p2);

assign add_ln36_2_fu_1591_p2 = (shl_ln36_2_fu_1584_p3 + grp_fu_478_p2);

assign add_ln36_3_fu_1745_p2 = (shl_ln36_3_fu_1737_p3 + grp_fu_502_p2);

assign add_ln36_fu_1218_p2 = (shl_ln3_fu_1210_p3 + grp_fu_486_p2);

assign add_ln37_1_fu_1426_p2 = (shl_ln37_1_fu_1418_p3 + grp_fu_514_p2);

assign add_ln37_2_fu_1611_p2 = (shl_ln37_2_fu_1604_p3 + grp_fu_482_p2);

assign add_ln37_3_fu_1785_p2 = (shl_ln37_3_fu_1777_p3 + grp_fu_506_p2);

assign add_ln37_fu_1249_p2 = (shl_ln4_fu_1241_p3 + grp_fu_490_p2);

assign add_ln38_1_fu_1532_p2 = (shl_ln38_1_fu_1525_p3 + grp_fu_462_p2);

assign add_ln38_2_fu_1642_p2 = (shl_ln38_2_fu_1634_p3 + grp_fu_486_p2);

assign add_ln38_3_fu_1852_p2 = (shl_ln38_3_fu_1845_p3 + reg_673);

assign add_ln38_fu_1281_p2 = (shl_ln5_fu_1273_p3 + grp_fu_494_p2);

assign add_ln40_1_fu_1545_p2 = (shl_ln40_1_fu_1538_p3 + grp_fu_466_p2);

assign add_ln40_2_fu_1666_p2 = (shl_ln40_2_fu_1658_p3 + grp_fu_490_p2);

assign add_ln40_3_fu_1875_p2 = (shl_ln40_3_fu_1868_p3 + reg_677);

assign add_ln40_fu_1305_p2 = (shl_ln6_fu_1297_p3 + grp_fu_498_p2);

assign add_ln41_1_fu_1558_p2 = (shl_ln41_1_fu_1551_p3 + grp_fu_470_p2);

assign add_ln41_2_fu_1690_p2 = (shl_ln41_2_fu_1682_p3 + grp_fu_494_p2);

assign add_ln41_3_fu_1898_p2 = (shl_ln41_3_fu_1891_p3 + grp_fu_462_p2);

assign add_ln41_fu_1329_p2 = (shl_ln7_fu_1321_p3 + grp_fu_502_p2);

assign add_ln44_1_fu_1571_p2 = (shl_ln44_1_fu_1564_p3 + grp_fu_474_p2);

assign add_ln44_2_fu_1714_p2 = (shl_ln44_2_fu_1706_p3 + grp_fu_498_p2);

assign add_ln44_3_fu_1921_p2 = (shl_ln44_3_fu_1914_p3 + grp_fu_466_p2);

assign add_ln44_fu_1353_p2 = (shl_ln8_fu_1345_p3 + grp_fu_506_p2);

assign add_ln65_12_fu_2264_p2 = (mul_ln65_18_reg_3222 + mul_ln65_19_reg_3227);

assign add_ln65_13_fu_2274_p2 = (add_ln65_12_fu_2264_p2 + grp_fu_486_p2);

assign add_ln65_1_fu_1969_p2 = (add_ln65_fu_1963_p2 + grp_fu_478_p2);

assign add_ln65_2_fu_2058_p2 = (mul_ln65_3_reg_3170 + grp_fu_462_p2);

assign add_ln65_3_fu_2069_p2 = (add_ln65_2_fu_2058_p2 + grp_fu_466_p2);

assign add_ln65_fu_1963_p2 = (grp_fu_470_p2 + grp_fu_474_p2);

assign add_ln66_10_fu_2207_p2 = (grp_fu_498_p2 + grp_fu_502_p2);

assign add_ln66_11_fu_2213_p2 = (add_ln66_10_fu_2207_p2 + grp_fu_506_p2);

assign add_ln66_12_fu_2290_p2 = (mul_ln66_17_reg_3232 + mul_ln66_18_reg_3237);

assign add_ln66_13_fu_2294_p2 = (add_ln66_12_fu_2290_p2 + grp_fu_490_p2);

assign add_ln66_1_fu_2005_p2 = (mul_ln66_reg_3137 + grp_fu_462_p2);

assign add_ln66_2_fu_2085_p2 = (mul_ln66_2_reg_3175 + grp_fu_470_p2);

assign add_ln66_3_fu_2090_p2 = (add_ln66_2_fu_2085_p2 + grp_fu_474_p2);

assign add_ln66_fu_1985_p2 = ($signed(trunc_ln36_4_cast5_fu_1943_p1) + $signed(trunc_ln40_4_cast6_fu_1959_p1));

assign add_ln67_10_fu_2229_p2 = (reg_673 + grp_fu_486_p2);

assign add_ln67_11_fu_2235_p2 = (add_ln67_10_fu_2229_p2 + grp_fu_490_p2);

assign add_ln67_12_fu_2310_p2 = (reg_673 + reg_677);

assign add_ln67_13_fu_2316_p2 = (add_ln67_12_fu_2310_p2 + grp_fu_494_p2);

assign add_ln67_1_fu_2026_p2 = (add_ln67_fu_2020_p2 + grp_fu_470_p2);

assign add_ln67_2_fu_2106_p2 = (reg_681 + grp_fu_478_p2);

assign add_ln67_3_fu_2112_p2 = (add_ln67_2_fu_2106_p2 + grp_fu_482_p2);

assign add_ln67_fu_2020_p2 = (reg_681 + grp_fu_466_p2);

assign add_ln82_1_fu_2369_p2 = (add_ln82_fu_2359_p2 + mul_ln82_2_fu_526_p2);

assign add_ln82_2_fu_2413_p2 = (mul_ln82_3_reg_3316 + mul_ln83_3_reg_3321);

assign add_ln82_fu_2359_p2 = (grp_fu_518_p2 + grp_fu_522_p2);

assign add_ln83_1_fu_2392_p2 = (add_ln83_fu_2388_p2 + grp_fu_518_p2);

assign add_ln83_2_fu_2417_p2 = (add_ln82_2_fu_2413_p2 + mul_ln84_3_reg_3331);

assign add_ln83_fu_2388_p2 = (mul_ln83_reg_3286 + mul_ln83_1_reg_3291);

assign add_ln84_1_fu_2407_p2 = (add_ln84_fu_2402_p2 + grp_fu_522_p2);

assign add_ln84_fu_2402_p2 = (mul_ln84_reg_3311 + grp_fu_518_p2);

assign add_ln87_fu_2375_p2 = ($signed(trunc_ln36_4_reg_3029_pp0_iter1_reg) + $signed(trunc_ln44_4_reg_3093_pp0_iter2_reg));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001_grp1 = ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_block_state128_pp0_stage7_iter15_grp1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_block_state128_pp0_stage7_iter15_grp1));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp1 = ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_block_state128_pp0_stage7_iter15_grp1));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_block_state128_pp0_stage7_iter15_grp1));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state128_pp0_stage7_iter15_grp1 = (((is_corner_reg_3361 == 1'd1) & (corner_stream_out_TREADY == 1'b0)) | ((is_corner_reg_3361 == 1'd0) & (surf_stream_out_TREADY == 1'b0)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign ap_ready = ap_ready_sig;

assign conv_i1212_i_fu_2336_p1 = trunc_ln37_4_reg_3042_pp0_iter1_reg;

assign conv_i1532_i_fu_2398_p1 = trunc_ln44_4_reg_3093_pp0_iter2_reg;

assign conv_i1763_i_fu_2384_p1 = trunc_ln41_4_reg_3087_pp0_iter2_reg;

assign conv_i1994_i_fu_2341_p1 = trunc_ln38_4_reg_3075_pp0_iter2_reg;

assign conv_i_i30_fu_2332_p1 = trunc_ln36_4_reg_3029_pp0_iter1_reg;

assign corner_stream_out_TDATA = zext_ln149_fu_2546_p1;

assign dx_1_fu_1148_p2 = ($signed(select_ln127_reg_2688) - $signed(sext_ln17_fu_1086_p1));

assign dx_2_fu_1359_p2 = ($signed(point_x_reg_2766) - $signed(sext_ln17_reg_2913));

assign dx_3_fu_1472_p2 = ($signed(select_ln129_reg_2787) - $signed(sext_ln17_reg_2913));

assign dx_4_fu_1505_p2 = ($signed(select_ln130_reg_2835) - $signed(sext_ln17_reg_2913));

assign dx_fu_1138_p2 = ($signed(select_ln126_reg_2670) - $signed(sext_ln17_fu_1086_p1));

assign dy_1_fu_1153_p2 = ($signed(select_ln127_1_reg_2694) - $signed(sext_ln18_fu_1112_p1));

assign dy_2_fu_1363_p2 = ($signed(point_y_reg_2773) - $signed(sext_ln18_reg_2920));

assign dy_3_fu_1476_p2 = ($signed(select_ln129_1_reg_2793) - $signed(sext_ln18_reg_2920));

assign dy_4_fu_1509_p2 = ($signed(select_ln130_1_reg_2840) - $signed(sext_ln18_reg_2920));

assign dy_fu_1143_p2 = ($signed(select_ln126_1_reg_2676) - $signed(sext_ln18_fu_1112_p1));

assign dz_1_fu_1188_p2 = ($signed(select_ln127_2_reg_2700) - $signed(sext_ln32_fu_1158_p1));

assign dz_2_fu_1367_p2 = ($signed(point_z_reg_2780) - $signed(sext_ln32_fu_1158_p1));

assign dz_3_fu_1480_p2 = ($signed(select_ln129_2_reg_2799) - $signed(sext_ln32_fu_1158_p1));

assign dz_4_fu_1513_p2 = ($signed(select_ln130_2_reg_2845) - $signed(sext_ln32_fu_1158_p1));

assign dz_fu_1161_p2 = ($signed(select_ln126_2_reg_2682) - $signed(sext_ln32_fu_1158_p1));

assign grp_fu_2457_p0 = {{lambda_fu_2422_p4}, {32'd0}};

assign grp_fu_565_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_x_q0 : point_buffer_x_1_q0);

assign grp_fu_572_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_y_q0 : point_buffer_y_1_q0);

assign grp_fu_579_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_z_q0 : point_buffer_z_1_q0);

assign grp_fu_586_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_x_1_q0 : point_buffer_x_q0);

assign grp_fu_593_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_y_1_q0 : point_buffer_y_q0);

assign grp_fu_600_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_z_1_q0 : point_buffer_z_q0);

assign grp_fu_607_p2 = (grp_fu_462_p2 + grp_fu_466_p2);

assign grp_fu_613_p2 = (grp_fu_607_p2 + grp_fu_470_p2);

assign grp_fu_629_p2 = (grp_fu_474_p2 + grp_fu_478_p2);

assign grp_fu_635_p2 = (grp_fu_629_p2 + grp_fu_482_p2);

assign grp_fu_651_p2 = (grp_fu_486_p2 + grp_fu_490_p2);

assign grp_fu_657_p2 = (grp_fu_651_p2 + grp_fu_494_p2);

assign icmp_ln119_fu_709_p2 = (($signed(zext_ln119_fu_705_p1) < $signed(add_ln119)) ? 1'b1 : 1'b0);

assign is_corner_fu_2474_p2 = (($signed(ratio_fu_2470_p1) > $signed(64'd10737418240)) ? 1'b1 : 1'b0);

assign lambda_fu_2422_p4 = {{add_ln83_2_fu_2417_p2[127:64]}};

assign lshr_ln2_fu_739_p4 = {{add_ln126_fu_733_p2[8:1]}};

assign lshr_ln3_fu_765_p4 = {{add_ln127_fu_759_p2[8:1]}};

assign mul_ln16_fu_542_p1 = 193'd126765060022822940149670320538;

assign mul_ln17_fu_547_p1 = 193'd126765060022822940149670320538;

assign mul_ln18_fu_552_p1 = 193'd126765060022822940149670320538;

assign mul_ln83_3_fu_561_p1 = sext_ln82_1_reg_3268;

assign output_data_data_fu_2527_p5 = {{data_read_assign_fu_112[511:392]}, {tmp_i_fu_2516_p5}};

assign output_data_last_fu_801_p2 = ((sub_i_i == zext_ln119_fu_705_p1) ? 1'b1 : 1'b0);

assign point_buffer_intensity_1_address0 = zext_ln119_1_reg_2664_pp0_iter14_reg;

assign point_buffer_intensity_1_ce0 = point_buffer_intensity_1_ce0_local;

assign point_buffer_intensity_address0 = zext_ln119_1_reg_2664_pp0_iter14_reg;

assign point_buffer_intensity_ce0 = point_buffer_intensity_ce0_local;

assign point_buffer_x_1_address0 = point_buffer_x_1_address0_local;

assign point_buffer_x_1_address1 = zext_ln126_fu_749_p1;

assign point_buffer_x_1_ce0 = point_buffer_x_1_ce0_local;

assign point_buffer_x_1_ce1 = point_buffer_x_1_ce1_local;

assign point_buffer_x_address0 = point_buffer_x_address0_local;

assign point_buffer_x_address1 = zext_ln126_fu_749_p1;

assign point_buffer_x_ce0 = point_buffer_x_ce0_local;

assign point_buffer_x_ce1 = point_buffer_x_ce1_local;

assign point_buffer_y_1_address0 = point_buffer_y_1_address0_local;

assign point_buffer_y_1_address1 = zext_ln126_fu_749_p1;

assign point_buffer_y_1_ce0 = point_buffer_y_1_ce0_local;

assign point_buffer_y_1_ce1 = point_buffer_y_1_ce1_local;

assign point_buffer_y_address0 = point_buffer_y_address0_local;

assign point_buffer_y_address1 = zext_ln126_fu_749_p1;

assign point_buffer_y_ce0 = point_buffer_y_ce0_local;

assign point_buffer_y_ce1 = point_buffer_y_ce1_local;

assign point_buffer_z_1_address0 = point_buffer_z_1_address0_local;

assign point_buffer_z_1_address1 = zext_ln126_fu_749_p1;

assign point_buffer_z_1_ce0 = point_buffer_z_1_ce0_local;

assign point_buffer_z_1_ce1 = point_buffer_z_1_ce1_local;

assign point_buffer_z_address0 = point_buffer_z_address0_local;

assign point_buffer_z_address1 = zext_ln126_fu_749_p1;

assign point_buffer_z_ce0 = point_buffer_z_ce0_local;

assign point_buffer_z_ce1 = point_buffer_z_ce1_local;

assign point_intensity_fu_2463_p3 = ((trunc_ln119_reg_2574_pp0_iter15_reg[0:0] == 1'b1) ? point_buffer_intensity_1_q0 : point_buffer_intensity_q0);

assign ratio_fu_2470_p1 = grp_fu_2457_p2[63:0];

assign select_ln126_1_fu_828_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_y_1_q1 : point_buffer_y_q1);

assign select_ln126_2_fu_835_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_z_1_q1 : point_buffer_z_q1);

assign select_ln126_fu_821_p3 = ((trunc_ln119_reg_2574[0:0] == 1'b1) ? point_buffer_x_1_q1 : point_buffer_x_q1);

assign select_ln16_1_fu_1079_p3 = ((tmp_reg_2865[0:0] == 1'b1) ? sub_ln16_1_fu_1073_p2 : zext_ln16_fu_1069_p1);

assign select_ln16_fu_1064_p3 = ((tmp_reg_2865[0:0] == 1'b1) ? tmp_4_cast_reg_2883 : tmp_5_cast_reg_2888);

assign select_ln17_1_fu_1105_p3 = ((tmp_1_reg_2871[0:0] == 1'b1) ? sub_ln17_1_fu_1099_p2 : zext_ln17_fu_1095_p1);

assign select_ln17_fu_1090_p3 = ((tmp_1_reg_2871[0:0] == 1'b1) ? tmp_8_cast_reg_2893 : tmp_9_cast_reg_2898);

assign select_ln18_1_fu_1131_p3 = ((tmp_2_reg_2877[0:0] == 1'b1) ? sub_ln18_1_fu_1125_p2 : zext_ln18_fu_1121_p1);

assign select_ln18_fu_1116_p3 = ((tmp_2_reg_2877[0:0] == 1'b1) ? tmp_12_cast_reg_2903 : tmp_13_cast_reg_2908);

assign sext_ln17_fu_1086_p1 = $signed(select_ln16_1_fu_1079_p3);

assign sext_ln18_fu_1112_p1 = $signed(select_ln17_1_fu_1105_p3);

assign sext_ln32_fu_1158_p1 = $signed(select_ln18_1_reg_2927);

assign sext_ln36_1_fu_1193_p1 = $signed(dx_1_reg_2942);

assign sext_ln36_2_fu_1372_p1 = $signed(dx_2_fu_1359_p2);

assign sext_ln36_3_fu_1577_p1 = $signed(dx_3_reg_2989);

assign sext_ln36_4_fu_1720_p1 = $signed(dx_4_reg_3014);

assign sext_ln36_fu_1166_p1 = $signed(dx_reg_2932);

assign sext_ln37_1_fu_1224_p1 = $signed(dy_1_reg_2947);

assign sext_ln37_2_fu_1403_p1 = $signed(dy_2_fu_1363_p2);

assign sext_ln37_3_fu_1597_p1 = $signed(dy_3_reg_2994);

assign sext_ln37_4_fu_1761_p1 = $signed(dy_4_reg_3019);

assign sext_ln37_fu_1173_p1 = $signed(dy_reg_2937);

assign sext_ln38_1_fu_1255_p1 = $signed(dz_1_fu_1188_p2);

assign sext_ln38_2_fu_1518_p1 = $signed(dz_2_reg_2952);

assign sext_ln38_3_fu_1617_p1 = $signed(dz_3_reg_2999);

assign sext_ln38_4_fu_1801_p1 = $signed(dz_4_reg_3024);

assign sext_ln38_fu_1180_p1 = $signed(dz_fu_1161_p2);

assign sext_ln65_10_fu_2167_p1 = $signed(reg_685);

assign sext_ln65_11_fu_2174_p1 = $signed(reg_689);

assign sext_ln65_12_fu_2181_p1 = $signed(reg_693);

assign sext_ln65_13_fu_2188_p1 = $signed(reg_685);

assign sext_ln65_14_fu_2195_p1 = $signed(reg_689);

assign sext_ln65_15_fu_2201_p1 = $signed(reg_693);

assign sext_ln65_16_fu_2251_p1 = $signed(reg_693);

assign sext_ln65_17_fu_2258_p1 = $signed(trunc_ln66_5_reg_3212);

assign sext_ln65_18_fu_2268_p1 = $signed(trunc_ln67_5_reg_3217);

assign sext_ln65_1_fu_2042_p1 = $signed(trunc_ln2_reg_3132);

assign sext_ln65_2_fu_2052_p1 = $signed(trunc_ln3_reg_3160);

assign sext_ln65_3_fu_2063_p1 = $signed(trunc_ln4_reg_3165);

assign sext_ln65_4_fu_2128_p1 = $signed(trunc_ln65_1_reg_3187);

assign sext_ln65_5_fu_2134_p1 = $signed(trunc_ln66_1_reg_3192);

assign sext_ln65_6_fu_2140_p1 = $signed(trunc_ln67_1_reg_3197);

assign sext_ln65_7_fu_2146_p1 = $signed(reg_685);

assign sext_ln65_8_fu_2153_p1 = $signed(reg_689);

assign sext_ln65_9_fu_2160_p1 = $signed(reg_693);

assign sext_ln65_fu_2001_p1 = trunc_ln44_4_reg_3093;

assign sext_ln82_1_fu_2354_p1 = trunc_ln66_6_reg_3247;

assign sext_ln82_2_fu_2365_p1 = trunc_ln67_6_reg_3252;

assign sext_ln82_fu_2349_p1 = trunc_ln65_6_reg_3242;

assign sext_ln91_1_fu_2435_p1 = lambda_fu_2422_p4;

assign sext_ln91_fu_2432_p1 = $signed(trace_reg_3296);

assign shl_ln1_fu_988_p3 = {{add_ln13_3_reg_2855}, {32'd0}};

assign shl_ln2_fu_1026_p3 = {{add_ln14_3_reg_2860}, {32'd0}};

assign shl_ln36_1_fu_1389_p3 = {{tmp_9_fu_1379_p4}, {32'd0}};

assign shl_ln36_2_fu_1584_p3 = {{tmp_15_reg_3004}, {32'd0}};

assign shl_ln36_3_fu_1737_p3 = {{tmp_21_fu_1727_p4}, {32'd0}};

assign shl_ln37_1_fu_1418_p3 = {{tmp_10_fu_1408_p4}, {32'd0}};

assign shl_ln37_2_fu_1604_p3 = {{tmp_16_reg_3009}, {32'd0}};

assign shl_ln37_3_fu_1777_p3 = {{tmp_22_fu_1767_p4}, {32'd0}};

assign shl_ln38_1_fu_1525_p3 = {{tmp_11_reg_2969}, {32'd0}};

assign shl_ln38_2_fu_1634_p3 = {{tmp_17_fu_1624_p4}, {32'd0}};

assign shl_ln38_3_fu_1845_p3 = {{tmp_23_reg_3055}, {32'd0}};

assign shl_ln3_fu_1210_p3 = {{tmp_s_fu_1200_p4}, {32'd0}};

assign shl_ln40_1_fu_1538_p3 = {{tmp_12_reg_2974}, {32'd0}};

assign shl_ln40_2_fu_1658_p3 = {{tmp_18_fu_1648_p4}, {32'd0}};

assign shl_ln40_3_fu_1868_p3 = {{tmp_24_reg_3060}, {32'd0}};

assign shl_ln41_1_fu_1551_p3 = {{tmp_13_reg_2979}, {32'd0}};

assign shl_ln41_2_fu_1682_p3 = {{tmp_19_fu_1672_p4}, {32'd0}};

assign shl_ln41_3_fu_1891_p3 = {{tmp_25_reg_3065}, {32'd0}};

assign shl_ln44_1_fu_1564_p3 = {{tmp_14_reg_2984}, {32'd0}};

assign shl_ln44_2_fu_1706_p3 = {{tmp_20_fu_1696_p4}, {32'd0}};

assign shl_ln44_3_fu_1914_p3 = {{tmp_26_reg_3070}, {32'd0}};

assign shl_ln4_fu_1241_p3 = {{tmp_4_fu_1231_p4}, {32'd0}};

assign shl_ln5_fu_1273_p3 = {{tmp_5_fu_1263_p4}, {32'd0}};

assign shl_ln6_fu_1297_p3 = {{tmp_6_fu_1287_p4}, {32'd0}};

assign shl_ln7_fu_1321_p3 = {{tmp_7_fu_1311_p4}, {32'd0}};

assign shl_ln8_fu_1345_p3 = {{tmp_8_fu_1335_p4}, {32'd0}};

assign shl_ln_fu_950_p3 = {{add_ln12_3_reg_2850}, {32'd0}};

assign sub_ln16_1_fu_1073_p2 = (62'd0 - zext_ln16_fu_1069_p1);

assign sub_ln16_fu_962_p2 = (193'd0 - mul_ln16_fu_542_p2);

assign sub_ln17_1_fu_1099_p2 = (62'd0 - zext_ln17_fu_1095_p1);

assign sub_ln17_fu_1000_p2 = (193'd0 - mul_ln17_fu_547_p2);

assign sub_ln18_1_fu_1125_p2 = (62'd0 - zext_ln18_fu_1121_p1);

assign sub_ln18_fu_1038_p2 = (193'd0 - mul_ln18_fu_552_p2);

assign sub_ln91_fu_2439_p2 = ($signed(sext_ln91_fu_2432_p1) - $signed(sext_ln91_1_fu_2435_p1));

assign surf_stream_out_TDATA = zext_ln149_fu_2546_p1;

assign tmp_10_fu_1408_p4 = {{add_ln37_fu_1249_p2[95:32]}};

assign tmp_17_fu_1624_p4 = {{add_ln38_1_fu_1532_p2[95:32]}};

assign tmp_18_fu_1648_p4 = {{add_ln40_1_fu_1545_p2[95:32]}};

assign tmp_19_fu_1672_p4 = {{add_ln41_1_fu_1558_p2[95:32]}};

assign tmp_20_fu_1696_p4 = {{add_ln44_1_fu_1571_p2[95:32]}};

assign tmp_21_fu_1727_p4 = {{add_ln36_2_fu_1591_p2[95:32]}};

assign tmp_22_fu_1767_p4 = {{add_ln37_2_fu_1611_p2[95:32]}};

assign tmp_3_fu_2539_p3 = {{output_data_last_reg_2659_pp0_iter15_reg}, {output_data_data_fu_2527_p5}};

assign tmp_4_fu_1231_p4 = {{grp_fu_466_p2[95:32]}};

assign tmp_5_fu_1263_p4 = {{grp_fu_470_p2[95:32]}};

assign tmp_6_fu_1287_p4 = {{grp_fu_474_p2[95:32]}};

assign tmp_7_fu_1311_p4 = {{grp_fu_478_p2[95:32]}};

assign tmp_8_fu_1335_p4 = {{grp_fu_482_p2[95:32]}};

assign tmp_9_fu_1379_p4 = {{add_ln36_fu_1218_p2[95:32]}};

assign tmp_i_fu_2516_p5 = {{{{point_intensity_reg_3356}, {z_bits_fu_2505_p5}}, {y_bits_fu_2494_p5}}, {x_bits_fu_2483_p5}};

assign tmp_s_fu_1200_p4 = {{grp_fu_462_p2[95:32]}};

assign trace_fu_2379_p2 = ($signed(add_ln87_fu_2375_p2) + $signed(trunc_ln40_4_reg_3080_pp0_iter2_reg));

assign trunc_ln119_1_fu_719_p1 = ap_sig_allocacmp_i[8:0];

assign trunc_ln119_fu_715_p1 = ap_sig_allocacmp_i[0:0];

assign trunc_ln36_4_cast5_fu_1943_p1 = trunc_ln36_4_reg_3029;

assign trunc_ln36_4_cast_fu_1937_p1 = trunc_ln36_4_reg_3029;

assign trunc_ln37_4_cast_fu_1946_p1 = trunc_ln37_4_reg_3042;

assign trunc_ln38_4_cast_fu_1952_p1 = trunc_ln38_4_fu_1858_p4;

assign trunc_ln38_4_fu_1858_p4 = {{add_ln38_3_fu_1852_p2[95:32]}};

assign trunc_ln40_4_cast6_fu_1959_p1 = trunc_ln40_4_fu_1881_p4;

assign trunc_ln40_4_cast_fu_2048_p1 = trunc_ln40_4_reg_3080;

assign trunc_ln40_4_fu_1881_p4 = {{add_ln40_3_fu_1875_p2[95:32]}};

assign trunc_ln41_4_cast_fu_1996_p1 = trunc_ln41_4_reg_3087;

assign x_bits_fu_2483_p1 = 'bx;

assign x_bits_fu_2483_p5 = {{x_bits_fu_2483_p1[127:64]}, {point_x_reg_2766_pp0_iter15_reg}};

assign y_bits_fu_2494_p1 = 'bx;

assign y_bits_fu_2494_p5 = {{y_bits_fu_2494_p1[127:64]}, {point_y_reg_2773_pp0_iter15_reg}};

assign z_bits_fu_2505_p1 = 'bx;

assign z_bits_fu_2505_p5 = {{z_bits_fu_2505_p1[127:64]}, {point_z_reg_2780_pp0_iter15_reg}};

assign zext_ln119_1_fu_812_p1 = lshr_ln1_reg_2588;

assign zext_ln119_fu_705_p1 = ap_sig_allocacmp_i;

assign zext_ln126_fu_749_p1 = lshr_ln2_fu_739_p4;

assign zext_ln127_fu_775_p1 = lshr_ln3_fu_765_p4;

assign zext_ln129_fu_842_p1 = lshr_ln4_reg_2654;

assign zext_ln130_fu_856_p1 = add_ln130_fu_851_p2;

assign zext_ln149_fu_2546_p1 = tmp_3_fu_2539_p3;

assign zext_ln16_fu_1069_p1 = select_ln16_fu_1064_p3;

assign zext_ln17_fu_1095_p1 = select_ln17_fu_1090_p3;

assign zext_ln18_fu_1121_p1 = select_ln18_fu_1116_p3;

always @ (posedge ap_clk) begin
    zext_ln119_1_reg_2664[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter1_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter2_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln119_1_reg_2664_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //exact_loam_feature_extraction_exact_loam_feature_extraction_Pipeline_PROCESS_FEATURES
