###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 22:56:49 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 22
Nr. of Sinks                   : 339
Nr. of Buffer                  : 116
Nr. of Level (including gates) : 22
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK 2336.5(ps)
Min trig. edge delay at sink(R): UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK 2118.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 2118.9~2336.5(ps)      0~20000(ps)         
Fall Phase Delay               : 2055.1~2477.6(ps)      0~20000(ps)         
Trig. Edge Skew                : 217.6(ps)              200(ps)             
Rise Skew                      : 217.6(ps)              
Fall Skew                      : 422.5(ps)              
Max. Rise Buffer Tran          : 183(ps)                50(ps)              
Max. Fall Buffer Tran          : 154(ps)                50(ps)              
Max. Rise Sink Tran            : 53.1(ps)               50(ps)              
Max. Fall Sink Tran            : 50.5(ps)               50(ps)              
Min. Rise Buffer Tran          : 19.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.6(ps)               0(ps)               
Min. Rise Sink Tran            : 40.9(ps)               0(ps)               
Min. Fall Sink Tran            : 37.7(ps)               0(ps)               

view setup1_analysis_view : skew = 217.6ps (required = 200ps)
view setup2_analysis_view : skew = 217.6ps (required = 200ps)
view setup3_analysis_view : skew = 217.6ps (required = 200ps)
view hold1_analysis_view : skew = 72.6ps (required = 200ps)
view hold2_analysis_view : skew = 72.6ps (required = 200ps)
view hold3_analysis_view : skew = 72.6ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L4_I1/A                [51.2 50.7](ps)        50(ps)              
scan_clk__L4_I0/A                [51.2 50.8](ps)        50(ps)              
UART_SCAN_CLK__L1_I0/A           [124.7 109.8](ps)      50(ps)              
UART_SCAN_CLK__L2_I0/A           [60.2 62](ps)          50(ps)              
UART_SCAN_CLK__L3_I1/A           [70 64.3](ps)          50(ps)              
UART_SCAN_CLK__L3_I0/A           [70 64.3](ps)          50(ps)              
UART_SCAN_CLK__L4_I0/A           [51.2 50.7](ps)        50(ps)              
U6_mux2X1/U1/A                   [152.1 115.2](ps)      50(ps)              
scan_clk__L9_I1/A                [50.4 49.9](ps)        50(ps)              
SYNC_SCAN_RST2__L1_I0/A          [161.6 114.9](ps)      50(ps)              
UART_SCAN_CLK__L6_I1/A           [62 61.5](ps)          50(ps)              
UART_SCAN_CLK__L6_I0/A           [62 61.5](ps)          50(ps)              
CLK_DIV_RX_INST/U17/A            [71.6 69.9](ps)        50(ps)              
CLK_DIV_TX_INST/U9/A             [71.6 69.9](ps)        50(ps)              
UART_SCAN_CLK__L7_I2/A           [90.2 89](ps)          50(ps)              
UART_SCAN_CLK__L7_I1/A           [90.2 89](ps)          50(ps)              
CLK_DIV_RX_INST/U4/A             [119.7 59.9](ps)       50(ps)              
CLK_DIV_TX_INST/U4/A             [59.9 34](ps)          50(ps)              
UART_SCAN_CLK__L8_I0/A           [51.4 50.9](ps)        50(ps)              
CLK_DIV_RX_INST/N0__L1_I0/A      [167.3 50.4](ps)       50(ps)              
CLK_DIV_TX_INST/N0__L1_I0/A      [168.9 38.8](ps)       50(ps)              
UART_SCAN_CLK__L9_I0/A           [52.1 51.7](ps)        50(ps)              
CLK_DIV_TX_INST/U35/S0           [61.5 59.4](ps)        50(ps)              
U2_mux2X1/U1/A                   [81.2 87](ps)          50(ps)              
U3_mux2X1/U1/A                   [79.5 85.7](ps)        50(ps)              
n20__L1_I0/A                     [149 113.7](ps)        50(ps)              
CLK_DIV_RX_INST/U36/A            [146.6 112.5](ps)      50(ps)              
UART_SCAN_CLK__L11_I0/A          [62.5 56.3](ps)        50(ps)              
REF_SCAN_CLK__L1_I0/A            [183 154](ps)          50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
CLK_DIV_TX_INST/U35/A            [59.4 57.7](ps)        50(ps)              
U2_mux2X1/U1/A                   [79.4 74.6](ps)        50(ps)              
REF_SCAN_CLK__L2_I1/A            [71.9 73.9](ps)        50(ps)              
REF_SCAN_CLK__L2_I0/A            [71.9 73.9](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
U3_mux2X1/U1/A                   [77.5 73.5](ps)        50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
TX_SCAN_CLK__L1_I0/A             [86.9 89](ps)          50(ps)              
RX_SCAN_CLK__L1_I0/A             [107.5 100.4](ps)      50(ps)              
REF_SCAN_CLK__L3_I1/A            [76.3 51.4](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.6 78.2](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63.1](ps)        50(ps)              
REF_SCAN_CLK__L4_I4/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I3/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I2/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I1/A            [72.5 64.6](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
U3_mux2X1/U1/A                   [81.5 85.7](ps)        50(ps)              
U2_mux2X1/U1/A                   [83.3 86.8](ps)        50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
REF_SCAN_CLK__L5_I13/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I12/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I11/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I10/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I9/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I8/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I7/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I6/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I5/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I4/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I3/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I2/A            [63.5 57.1](ps)        50(ps)              
REF_SCAN_CLK__L5_I1/A            [63.5 57.1](ps)        50(ps)              
REF_SCAN_CLK__L5_I0/A            [63.5 57.1](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
UART_SCAN_CLK__L16_I0/A          [61.2 55.2](ps)        50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
REF_SCAN_CLK__L6_I13/A           [58 52.5](ps)          50(ps)              
REF_SCAN_CLK__L6_I12/A           [57.4 52](ps)          50(ps)              
REF_SCAN_CLK__L6_I11/A           [56.9 51.5](ps)        50(ps)              
REF_SCAN_CLK__L6_I10/A           [60.1 54.2](ps)        50(ps)              
REF_SCAN_CLK__L6_I9/A            [57 51.7](ps)          50(ps)              
REF_SCAN_CLK__L6_I8/A            [56.6 51.3](ps)        50(ps)              
REF_SCAN_CLK__L6_I7/A            [59.7 53.9](ps)        50(ps)              
REF_SCAN_CLK__L6_I6/A            [57.6 52.1](ps)        50(ps)              
REF_SCAN_CLK__L6_I5/A            [57.5 52.1](ps)        50(ps)              
REF_SCAN_CLK__L6_I4/A            [57.2 51.8](ps)        50(ps)              
REF_SCAN_CLK__L6_I3/A            [59.4 53.6](ps)        50(ps)              
REF_SCAN_CLK__L6_I2/A            [55.9 50.8](ps)        50(ps)              
REF_SCAN_CLK__L6_I1/A            [59.4 53.6](ps)        50(ps)              
REF_SCAN_CLK__L6_I0/A            [56.9 51.5](ps)        50(ps)              
CLK_ALU__L1_I0/A                 [91.9 74.4](ps)        50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][7]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][2]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][7]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/RdData_reg[2]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[6]/CK   [51 49.5](ps)          50(ps)              
SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[9][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[8][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[6][1]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[6][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][1]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[10][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[7]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[5]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[4]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[3]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[1]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[0]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_VLD_reg/CK  [51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][7]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[0][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][5]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][7]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][2]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][3]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][4]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][6]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][7]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][5]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[3][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][2]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][6]/CK[51.9 50.5](ps)        50(ps)              
CLK_ALU__L2_I0/A                 [56.9 58.7](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
CLK_ALU__L3_I0/A                 [91.8 89.9](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[6]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/flag_reg/CK      [51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[7]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[5]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[4]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[3]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[2]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[1]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[0]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[3]/CK[50.6 48.6](ps)        50(ps)              
RST_SYNC2_INST/FFs_reg[0]/CK     [50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/flag_reg/CK      [50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[7]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[6]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[5]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[4]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[2]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[1]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[0]/CK[50.6 48.6](ps)        50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
ALU_INST/OUT_VALID_reg/CK        [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[14]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[15]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[13]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[7]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[9]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[8]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[11]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[6]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[10]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[12]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[5]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[1]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[4]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[3]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[0]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[2]/CK       [52.9 50](ps)          50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 339
     Rise Delay	   : [2118.9(ps)  2336.5(ps)]
     Rise Skew	   : 217.6(ps)
     Fall Delay	   : [2055.1(ps)  2477.6(ps)]
     Fall Skew	   : 422.5(ps)


  Child Tree 1 from U1_mux2X1/U1/B: 
     nrSink : 86
     Rise Delay [2166.9(ps)  2336.5(ps)] Skew [169.6(ps)]
     Fall Delay[2081.8(ps)  2477.6(ps)] Skew=[395.8(ps)]


  Child Tree 2 from U0_mux2X1/U1/B: 
     nrSink : 253
     Rise Delay [2189.3(ps)  2212.4(ps)] Skew [23.1(ps)]
     Fall Delay[2095.2(ps)  2111(ps)] Skew=[15.8(ps)]


  Child Tree 3 from U3_mux2X1/U1/B: 
     nrSink : 39
     Rise Delay [2124.7(ps)  2129.7(ps)] Skew [5(ps)]
     Fall Delay[2061.8(ps)  2066.8(ps)] Skew=[5(ps)]


  Child Tree 4 from U2_mux2X1/U1/B: 
     nrSink : 28
     Rise Delay [2118.9(ps)  2121.5(ps)] Skew [2.6(ps)]
     Fall Delay[2055.1(ps)  2057.7(ps)] Skew=[2.6(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/B [64(ps) 66.5(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [242.7(ps) 308(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [2166.9(ps)  2336.5(ps)]
     Rise Skew	   : 169.6(ps)
     Fall Delay	   : [2081.8(ps)  2477.6(ps)]
     Fall Skew	   : 395.8(ps)


  Child Tree 1 from RST_SYNC2_INST/FFs_reg[1]/CK: 
     nrSink : 67
     Rise Delay [2304.6(ps)  2336.5(ps)] Skew [31.9(ps)]
     Fall Delay[2343.9(ps)  2351.1(ps)] Skew=[7.2(ps)]


  Child Tree 2 from CLK_DIV_TX_INST/reg_div_clk_reg/CK: 
     nrSink : 39
     Rise Delay [2317.5(ps)  2322.5(ps)] Skew [5(ps)]
     Fall Delay[2472.6(ps)  2477.6(ps)] Skew=[5(ps)]


  Child Tree 3 from CLK_DIV_RX_INST/reg_div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [2192(ps)  2194.6(ps)] Skew [2.6(ps)]
     Fall Delay[2338.7(ps)  2341.3(ps)] Skew=[2.6(ps)]


  Child Tree 4 from CLK_DIV_TX_INST/U35/B: 
     nrSink : 39
     Rise Delay [2196.2(ps)  2201.2(ps)] Skew [5(ps)]
     Fall Delay[2297.3(ps)  2302.3(ps)] Skew=[5(ps)]


  Child Tree 5 from CLK_DIV_RX_INST/U36/B: 
     nrSink : 28
     Rise Delay [2191.6(ps)  2194.2(ps)] Skew [2.6(ps)]
     Fall Delay[2290.5(ps)  2293.1(ps)] Skew=[2.6(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [2166.9(ps)  2167.5(ps)] Skew [0.6(ps)]
     Fall Delay [2081.8(ps)  2082.4(ps)] Skew=[0.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: RST_SYNC2_INST/FFs_reg[1]/CK [481.8(ps) 535.5(ps)]
OUTPUT_TERM: RST_SYNC2_INST/FFs_reg[1]/Q [888(ps) 948.7(ps)]

Main Tree: 
     nrSink         : 67
     Rise Delay	   : [2304.6(ps)  2336.5(ps)]
     Rise Skew	   : 31.9(ps)
     Fall Delay	   : [2343.9(ps)  2351.1(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from U6_mux2X1/U1/A: 
     nrSink : 67
     Rise Delay [2304.6(ps)  2336.5(ps)] Skew [31.9(ps)]
     Fall Delay[2343.9(ps)  2351.1(ps)] Skew=[7.2(ps)]


  Main Tree from RST_SYNC2_INST/FFs_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_mux2X1/U1/A [888.1(ps) 948.8(ps)]
OUTPUT_TERM: U6_mux2X1/U1/Y [1106.7(ps) 1192(ps)]

Main Tree: 
     nrSink         : 67
     Rise Delay	   : [2304.6(ps)  2336.5(ps)]
     Rise Skew	   : 31.9(ps)
     Fall Delay	   : [2343.9(ps)  2351.1(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U17/A: 
     nrSink : 28
     Rise Delay [2333.9(ps)  2336.5(ps)] Skew [2.6(ps)]
     Fall Delay[2343.9(ps)  2346.5(ps)] Skew=[2.6(ps)]


  Child Tree 2 from CLK_DIV_TX_INST/U9/A: 
     nrSink : 39
     Rise Delay [2304.6(ps)  2309.6(ps)] Skew [5(ps)]
     Fall Delay[2346.1(ps)  2351.1(ps)] Skew=[5(ps)]


  Main Tree from U6_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U17/A [1259.9(ps) 1344.1(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U17/Y [1436.5(ps) 1319.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2333.9(ps)  2336.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2343.9(ps)  2346.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U4/A: 
     nrSink : 28
     Rise Delay [2333.9(ps)  2336.5(ps)] Skew [2.6(ps)]
     Fall Delay[2343.9(ps)  2346.5(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U9/A [1258.9(ps) 1343.1(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U9/Y [1401.3(ps) 1299.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2304.6(ps)  2309.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2346.1(ps)  2351.1(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U4/A: 
     nrSink : 39
     Rise Delay [2304.6(ps)  2309.6(ps)] Skew [5(ps)]
     Fall Delay[2346.1(ps)  2351.1(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U9/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U4/A [1436.6(ps) 1319.5(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U4/Y [1437.8(ps) 1495.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2333.9(ps)  2336.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2343.9(ps)  2346.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U36/S0: 
     nrSink : 28
     Rise Delay [2333.9(ps)  2336.5(ps)] Skew [2.6(ps)]
     Fall Delay[2343.9(ps)  2346.5(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U4/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U4/A [1401.3(ps) 1299.7(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U4/Y [1414(ps) 1445.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2304.6(ps)  2309.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2346.1(ps)  2351.1(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U35/S0: 
     nrSink : 39
     Rise Delay [2304.6(ps)  2309.6(ps)] Skew [5(ps)]
     Fall Delay[2346.1(ps)  2351.1(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U4/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/S0 [1569.8(ps) 1605.4(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1805(ps) 1763.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2333.9(ps)  2336.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2343.9(ps)  2346.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2333.9(ps)  2336.5(ps)] Skew [2.6(ps)]
     Fall Delay[2343.9(ps)  2346.5(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/S0 [1560.8(ps) 1567.2(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1769.9(ps) 1757.3(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2304.6(ps)  2309.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2346.1(ps)  2351.1(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2304.6(ps)  2309.6(ps)] Skew [5(ps)]
     Fall Delay[2346.1(ps)  2351.1(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/reg_div_clk_reg/CK [1095.4(ps) 1102.3(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/reg_div_clk_reg/Q [1498.7(ps) 1559.8(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2317.5(ps)  2322.5(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2472.6(ps)  2477.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U35/A: 
     nrSink : 39
     Rise Delay [2317.5(ps)  2322.5(ps)] Skew [5(ps)]
     Fall Delay[2472.6(ps)  2477.6(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/reg_div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/reg_div_clk_reg/CK [1094.9(ps) 1101.7(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/reg_div_clk_reg/Q [1496.4(ps) 1558.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2192(ps)  2194.6(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2338.7(ps)  2341.3(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U36/A: 
     nrSink : 28
     Rise Delay [2192(ps)  2194.6(ps)] Skew [2.6(ps)]
     Fall Delay[2338.7(ps)  2341.3(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/reg_div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/B [1326.6(ps) 1194.2(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [1555.9(ps) 1481.5(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [2189.3(ps)  2212.4(ps)]
     Rise Skew	   : 23.1(ps)
     Fall Delay	   : [2095.2(ps)  2111(ps)]
     Fall Skew	   : 15.8(ps)


  Child Tree 1 from CLK_GATE_INST/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [2189.3(ps)  2190(ps)] Skew [0.7(ps)]
     Fall Delay[2099.2(ps)  2099.9(ps)] Skew=[0.7(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 236
     nrGate : 1
     Rise Delay [2197.6(ps)  2212.4(ps)] Skew [14.8(ps)]
     Fall Delay [2095.2(ps)  2111(ps)] Skew=[15.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1805.1(ps) 1763.2(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1972.4(ps) 1971.9(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2333.9(ps)  2336.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2343.9(ps)  2346.5(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2333.9(ps)  2336.5(ps)] Skew [2.6(ps)]
     Fall Delay [2343.9(ps)  2346.5(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1770(ps) 1757.4(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1923.6(ps) 1954.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2304.6(ps)  2309.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2346.1(ps)  2351.1(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2304.6(ps)  2309.6(ps)] Skew [5(ps)]
     Fall Delay [2346.1(ps)  2351.1(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/A [1496.6(ps) 1558.3(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1663.6(ps) 1761.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2192(ps)  2194.6(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2338.7(ps)  2341.3(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2192(ps)  2194.6(ps)] Skew [2.6(ps)]
     Fall Delay[2338.7(ps)  2341.3(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/A [1638.6(ps) 1701.3(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1783.4(ps) 1887.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2317.5(ps)  2322.5(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2472.6(ps)  2477.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2317.5(ps)  2322.5(ps)] Skew [5(ps)]
     Fall Delay[2472.6(ps)  2477.6(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1663.7(ps) 1761.6(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1830.5(ps) 1966.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2192(ps)  2194.6(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2338.7(ps)  2341.3(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2192(ps)  2194.6(ps)] Skew [2.6(ps)]
     Fall Delay [2338.7(ps)  2341.3(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/B [1584.8(ps) 1443.6(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1742.6(ps) 1667(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2124.7(ps)  2129.7(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2061.8(ps)  2066.8(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2124.7(ps)  2129.7(ps)] Skew [5(ps)]
     Fall Delay [2061.8(ps)  2066.8(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/B [1584.9(ps) 1443.7(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1756.4(ps) 1679.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2118.9(ps)  2121.5(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2055.1(ps)  2057.7(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2118.9(ps)  2121.5(ps)] Skew [2.6(ps)]
     Fall Delay [2055.1(ps)  2057.7(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1783.5(ps) 1887.5(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1936.5(ps) 2081.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2317.5(ps)  2322.5(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2472.6(ps)  2477.6(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2317.5(ps)  2322.5(ps)] Skew [5(ps)]
     Fall Delay [2472.6(ps)  2477.6(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/B [1512.4(ps) 1494.8(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1661(ps) 1708.5(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2196.2(ps)  2201.2(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2297.3(ps)  2302.3(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2196.2(ps)  2201.2(ps)] Skew [5(ps)]
     Fall Delay[2297.3(ps)  2302.3(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/B [1512.2(ps) 1494.6(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1662.2(ps) 1709.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2191.6(ps)  2194.2(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2290.5(ps)  2293.1(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2191.6(ps)  2194.2(ps)] Skew [2.6(ps)]
     Fall Delay[2290.5(ps)  2293.1(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1661.1(ps) 1708.6(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1815.2(ps) 1906.1(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2196.2(ps)  2201.2(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2297.3(ps)  2302.3(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2196.2(ps)  2201.2(ps)] Skew [5(ps)]
     Fall Delay [2297.3(ps)  2302.3(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1662.3(ps) 1709.8(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1830.1(ps) 1918.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2191.6(ps)  2194.2(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2290.5(ps)  2293.1(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2191.6(ps)  2194.2(ps)] Skew [2.6(ps)]
     Fall Delay [2290.5(ps)  2293.1(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE_INST/U0_TLATNCAX12M/CK [1782(ps) 1697.8(ps)]
OUTPUT_TERM: CLK_GATE_INST/U0_TLATNCAX12M/ECK [1918.1(ps) 1845.4(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [2189.3(ps)  2190(ps)]
     Rise Skew	   : 0.7(ps)
     Fall Delay	   : [2099.2(ps)  2099.9(ps)]
     Fall Skew	   : 0.7(ps)


  Main Tree from CLK_GATE_INST/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [2189.3(ps)  2190(ps)] Skew [0.7(ps)]
     Fall Delay [2099.2(ps)  2099.9(ps)] Skew=[0.7(ps)]


scan_clk (0 0) load=0.0488815(pf) 

scan_clk__L1_I0/A (0.0022 0.0022) 
scan_clk__L1_I0/Y (0.0329 0.0345) load=0.04492(pf) 

scan_clk__L2_I2/A (0.0334 0.035) 
scan_clk__L2_I2/Y (0.1347 0.1466) load=0.0142481(pf) 

scan_clk__L2_I1/A (0.0342 0.0358) 
scan_clk__L2_I1/Y (0.1077 0.1334) load=0.0121468(pf) 

scan_clk__L2_I0/A (0.0344 0.036) 
scan_clk__L2_I0/Y (0.064 0.0665) load=0.00278299(pf) 

scan_clk__L3_I1/A (0.1356 0.1475) 
scan_clk__L3_I1/Y (0.2421 0.2652) load=0.0179814(pf) 

scan_clk__L3_I0/A (0.1083 0.134) 
scan_clk__L3_I0/Y (0.2121 0.2481) load=0.0179918(pf) 

U1_mux2X1/U1/B (0.064 0.0665) 
U1_mux2X1/U1/Y (0.2427 0.308) load=0.00904976(pf) 

scan_clk__L4_I1/A (0.2435 0.2666) 
scan_clk__L4_I1/Y (0.3468 0.381) load=0.0121572(pf) 

scan_clk__L4_I0/A (0.2135 0.2495) 
scan_clk__L4_I0/Y (0.3168 0.364) load=0.0121572(pf) 

UART_SCAN_CLK__L1_I0/A (0.2431 0.3084) 
UART_SCAN_CLK__L1_I0/Y (0.3726 0.3147) load=0.0111998(pf) 

scan_clk__L5_I1/A (0.3474 0.3816) 
scan_clk__L5_I1/Y (0.4507 0.496) load=0.0141177(pf) 

scan_clk__L5_I0/A (0.3174 0.3646) 
scan_clk__L5_I0/Y (0.4201 0.4784) load=0.0132626(pf) 

UART_SCAN_CLK__L2_I0/A (0.3731 0.3152) 
UART_SCAN_CLK__L2_I0/Y (0.4973 0.4462) load=0.040081(pf) 

scan_clk__L6_I1/A (0.4515 0.4968) 
scan_clk__L6_I1/Y (0.556 0.6124) load=0.0151083(pf) 

scan_clk__L6_I0/A (0.4208 0.4791) 
scan_clk__L6_I0/Y (0.5252 0.5946) load=0.0152335(pf) 

UART_SCAN_CLK__L3_I1/A (0.4992 0.4481) 
UART_SCAN_CLK__L3_I1/Y (0.4817 0.5354) load=0.00297826(pf) 

UART_SCAN_CLK__L3_I0/A (0.5004 0.4493) 
UART_SCAN_CLK__L3_I0/Y (0.6127 0.5719) load=0.0179553(pf) 

scan_clk__L7_I1/A (0.557 0.6134) 
scan_clk__L7_I1/Y (0.6616 0.7291) load=0.0149154(pf) 

scan_clk__L7_I0/A (0.5262 0.5956) 
scan_clk__L7_I0/Y (0.63 0.7106) load=0.0138205(pf) 

RST_SYNC2_INST/FFs_reg[1]/CK (0.4818 0.5355) 
RST_SYNC2_INST/FFs_reg[1]/Q (0.888 0.9487) load=0.0114947(pf) 

UART_SCAN_CLK__L4_I0/A (0.6143 0.5735) 
UART_SCAN_CLK__L4_I0/Y (0.7155 0.6857) load=0.00915926(pf) 

scan_clk__L8_I1/A (0.6625 0.73) 
scan_clk__L8_I1/Y (0.7686 0.8473) load=0.0171002(pf) 

scan_clk__L8_I0/A (0.6308 0.7114) 
scan_clk__L8_I0/Y (0.7357 0.8274) load=0.0157758(pf) 

U6_mux2X1/U1/A (0.8881 0.9488) 
U6_mux2X1/U1/Y (1.1067 1.192) load=0.013411(pf) 

UART_SCAN_CLK__L5_I0/A (0.7158 0.686) 
UART_SCAN_CLK__L5_I0/Y (0.8295 0.8112) load=0.0299854(pf) 

scan_clk__L9_I1/A (0.7699 0.8486) 
scan_clk__L9_I1/Y (0.8743 0.9641) load=0.0139456(pf) 

scan_clk__L9_I0/A (0.7368 0.8285) 
scan_clk__L9_I0/Y (0.8407 0.9435) load=0.0136901(pf) 

SYNC_SCAN_RST2__L1_I0/A (1.1071 1.1924) 
SYNC_SCAN_RST2__L1_I0/Y (1.2584 1.3426) load=0.0237387(pf) 

UART_SCAN_CLK__L6_I1/A (0.8303 0.812) 
UART_SCAN_CLK__L6_I1/Y (0.9688 0.9632) load=0.0607206(pf) 

UART_SCAN_CLK__L6_I0/A (0.8304 0.8121) 
UART_SCAN_CLK__L6_I0/Y (0.9351 0.9227) load=0.0174913(pf) 

scan_clk__L10_I1/A (0.8751 0.9649) 
scan_clk__L10_I1/Y (0.98 1.0809) load=0.0156715(pf) 

scan_clk__L10_I0/A (0.8415 0.9443) 
scan_clk__L10_I0/Y (0.9459 1.0598) load=0.0151397(pf) 

CLK_DIV_RX_INST/U17/A (1.2599 1.3441) 
CLK_DIV_RX_INST/U17/Y (1.4365 1.3194) load=0.0101969(pf) 

CLK_DIV_TX_INST/U9/A (1.2589 1.3431) 
CLK_DIV_TX_INST/U9/Y (1.4013 1.2997) load=0.00350747(pf) 

UART_SCAN_CLK__L7_I2/A (0.9707 0.9651) 
UART_SCAN_CLK__L7_I2/Y (1.0189 1.025) load=0.0477135(pf) 

UART_SCAN_CLK__L7_I1/A (0.9703 0.9647) 
UART_SCAN_CLK__L7_I1/Y (1.0871 1.0935) load=0.0166205(pf) 

UART_SCAN_CLK__L7_I0/A (0.9365 0.9241) 
UART_SCAN_CLK__L7_I0/Y (1.0424 1.0403) load=0.0181743(pf) 

scan_clk__L11_I1/A (0.9811 1.082) 
scan_clk__L11_I1/Y (1.0864 1.1985) load=0.0157393(pf) 

scan_clk__L11_I0/A (0.9469 1.0608) 
scan_clk__L11_I0/Y (1.0499 1.1749) load=0.012663(pf) 

CLK_DIV_RX_INST/U4/A (1.4366 1.3195) 
CLK_DIV_RX_INST/U4/Y (1.4378 1.4955) load=0.00512279(pf) 

CLK_DIV_TX_INST/U4/A (1.4013 1.2997) 
CLK_DIV_TX_INST/U4/Y (1.414 1.4457) load=0.00521805(pf) 

UART_SCAN_CLK__L8_I2/A (1.021 1.0271) 
UART_SCAN_CLK__L8_I2/Y (1.0705 1.0665) load=0.0521614(pf) 

UART_SCAN_CLK__L8_I1/A (1.0883 1.0947) 
UART_SCAN_CLK__L8_I1/Y (1.1931 1.2106) load=0.0146808(pf) 

UART_SCAN_CLK__L8_I0/A (1.044 1.0419) 
UART_SCAN_CLK__L8_I0/Y (1.1522 1.1614) load=0.0190273(pf) 

scan_clk__L12_I1/A (1.0875 1.1996) 
scan_clk__L12_I1/Y (1.1914 1.3146) load=0.0137737(pf) 

scan_clk__L12_I0/A (1.0506 1.1756) 
scan_clk__L12_I0/Y (1.1541 1.2902) load=0.0141608(pf) 

CLK_DIV_RX_INST/N0__L1_I0/A (1.4379 1.4956) 
CLK_DIV_RX_INST/N0__L1_I0/Y (1.5696 1.6052) load=0.00571052(pf) 

CLK_DIV_TX_INST/N0__L1_I0/A (1.4142 1.4459) 
CLK_DIV_TX_INST/N0__L1_I0/Y (1.5594 1.5658) load=0.0169001(pf) 

UART_SCAN_CLK__L9_I3/A (1.0723 1.0683) 
UART_SCAN_CLK__L9_I3/Y (1.0953 1.1022) load=0.00297826(pf) 

UART_SCAN_CLK__L9_I2/A (1.0724 1.0684) 
UART_SCAN_CLK__L9_I2/Y (1.0949 1.1017) load=0.00222742(pf) 

UART_SCAN_CLK__L9_I1/A (1.1941 1.2116) 
UART_SCAN_CLK__L9_I1/Y (1.296 1.3245) load=0.0112449(pf) 

UART_SCAN_CLK__L9_I0/A (1.1533 1.1625) 
UART_SCAN_CLK__L9_I0/Y (1.2582 1.273) load=0.0246325(pf) 

scan_clk__L13_I1/A (1.1922 1.3154) 
scan_clk__L13_I1/Y (1.2962 1.4305) load=0.014535(pf) 

scan_clk__L13_I0/A (1.155 1.2911) 
scan_clk__L13_I0/Y (1.3264 1.194) load=0.00488879(pf) 

CLK_DIV_RX_INST/U36/S0 (1.5698 1.6054) 
CLK_DIV_RX_INST/U36/Y (1.805 1.7631) load=0.00433936(pf) 

CLK_DIV_TX_INST/U35/S0 (1.5608 1.5672) 
CLK_DIV_TX_INST/U35/Y (1.7699 1.7573) load=0.00413603(pf) 

CLK_DIV_TX_INST/reg_div_clk_reg/CK (1.0954 1.1023) 
CLK_DIV_TX_INST/reg_div_clk_reg/Q (1.4987 1.5598) load=0.0111401(pf) 

CLK_DIV_RX_INST/reg_div_clk_reg/CK (1.0949 1.1017) 
CLK_DIV_RX_INST/reg_div_clk_reg/Q (1.4964 1.5581) load=0.0108639(pf) 

UART_SCAN_CLK__L10_I1/A (1.2965 1.325) 
UART_SCAN_CLK__L10_I1/Y (1.3966 1.436) load=0.00974319(pf) 

UART_SCAN_CLK__L10_I0/A (1.2604 1.2752) 
UART_SCAN_CLK__L10_I0/Y (1.3744 1.393) load=0.0493143(pf) 

scan_clk__L14_I0/A (1.2972 1.4315) 
scan_clk__L14_I0/Y (1.3997 1.545) load=0.0121172(pf) 

U0_mux2X1/U1/B (1.3266 1.1942) 
U0_mux2X1/U1/Y (1.5559 1.4815) load=0.0436898(pf) 

U2_mux2X1/U1/A (1.8051 1.7632) 
U2_mux2X1/U1/Y (1.9724 1.9719) load=0.00709511(pf) 

U3_mux2X1/U1/A (1.77 1.7574) 
U3_mux2X1/U1/Y (1.9236 1.9549) load=0.00474547(pf) 

n20__L1_I0/A (1.4989 1.56) 
n20__L1_I0/Y (1.6374 1.7001) load=0.0156697(pf) 

CLK_DIV_RX_INST/U36/A (1.4966 1.5583) 
CLK_DIV_RX_INST/U36/Y (1.6636 1.7615) load=0.00433936(pf) 

UART_SCAN_CLK__L11_I1/A (1.397 1.4364) 
UART_SCAN_CLK__L11_I1/Y (1.5006 1.551) load=0.0152231(pf) 

UART_SCAN_CLK__L11_I0/A (1.3772 1.3958) 
UART_SCAN_CLK__L11_I0/Y (1.4383 1.4219) load=0.0374641(pf) 

scan_clk__L15_I0/A (1.4003 1.5456) 
scan_clk__L15_I0/Y (1.5847 1.4435) load=0.00726571(pf) 

REF_SCAN_CLK__L1_I0/A (1.559 1.4846) 
REF_SCAN_CLK__L1_I0/Y (1.5607 1.6443) load=0.0596522(pf) 

RX_SCAN_CLK__L1_I0/A (1.9727 1.9722) 
RX_SCAN_CLK__L1_I0/Y (2.1036 2.109) load=0.0192672(pf) 

TX_SCAN_CLK__L1_I0/A (1.9236 1.9549) 
TX_SCAN_CLK__L1_I0/Y (2.0602 2.1003) load=0.029247(pf) 

CLK_DIV_TX_INST/U35/A (1.6386 1.7013) 
CLK_DIV_TX_INST/U35/Y (1.7834 1.8874) load=0.00413603(pf) 

U2_mux2X1/U1/A (1.6637 1.7616) 
U2_mux2X1/U1/Y (1.8305 1.9667) load=0.00709511(pf) 

UART_SCAN_CLK__L12_I1/A (1.5016 1.552) 
UART_SCAN_CLK__L12_I1/Y (1.6067 1.6682) load=0.0155672(pf) 

UART_SCAN_CLK__L12_I0/A (1.4396 1.4232) 
UART_SCAN_CLK__L12_I0/Y (1.4634 1.483) load=0.0440012(pf) 

U3_mux2X1/U1/B (1.5848 1.4436) 
U3_mux2X1/U1/Y (1.7426 1.667) load=0.00474547(pf) 

U2_mux2X1/U1/B (1.5849 1.4437) 
U2_mux2X1/U1/Y (1.7564 1.6793) load=0.00709511(pf) 

REF_SCAN_CLK__L2_I1/A (1.5631 1.6467) 
REF_SCAN_CLK__L2_I1/Y (1.6687 1.7704) load=0.0343096(pf) 

REF_SCAN_CLK__L2_I0/A (1.5633 1.6469) 
REF_SCAN_CLK__L2_I0/Y (1.6965 1.6128) load=0.0464846(pf) 

RX_SCAN_CLK__L2_I0/A (2.1046 2.11) 
RX_SCAN_CLK__L2_I0/Y (2.2216 2.2319) load=0.0465247(pf) 

TX_SCAN_CLK__L2_I0/A (2.0637 2.1038) 
TX_SCAN_CLK__L2_I0/Y (2.1817 2.2271) load=0.0384965(pf) 

U3_mux2X1/U1/A (1.7835 1.8875) 
U3_mux2X1/U1/Y (1.9365 2.0814) load=0.00474547(pf) 

RX_SCAN_CLK__L1_I0/A (1.8308 1.967) 
RX_SCAN_CLK__L1_I0/Y (1.9617 2.1038) load=0.0192672(pf) 

UART_SCAN_CLK__L13_I2/A (1.6077 1.6692) 
UART_SCAN_CLK__L13_I2/Y (1.713 1.7857) load=0.015854(pf) 

UART_SCAN_CLK__L13_I1/A (1.4651 1.4847) 
UART_SCAN_CLK__L13_I1/Y (1.5123 1.4947) load=0.00272042(pf) 

UART_SCAN_CLK__L13_I0/A (1.4649 1.4845) 
UART_SCAN_CLK__L13_I0/Y (1.5121 1.4945) load=0.00272042(pf) 

TX_SCAN_CLK__L1_I0/A (1.7426 1.667) 
TX_SCAN_CLK__L1_I0/Y (1.8803 1.816) load=0.029247(pf) 

RX_SCAN_CLK__L1_I0/A (1.7567 1.6796) 
RX_SCAN_CLK__L1_I0/Y (1.8886 1.8202) load=0.0192672(pf) 

REF_SCAN_CLK__L3_I1/A (1.6733 1.775) 
REF_SCAN_CLK__L3_I1/Y (1.802 1.9014) load=0.0674013(pf) 

REF_SCAN_CLK__L3_I0/A (1.7032 1.6195) 
REF_SCAN_CLK__L3_I0/Y (1.6633 1.7498) load=0.0370574(pf) 

RX_SCAN_CLK__L3_I0/A (2.2228 2.2331) 
RX_SCAN_CLK__L3_I0/Y (2.2936 2.2854) load=0.101084(pf) 

TX_SCAN_CLK__L3_I0/A (2.183 2.2284) 
TX_SCAN_CLK__L3_I0/Y (2.2909 2.2501) load=0.0940818(pf) 

TX_SCAN_CLK__L1_I0/A (1.9365 2.0814) 
TX_SCAN_CLK__L1_I0/Y (2.0731 2.2268) load=0.029247(pf) 

RX_SCAN_CLK__L2_I0/A (1.9627 2.1048) 
RX_SCAN_CLK__L2_I0/Y (2.0797 2.2267) load=0.0465247(pf) 

UART_SCAN_CLK__L14_I0/A (1.7141 1.7868) 
UART_SCAN_CLK__L14_I0/Y (1.8198 1.9037) load=0.0162585(pf) 

CLK_DIV_TX_INST/U35/B (1.5124 1.4948) 
CLK_DIV_TX_INST/U35/Y (1.661 1.7085) load=0.00413603(pf) 

CLK_DIV_RX_INST/U36/B (1.5122 1.4946) 
CLK_DIV_RX_INST/U36/Y (1.6622 1.7097) load=0.00433936(pf) 

TX_SCAN_CLK__L2_I0/A (1.8838 1.8195) 
TX_SCAN_CLK__L2_I0/Y (2.0018 1.9428) load=0.0384965(pf) 

RX_SCAN_CLK__L2_I0/A (1.8896 1.8212) 
RX_SCAN_CLK__L2_I0/Y (2.0066 1.9431) load=0.0465247(pf) 

REF_SCAN_CLK__L4_I4/A (1.8038 1.9032) 
REF_SCAN_CLK__L4_I4/Y (1.9307 2.0327) load=0.0655297(pf) 

REF_SCAN_CLK__L4_I3/A (1.8036 1.903) 
REF_SCAN_CLK__L4_I3/Y (1.9254 2.0277) load=0.0527385(pf) 

REF_SCAN_CLK__L4_I2/A (1.8035 1.9029) 
REF_SCAN_CLK__L4_I2/Y (1.9291 2.0311) load=0.06225(pf) 

REF_SCAN_CLK__L4_I1/A (1.8037 1.9031) 
REF_SCAN_CLK__L4_I1/Y (1.9248 2.0272) load=0.0510491(pf) 

REF_SCAN_CLK__L4_I0/A (1.6642 1.7507) 
REF_SCAN_CLK__L4_I0/Y (1.7817 1.6975) load=0.00917826(pf) 

RX_SCAN_CLK__L4_I1/A (2.2965 2.2883) 
RX_SCAN_CLK__L4_I1/Y (2.3338 2.3438) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.2966 2.2884) 
RX_SCAN_CLK__L4_I0/Y (2.3346 2.3446) load=0.0437156(pf) 

TX_SCAN_CLK__L4_I1/A (2.2926 2.2518) 
TX_SCAN_CLK__L4_I1/Y (2.3035 2.345) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.2916 2.2508) 
TX_SCAN_CLK__L4_I0/Y (2.3057 2.3472) load=0.063729(pf) 

TX_SCAN_CLK__L2_I0/A (2.0766 2.2303) 
TX_SCAN_CLK__L2_I0/Y (2.1946 2.3536) load=0.0384965(pf) 

RX_SCAN_CLK__L3_I0/A (2.0809 2.2279) 
RX_SCAN_CLK__L3_I0/Y (2.2884 2.1435) load=0.101084(pf) 

UART_SCAN_CLK__L15_I0/A (1.8205 1.9044) 
UART_SCAN_CLK__L15_I0/Y (1.9337 2.0226) load=0.0469366(pf) 

U3_mux2X1/U1/A (1.6611 1.7086) 
U3_mux2X1/U1/Y (1.8152 1.9061) load=0.00474547(pf) 

U2_mux2X1/U1/A (1.6623 1.7098) 
U2_mux2X1/U1/Y (1.8301 1.9185) load=0.00709511(pf) 

TX_SCAN_CLK__L3_I0/A (2.0031 1.9441) 
TX_SCAN_CLK__L3_I0/Y (2.0066 2.0702) load=0.0940818(pf) 

RX_SCAN_CLK__L3_I0/A (2.0078 1.9443) 
RX_SCAN_CLK__L3_I0/Y (2.0048 2.0704) load=0.101084(pf) 

REF_SCAN_CLK__L5_I13/A (1.9364 2.0384) 
REF_SCAN_CLK__L5_I13/Y (2.0532 2.1585) load=0.0411974(pf) 

REF_SCAN_CLK__L5_I12/A (1.9362 2.0382) 
REF_SCAN_CLK__L5_I12/Y (2.0526 2.1579) load=0.0400711(pf) 

REF_SCAN_CLK__L5_I11/A (1.935 2.037) 
REF_SCAN_CLK__L5_I11/Y (2.051 2.1564) load=0.0391117(pf) 

REF_SCAN_CLK__L5_I10/A (1.9357 2.0377) 
REF_SCAN_CLK__L5_I10/Y (2.054 2.1592) load=0.044962(pf) 

REF_SCAN_CLK__L5_I9/A (1.93 2.0323) 
REF_SCAN_CLK__L5_I9/Y (2.0442 2.15) load=0.0393673(pf) 

REF_SCAN_CLK__L5_I8/A (1.9303 2.0326) 
REF_SCAN_CLK__L5_I8/Y (2.0441 2.15) load=0.0385591(pf) 

REF_SCAN_CLK__L5_I7/A (1.9301 2.0324) 
REF_SCAN_CLK__L5_I7/Y (2.0462 2.152) load=0.0443051(pf) 

REF_SCAN_CLK__L5_I6/A (1.932 2.034) 
REF_SCAN_CLK__L5_I6/Y (2.048 2.1534) load=0.0403684(pf) 

REF_SCAN_CLK__L5_I5/A (1.9322 2.0342) 
REF_SCAN_CLK__L5_I5/Y (2.0482 2.1535) load=0.040264(pf) 

REF_SCAN_CLK__L5_I4/A (1.9313 2.0333) 
REF_SCAN_CLK__L5_I4/Y (2.047 2.1524) load=0.0396644(pf) 

REF_SCAN_CLK__L5_I3/A (1.9307 2.0327) 
REF_SCAN_CLK__L5_I3/Y (2.048 2.1533) load=0.0436428(pf) 

REF_SCAN_CLK__L5_I2/A (1.9286 2.031) 
REF_SCAN_CLK__L5_I2/Y (2.0417 2.1478) load=0.0374328(pf) 

REF_SCAN_CLK__L5_I1/A (1.9283 2.0307) 
REF_SCAN_CLK__L5_I1/Y (2.0439 2.1498) load=0.043648(pf) 

REF_SCAN_CLK__L5_I0/A (1.9285 2.0309) 
REF_SCAN_CLK__L5_I0/Y (2.0423 2.1483) load=0.0390961(pf) 

CLK_GATE_INST/U0_TLATNCAX12M/CK (1.782 1.6978) 
CLK_GATE_INST/U0_TLATNCAX12M/ECK (1.9181 1.8454) load=0.00779981(pf) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.3343 2.3443) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.3344 2.3444) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.3339 2.3439) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.3347 2.3447) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.3353 2.3453) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.3349 2.3449) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.3352 2.3452) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.3354 2.3454) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.3354 2.3454) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.3345 2.3445) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.3345 2.3445) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.3344 2.3444) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.335 2.345) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.3353 2.3453) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.3348 2.3448) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.3349 2.3449) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.335 2.345) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.3352 2.3452) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.3357 2.3457) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.3362 2.3462) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.3364 2.3464) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.3365 2.3465) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.3365 2.3465) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.3365 2.3465) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.3365 2.3465) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.3351 2.3451) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.3351 2.3451) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.3359 2.3459) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.3054 2.3469) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.3054 2.3469) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.3053 2.3468) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.3051 2.3466) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.3053 2.3468) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.3056 2.3471) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.3055 2.347) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.3054 2.3469) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.3051 2.3466) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.3046 2.3461) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.3049 2.3464) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.3056 2.3471) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.3054 2.3469) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.3049 2.3464) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.3055 2.347) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.305 2.3465) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.305 2.3465) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.3083 2.3498) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.3082 2.3497) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.3083 2.3498) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.307 2.3485) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.3079 2.3494) 

PLSE_GEN_INST/pls_flop_reg/CK (2.3081 2.3496) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.3086 2.3501) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.3095 2.351) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.3079 2.3494) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.3095 2.351) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.3096 2.3511) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.3092 2.3507) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.3091 2.3506) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.3087 2.3502) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.3093 2.3508) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.3083 2.3498) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.3096 2.3511) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.3095 2.351) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.3086 2.3501) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.3094 2.3509) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.3096 2.3511) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.3096 2.3511) 

TX_SCAN_CLK__L3_I0/A (2.1959 2.3549) 
TX_SCAN_CLK__L3_I0/Y (2.4174 2.263) load=0.0940818(pf) 

RX_SCAN_CLK__L4_I1/A (2.2913 2.1464) 
RX_SCAN_CLK__L4_I1/Y (2.1919 2.3386) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.2914 2.1465) 
RX_SCAN_CLK__L4_I0/Y (2.1927 2.3394) load=0.0437156(pf) 

UART_SCAN_CLK__L16_I0/A (1.9355 2.0244) 
UART_SCAN_CLK__L16_I0/Y (2.0692 1.9825) load=0.0466446(pf) 

TX_SCAN_CLK__L1_I0/A (1.8152 1.9061) 
TX_SCAN_CLK__L1_I0/Y (1.9518 2.0515) load=0.029247(pf) 

RX_SCAN_CLK__L1_I0/A (1.8304 1.9188) 
RX_SCAN_CLK__L1_I0/Y (1.9613 2.0556) load=0.0192672(pf) 

TX_SCAN_CLK__L4_I1/A (2.0083 2.0719) 
TX_SCAN_CLK__L4_I1/Y (2.1236 2.0607) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.0073 2.0709) 
TX_SCAN_CLK__L4_I0/Y (2.1258 2.0629) load=0.063729(pf) 

RX_SCAN_CLK__L4_I1/A (2.0077 2.0733) 
RX_SCAN_CLK__L4_I1/Y (2.1188 2.055) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.0078 2.0734) 
RX_SCAN_CLK__L4_I0/Y (2.1196 2.0558) load=0.0437156(pf) 

REF_SCAN_CLK__L6_I13/A (2.0558 2.1611) 
REF_SCAN_CLK__L6_I13/Y (2.2074 2.1058) load=0.0470685(pf) 

REF_SCAN_CLK__L6_I12/A (2.0547 2.16) 
REF_SCAN_CLK__L6_I12/Y (2.2068 2.1051) load=0.0486382(pf) 

REF_SCAN_CLK__L6_I11/A (2.0529 2.1583) 
REF_SCAN_CLK__L6_I11/Y (2.205 2.1032) load=0.0487519(pf) 

REF_SCAN_CLK__L6_I10/A (2.0579 2.1631) 
REF_SCAN_CLK__L6_I10/Y (2.2112 2.1098) load=0.0505934(pf) 

REF_SCAN_CLK__L6_I9/A (2.0462 2.152) 
REF_SCAN_CLK__L6_I9/Y (2.1998 2.0976) load=0.0517311(pf) 

REF_SCAN_CLK__L6_I8/A (2.0454 2.1513) 
REF_SCAN_CLK__L6_I8/Y (2.1985 2.0963) load=0.0505736(pf) 

REF_SCAN_CLK__L6_I7/A (2.05 2.1558) 
REF_SCAN_CLK__L6_I7/Y (2.2048 2.1028) load=0.0533642(pf) 

REF_SCAN_CLK__L6_I6/A (2.0503 2.1557) 
REF_SCAN_CLK__L6_I6/Y (2.203 2.1013) load=0.0501554(pf) 

REF_SCAN_CLK__L6_I5/A (2.0504 2.1557) 
REF_SCAN_CLK__L6_I5/Y (2.2009 2.0991) load=0.0440991(pf) 

REF_SCAN_CLK__L6_I4/A (2.049 2.1544) 
REF_SCAN_CLK__L6_I4/Y (2.201 2.0992) load=0.0483325(pf) 

REF_SCAN_CLK__L6_I3/A (2.0514 2.1567) 
REF_SCAN_CLK__L6_I3/Y (2.2058 2.1043) load=0.0539837(pf) 

REF_SCAN_CLK__L6_I2/A (2.0423 2.1484) 
REF_SCAN_CLK__L6_I2/Y (2.1973 2.0949) load=0.0556794(pf) 

REF_SCAN_CLK__L6_I1/A (2.0474 2.1533) 
REF_SCAN_CLK__L6_I1/Y (2.2017 2.0996) load=0.0520701(pf) 

REF_SCAN_CLK__L6_I0/A (2.0442 2.1502) 
REF_SCAN_CLK__L6_I0/Y (2.1978 2.0955) load=0.0512949(pf) 

CLK_ALU__L1_I0/A (1.9184 1.8457) 
CLK_ALU__L1_I0/Y (1.9013 1.9833) load=0.0118816(pf) 

TX_SCAN_CLK__L4_I1/A (2.4191 2.2647) 
TX_SCAN_CLK__L4_I1/Y (2.3164 2.4715) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.4181 2.2637) 
TX_SCAN_CLK__L4_I0/Y (2.3186 2.4737) load=0.063729(pf) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.1924 2.3391) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.1925 2.3392) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.192 2.3387) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.1928 2.3395) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.1934 2.3401) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.193 2.3397) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.1933 2.34) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.1935 2.3402) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.1935 2.3402) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.1926 2.3393) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.1926 2.3393) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.1925 2.3392) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.1931 2.3398) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.1934 2.3401) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.1929 2.3396) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.193 2.3397) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.1931 2.3398) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.1933 2.34) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.1938 2.3405) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.1943 2.341) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.1945 2.3412) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.1946 2.3413) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.1946 2.3413) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.1946 2.3413) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.1946 2.3413) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.1932 2.3399) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.1932 2.3399) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.194 2.3407) 

UART_SCAN_CLK__L17_I0/A (2.0708 1.9841) 
UART_SCAN_CLK__L17_I0/Y (2.0286 2.1172) load=0.0615466(pf) 

TX_SCAN_CLK__L2_I0/A (1.9553 2.055) 
TX_SCAN_CLK__L2_I0/Y (2.0733 2.1783) load=0.0384965(pf) 

RX_SCAN_CLK__L2_I0/A (1.9623 2.0566) 
RX_SCAN_CLK__L2_I0/Y (2.0793 2.1785) load=0.0465247(pf) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.1255 2.0626) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.1255 2.0626) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.1254 2.0625) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.1252 2.0623) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.1254 2.0625) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.1257 2.0628) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.1256 2.0627) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.1255 2.0626) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.1252 2.0623) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.1247 2.0618) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.125 2.0621) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.1257 2.0628) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.1255 2.0626) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.125 2.0621) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.1256 2.0627) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.1251 2.0622) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.1251 2.0622) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.1284 2.0655) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.1283 2.0654) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.1284 2.0655) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.1271 2.0642) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.128 2.0651) 

PLSE_GEN_INST/pls_flop_reg/CK (2.1282 2.0653) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.1287 2.0658) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.1296 2.0667) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.128 2.0651) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.1296 2.0667) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.1297 2.0668) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.1293 2.0664) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.1292 2.0663) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.1288 2.0659) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.1294 2.0665) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.1284 2.0655) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.1297 2.0668) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.1296 2.0667) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.1287 2.0658) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.1295 2.0666) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.1297 2.0668) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.1297 2.0668) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.1193 2.0555) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.1194 2.0556) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.1189 2.0551) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.1197 2.0559) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.1203 2.0565) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.1199 2.0561) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.1202 2.0564) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.1204 2.0566) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.1204 2.0566) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.1195 2.0557) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.1195 2.0557) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.1194 2.0556) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.12 2.0562) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.1203 2.0565) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.1198 2.056) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.1199 2.0561) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.12 2.0562) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.1202 2.0564) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.1207 2.0569) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.1212 2.0574) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.1214 2.0576) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.1215 2.0577) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.1215 2.0577) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.1215 2.0577) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.1215 2.0577) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.1201 2.0563) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.1201 2.0563) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.1209 2.0571) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][5]/CK (2.2083 2.1067) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][6]/CK (2.2083 2.1067) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][4]/CK (2.2083 2.1067) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][3]/CK (2.2081 2.1065) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][4]/CK (2.2082 2.1066) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[2]/CK (2.2081 2.1065) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[2]/CK (2.2076 2.106) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[3]/CK (2.2077 2.1061) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[1]/CK (2.2075 2.1059) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[0]/CK (2.208 2.1064) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[3]/CK (2.208 2.1064) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[1]/CK (2.2081 2.1065) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[0]/CK (2.2082 2.1066) 

FIFO_INST/fifo_wr/wptr_reg[3]/CK (2.2077 2.1061) 

FIFO_INST/fifo_wr/wptr_reg[2]/CK (2.2077 2.1061) 

FIFO_INST/fifo_wr/wptr_reg[0]/CK (2.208 2.1064) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][6]/CK (2.2079 2.1062) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][2]/CK (2.2079 2.1062) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][5]/CK (2.2077 2.106) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][5]/CK (2.2077 2.106) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][5]/CK (2.2078 2.1061) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][3]/CK (2.2072 2.1055) 

FIFO_INST/fifo_wr/wptr_reg[1]/CK (2.2073 2.1056) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][4]/CK (2.2075 2.1058) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][3]/CK (2.2074 2.1057) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][4]/CK (2.2072 2.1055) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][2]/CK (2.2075 2.1058) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][4]/CK (2.2073 2.1056) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][3]/CK (2.2072 2.1055) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][4]/CK (2.2073 2.1056) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][3]/CK (2.2075 2.1058) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][2]/CK (2.2076 2.1059) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][6]/CK (2.2079 2.1062) 

REG_FILE_INST/regArr_reg[9][4]/CK (2.2069 2.1051) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][7]/CK (2.206 2.1042) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][5]/CK (2.2067 2.1049) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][7]/CK (2.206 2.1042) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][2]/CK (2.2073 2.1055) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][1]/CK (2.2072 2.1054) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][0]/CK (2.2058 2.104) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][1]/CK (2.2072 2.1054) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][0]/CK (2.2059 2.1041) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][7]/CK (2.206 2.1042) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][0]/CK (2.2059 2.1041) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][7]/CK (2.2064 2.1046) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][6]/CK (2.2061 2.1043) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][0]/CK (2.2065 2.1047) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][1]/CK (2.2071 2.1053) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][0]/CK (2.2064 2.1046) 

REG_FILE_INST/regArr_reg[11][2]/CK (2.2124 2.111) 

REG_FILE_INST/regArr_reg[8][1]/CK (2.2122 2.1108) 

REG_FILE_INST/regArr_reg[10][1]/CK (2.2122 2.1108) 

REG_FILE_INST/regArr_reg[8][2]/CK (2.2123 2.1109) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][1]/CK (2.2118 2.1104) 

REG_FILE_INST/regArr_reg[10][2]/CK (2.212 2.1106) 

REG_FILE_INST/regArr_reg[10][3]/CK (2.2117 2.1103) 

REG_FILE_INST/regArr_reg[10][4]/CK (2.2117 2.1103) 

REG_FILE_INST/regArr_reg[11][3]/CK (2.2118 2.1104) 

REG_FILE_INST/regArr_reg[11][4]/CK (2.2118 2.1104) 

REG_FILE_INST/regArr_reg[11][5]/CK (2.2119 2.1105) 

REG_FILE_INST/regArr_reg[8][3]/CK (2.2113 2.1099) 

REG_FILE_INST/regArr_reg[9][1]/CK (2.2121 2.1107) 

REG_FILE_INST/regArr_reg[9][2]/CK (2.2123 2.1109) 

REG_FILE_INST/regArr_reg[9][3]/CK (2.2115 2.1101) 

REG_FILE_INST/regArr_reg[9][5]/CK (2.2118 2.1104) 

REG_FILE_INST/regArr_reg[8][4]/CK (2.2117 2.1103) 

REG_FILE_INST/regArr_reg[9][7]/CK (2.2013 2.0991) 

REG_FILE_INST/regArr_reg[6][6]/CK (2.2012 2.099) 

REG_FILE_INST/regArr_reg[10][7]/CK (2.2008 2.0986) 

REG_FILE_INST/regArr_reg[7][5]/CK (2.2015 2.0993) 

REG_FILE_INST/regArr_reg[6][5]/CK (2.2014 2.0992) 

REG_FILE_INST/regArr_reg[8][5]/CK (2.2011 2.0989) 

REG_FILE_INST/regArr_reg[11][6]/CK (2.2005 2.0983) 

REG_FILE_INST/regArr_reg[9][6]/CK (2.2012 2.099) 

REG_FILE_INST/regArr_reg[8][7]/CK (2.2013 2.0991) 

REG_FILE_INST/regArr_reg[8][6]/CK (2.2007 2.0985) 

REG_FILE_INST/regArr_reg[7][7]/CK (2.2006 2.0984) 

REG_FILE_INST/regArr_reg[7][6]/CK (2.2006 2.0984) 

REG_FILE_INST/regArr_reg[5][7]/CK (2.2009 2.0987) 

REG_FILE_INST/regArr_reg[5][6]/CK (2.2016 2.0994) 

REG_FILE_INST/regArr_reg[4][6]/CK (2.2016 2.0994) 

REG_FILE_INST/regArr_reg[10][6]/CK (2.2008 2.0986) 

REG_FILE_INST/regArr_reg[10][5]/CK (2.201 2.0988) 

REG_FILE_INST/regArr_reg[4][7]/CK (2.2013 2.0991) 

REG_FILE_INST/regArr_reg[7][1]/CK (2.2 2.0978) 

REG_FILE_INST/regArr_reg[6][4]/CK (2.1987 2.0965) 

REG_FILE_INST/regArr_reg[7][4]/CK (2.1993 2.0971) 

REG_FILE_INST/regArr_reg[7][3]/CK (2.1994 2.0972) 

REG_FILE_INST/regArr_reg[7][2]/CK (2.2 2.0978) 

REG_FILE_INST/regArr_reg[7][0]/CK (2.2001 2.0979) 

REG_FILE_INST/regArr_reg[6][7]/CK (2.2001 2.0979) 

REG_FILE_INST/regArr_reg[6][3]/CK (2.1991 2.0969) 

REG_FILE_INST/regArr_reg[6][2]/CK (2.2 2.0978) 

REG_FILE_INST/regArr_reg[5][5]/CK (2.1988 2.0966) 

REG_FILE_INST/regArr_reg[5][4]/CK (2.1994 2.0972) 

REG_FILE_INST/regArr_reg[5][3]/CK (2.1992 2.097) 

REG_FILE_INST/regArr_reg[5][2]/CK (2.1997 2.0975) 

REG_FILE_INST/regArr_reg[5][1]/CK (2.1999 2.0977) 

REG_FILE_INST/regArr_reg[5][0]/CK (2.1999 2.0977) 

REG_FILE_INST/regArr_reg[4][5]/CK (2.1988 2.0966) 

REG_FILE_INST/regArr_reg[4][4]/CK (2.1994 2.0972) 

REG_FILE_INST/regArr_reg[4][3]/CK (2.1991 2.0969) 

REG_FILE_INST/regArr_reg[12][3]/CK (2.2061 2.1041) 

REG_FILE_INST/regArr_reg[12][6]/CK (2.2057 2.1037) 

REG_FILE_INST/regArr_reg[12][7]/CK (2.2058 2.1038) 

REG_FILE_INST/regArr_reg[13][3]/CK (2.2061 2.1041) 

REG_FILE_INST/regArr_reg[13][5]/CK (2.2063 2.1043) 

REG_FILE_INST/regArr_reg[13][6]/CK (2.2066 2.1046) 

REG_FILE_INST/regArr_reg[14][2]/CK (2.206 2.104) 

REG_FILE_INST/regArr_reg[14][3]/CK (2.2059 2.1039) 

REG_FILE_INST/regArr_reg[14][4]/CK (2.2061 2.1041) 

REG_FILE_INST/regArr_reg[14][5]/CK (2.2061 2.1041) 

REG_FILE_INST/regArr_reg[14][6]/CK (2.2065 2.1045) 

REG_FILE_INST/regArr_reg[15][3]/CK (2.2059 2.1039) 

REG_FILE_INST/regArr_reg[15][5]/CK (2.2058 2.1038) 

REG_FILE_INST/regArr_reg[12][5]/CK (2.2062 2.1042) 

REG_FILE_INST/regArr_reg[15][4]/CK (2.2063 2.1043) 

REG_FILE_INST/regArr_reg[13][4]/CK (2.2063 2.1043) 

REG_FILE_INST/regArr_reg[12][4]/CK (2.2063 2.1043) 

REG_FILE_INST/regArr_reg[15][6]/CK (2.2067 2.1047) 

REG_FILE_INST/regArr_reg[13][7]/CK (2.2067 2.1047) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][2]/CK (2.2037 2.102) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][6]/CK (2.2035 2.1018) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][2]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][6]/CK (2.2035 2.1018) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][7]/CK (2.2035 2.1018) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][4]/CK (2.2031 2.1014) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][5]/CK (2.2035 2.1018) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][2]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][3]/CK (2.2035 2.1018) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][5]/CK (2.2033 2.1016) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][6]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][2]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][5]/CK (2.2034 2.1017) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][7]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][3]/CK (2.2034 2.1017) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][3]/CK (2.2036 2.1019) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][4]/CK (2.2032 2.1015) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][6]/CK (2.2023 2.1005) 

DATA_SYNC_INST/sync_bus_reg[2]/CK (2.2019 2.1001) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][7]/CK (2.2023 2.1005) 

DATA_SYNC_INST/sync_enable_FF_reg[1]/CK (2.2023 2.1005) 

DATA_SYNC_INST/sync_enable_FF_reg[0]/CK (2.2022 2.1004) 

DATA_SYNC_INST/sync_enable_F3_reg/CK (2.202 2.1002) 

DATA_SYNC_INST/sync_bus_reg[7]/CK (2.2021 2.1003) 

DATA_SYNC_INST/sync_bus_reg[6]/CK (2.2021 2.1003) 

DATA_SYNC_INST/sync_bus_reg[5]/CK (2.202 2.1002) 

DATA_SYNC_INST/sync_bus_reg[4]/CK (2.2019 2.1001) 

DATA_SYNC_INST/sync_bus_reg[3]/CK (2.2017 2.0999) 

DATA_SYNC_INST/sync_bus_reg[1]/CK (2.2019 2.1001) 

DATA_SYNC_INST/sync_bus_reg[0]/CK (2.2021 2.1003) 

DATA_SYNC_INST/enable_pulse_reg/CK (2.2019 2.1001) 

SYS_CTRL_INST/Address_s_reg[0]/CK (2.2026 2.1008) 

SYS_CTRL_INST/Address_s_reg[1]/CK (2.2025 2.1007) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][0]/CK (2.2025 2.1007) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][1]/CK (2.2024 2.1006) 

SYS_CTRL_INST/state_reg[0]/CK (2.2014 2.0996) 

SYS_CTRL_INST/state_reg[3]/CK (2.2015 2.0997) 

SYS_CTRL_INST/state_reg[2]/CK (2.2015 2.0997) 

SYS_CTRL_INST/state_reg[1]/CK (2.2018 2.1) 

SYS_CTRL_INST/Address_s_reg[3]/CK (2.2022 2.1004) 

SYS_CTRL_INST/Address_s_reg[2]/CK (2.2024 2.1006) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][1]/CK (2.2024 2.1006) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][0]/CK (2.2024 2.1006) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][7]/CK (2.2016 2.0998) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][1]/CK (2.2022 2.1004) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][0]/CK (2.2014 2.0996) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][1]/CK (2.2019 2.1001) 

REG_FILE_INST/RdData_reg[2]/CK (2.2087 2.1072) 

REG_FILE_INST/RdData_reg[6]/CK (2.2075 2.106) 

SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK (2.2089 2.1074) 

REG_FILE_INST/regArr_reg[9][0]/CK (2.2085 2.107) 

REG_FILE_INST/regArr_reg[8][0]/CK (2.2083 2.1068) 

REG_FILE_INST/regArr_reg[6][1]/CK (2.2082 2.1067) 

REG_FILE_INST/regArr_reg[6][0]/CK (2.2082 2.1067) 

REG_FILE_INST/regArr_reg[11][1]/CK (2.2068 2.1053) 

REG_FILE_INST/regArr_reg[11][0]/CK (2.2068 2.1053) 

REG_FILE_INST/regArr_reg[10][0]/CK (2.2085 2.107) 

REG_FILE_INST/RdData_reg[7]/CK (2.2075 2.106) 

REG_FILE_INST/RdData_reg[5]/CK (2.208 2.1065) 

REG_FILE_INST/RdData_reg[4]/CK (2.2081 2.1066) 

REG_FILE_INST/RdData_reg[3]/CK (2.2084 2.1069) 

REG_FILE_INST/RdData_reg[1]/CK (2.2088 2.1073) 

REG_FILE_INST/RdData_reg[0]/CK (2.2089 2.1074) 

REG_FILE_INST/RdData_VLD_reg/CK (2.2089 2.1074) 

REG_FILE_INST/regArr_reg[11][7]/CK (2.2084 2.1069) 

REG_FILE_INST/regArr_reg[0][0]/CK (2.1976 2.0952) 

REG_FILE_INST/regArr_reg[1][5]/CK (2.2001 2.0977) 

REG_FILE_INST/regArr_reg[1][7]/CK (2.2005 2.0981) 

REG_FILE_INST/regArr_reg[2][0]/CK (2.1977 2.0953) 

REG_FILE_INST/regArr_reg[2][1]/CK (2.1982 2.0958) 

REG_FILE_INST/regArr_reg[2][2]/CK (2.1976 2.0952) 

REG_FILE_INST/regArr_reg[2][3]/CK (2.1988 2.0964) 

REG_FILE_INST/regArr_reg[2][4]/CK (2.1997 2.0973) 

REG_FILE_INST/regArr_reg[2][6]/CK (2.1992 2.0968) 

REG_FILE_INST/regArr_reg[2][7]/CK (2.1985 2.0961) 

REG_FILE_INST/regArr_reg[4][0]/CK (2.1976 2.0952) 

REG_FILE_INST/regArr_reg[2][5]/CK (2.1993 2.0969) 

REG_FILE_INST/regArr_reg[1][0]/CK (2.201 2.0986) 

REG_FILE_INST/regArr_reg[4][1]/CK (2.1977 2.0953) 

REG_FILE_INST/regArr_reg[1][1]/CK (2.2011 2.0987) 

REG_FILE_INST/regArr_reg[3][1]/CK (2.2012 2.0988) 

REG_FILE_INST/regArr_reg[4][2]/CK (2.2012 2.0988) 

REG_FILE_INST/regArr_reg[1][6]/CK (2.2008 2.0984) 

REG_FILE_INST/regArr_reg[0][2]/CK (2.202 2.0999) 

REG_FILE_INST/regArr_reg[14][1]/CK (2.2025 2.1004) 

REG_FILE_INST/regArr_reg[15][1]/CK (2.2025 2.1004) 

REG_FILE_INST/regArr_reg[1][2]/CK (2.2022 2.1001) 

REG_FILE_INST/regArr_reg[3][4]/CK (2.202 2.0999) 

REG_FILE_INST/regArr_reg[3][3]/CK (2.2021 2.1) 

REG_FILE_INST/regArr_reg[3][2]/CK (2.2019 2.0998) 

REG_FILE_INST/regArr_reg[1][4]/CK (2.2026 2.1005) 

REG_FILE_INST/regArr_reg[1][3]/CK (2.2024 2.1003) 

REG_FILE_INST/regArr_reg[13][2]/CK (2.2024 2.1003) 

REG_FILE_INST/regArr_reg[13][1]/CK (2.202 2.0999) 

REG_FILE_INST/regArr_reg[12][2]/CK (2.2025 2.1004) 

REG_FILE_INST/regArr_reg[12][1]/CK (2.2022 2.1001) 

REG_FILE_INST/regArr_reg[12][0]/CK (2.2022 2.1001) 

REG_FILE_INST/regArr_reg[0][7]/CK (2.2025 2.1004) 

REG_FILE_INST/regArr_reg[0][4]/CK (2.2026 2.1005) 

REG_FILE_INST/regArr_reg[0][3]/CK (2.2024 2.1003) 

REG_FILE_INST/regArr_reg[0][1]/CK (2.2019 2.0998) 

REG_FILE_INST/regArr_reg[0][5]/CK (2.2011 2.0988) 

REG_FILE_INST/regArr_reg[15][2]/CK (2.2025 2.1002) 

REG_FILE_INST/regArr_reg[0][6]/CK (2.201 2.0987) 

REG_FILE_INST/regArr_reg[3][5]/CK (2.2009 2.0986) 

RST_SYNC1_INST/FFs_reg[1]/CK (2.2015 2.0992) 

RST_SYNC1_INST/FFs_reg[0]/CK (2.2015 2.0992) 

REG_FILE_INST/regArr_reg[13][0]/CK (2.202 2.0997) 

REG_FILE_INST/regArr_reg[14][0]/CK (2.2024 2.1001) 

REG_FILE_INST/regArr_reg[14][7]/CK (2.2025 2.1002) 

REG_FILE_INST/regArr_reg[15][0]/CK (2.2023 2.1) 

REG_FILE_INST/regArr_reg[3][0]/CK (2.2024 2.1001) 

REG_FILE_INST/regArr_reg[3][6]/CK (2.2016 2.0993) 

REG_FILE_INST/regArr_reg[15][7]/CK (2.2025 2.1002) 

REG_FILE_INST/regArr_reg[3][7]/CK (2.2021 2.0998) 

CLK_ALU__L2_I0/A (1.902 1.984) 
CLK_ALU__L2_I0/Y (2.0396 2.1323) load=0.0370574(pf) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.3183 2.4734) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.3183 2.4734) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.3182 2.4733) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.318 2.4731) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.3182 2.4733) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.3185 2.4736) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.3184 2.4735) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.3183 2.4734) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.318 2.4731) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.3175 2.4726) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.3178 2.4729) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.3185 2.4736) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.3183 2.4734) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.3178 2.4729) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.3184 2.4735) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.3179 2.473) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.3179 2.473) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.3212 2.4763) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.3211 2.4762) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.3212 2.4763) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.3199 2.475) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.3208 2.4759) 

PLSE_GEN_INST/pls_flop_reg/CK (2.321 2.4761) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.3215 2.4766) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.3224 2.4775) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.3208 2.4759) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.3224 2.4775) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.3225 2.4776) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.3221 2.4772) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.322 2.4771) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.3216 2.4767) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.3222 2.4773) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.3212 2.4763) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.3225 2.4776) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.3224 2.4775) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.3215 2.4766) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.3223 2.4774) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.3225 2.4776) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.3225 2.4776) 

UART_SCAN_CLK__L18_I1/A (2.0321 2.1207) 
UART_SCAN_CLK__L18_I1/Y (2.1666 2.0815) load=0.0284414(pf) 

UART_SCAN_CLK__L18_I0/A (2.0331 2.1217) 
UART_SCAN_CLK__L18_I0/Y (2.1669 2.0818) load=0.0275038(pf) 

TX_SCAN_CLK__L3_I0/A (2.0746 2.1796) 
TX_SCAN_CLK__L3_I0/Y (2.2421 2.1417) load=0.0940818(pf) 

RX_SCAN_CLK__L3_I0/A (2.0805 2.1797) 
RX_SCAN_CLK__L3_I0/Y (2.2402 2.1431) load=0.101084(pf) 

CLK_ALU__L3_I0/A (2.0401 2.1328) 
CLK_ALU__L3_I0/Y (2.1891 2.099) load=0.0473557(pf) 

CLK_DIV_RX_INST/counter_reg[6]/CK (2.1672 2.0821) 

CLK_DIV_RX_INST/flag_reg/CK (2.1672 2.0821) 

CLK_DIV_RX_INST/counter_reg[7]/CK (2.1671 2.082) 

CLK_DIV_RX_INST/counter_reg[5]/CK (2.1672 2.0821) 

CLK_DIV_RX_INST/counter_reg[4]/CK (2.1673 2.0822) 

CLK_DIV_RX_INST/counter_reg[3]/CK (2.1669 2.0818) 

CLK_DIV_RX_INST/counter_reg[2]/CK (2.1671 2.082) 

CLK_DIV_RX_INST/counter_reg[1]/CK (2.1672 2.0821) 

CLK_DIV_RX_INST/counter_reg[0]/CK (2.1672 2.0821) 

CLK_DIV_TX_INST/counter_reg[3]/CK (2.1675 2.0824) 

RST_SYNC2_INST/FFs_reg[0]/CK (2.1675 2.0824) 

CLK_DIV_TX_INST/flag_reg/CK (2.1674 2.0823) 

CLK_DIV_TX_INST/counter_reg[7]/CK (2.1673 2.0822) 

CLK_DIV_TX_INST/counter_reg[6]/CK (2.1673 2.0822) 

CLK_DIV_TX_INST/counter_reg[5]/CK (2.1674 2.0823) 

CLK_DIV_TX_INST/counter_reg[4]/CK (2.1675 2.0824) 

CLK_DIV_TX_INST/counter_reg[2]/CK (2.1675 2.0824) 

CLK_DIV_TX_INST/counter_reg[1]/CK (2.1675 2.0824) 

CLK_DIV_TX_INST/counter_reg[0]/CK (2.1674 2.0823) 

TX_SCAN_CLK__L4_I1/A (2.2438 2.1434) 
TX_SCAN_CLK__L4_I1/Y (2.1951 2.2962) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.2428 2.1424) 
TX_SCAN_CLK__L4_I0/Y (2.1973 2.2984) load=0.063729(pf) 

RX_SCAN_CLK__L4_I1/A (2.2431 2.146) 
RX_SCAN_CLK__L4_I1/Y (2.1915 2.2904) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.2432 2.1461) 
RX_SCAN_CLK__L4_I0/Y (2.1923 2.2912) load=0.0437156(pf) 

ALU_INST/OUT_VALID_reg/CK (2.19 2.0999) 

ALU_INST/ALU_OUT_reg[14]/CK (2.19 2.0999) 

ALU_INST/ALU_OUT_reg[15]/CK (2.1899 2.0998) 

ALU_INST/ALU_OUT_reg[13]/CK (2.19 2.0999) 

ALU_INST/ALU_OUT_reg[7]/CK (2.1897 2.0996) 

ALU_INST/ALU_OUT_reg[9]/CK (2.19 2.0999) 

ALU_INST/ALU_OUT_reg[8]/CK (2.19 2.0999) 

ALU_INST/ALU_OUT_reg[11]/CK (2.1899 2.0998) 

ALU_INST/ALU_OUT_reg[6]/CK (2.1897 2.0996) 

ALU_INST/ALU_OUT_reg[10]/CK (2.1897 2.0996) 

ALU_INST/ALU_OUT_reg[12]/CK (2.1897 2.0996) 

ALU_INST/ALU_OUT_reg[5]/CK (2.1896 2.0995) 

ALU_INST/ALU_OUT_reg[1]/CK (2.1897 2.0996) 

ALU_INST/ALU_OUT_reg[4]/CK (2.1893 2.0992) 

ALU_INST/ALU_OUT_reg[3]/CK (2.1898 2.0997) 

ALU_INST/ALU_OUT_reg[0]/CK (2.1898 2.0997) 

ALU_INST/ALU_OUT_reg[2]/CK (2.1898 2.0997) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.197 2.2981) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.197 2.2981) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.1969 2.298) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.1967 2.2978) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.1969 2.298) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.1972 2.2983) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.1971 2.2982) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.197 2.2981) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.1967 2.2978) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.1962 2.2973) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.1965 2.2976) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.1972 2.2983) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.197 2.2981) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.1965 2.2976) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.1971 2.2982) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.1966 2.2977) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.1966 2.2977) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.1999 2.301) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.1998 2.3009) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.1999 2.301) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.1986 2.2997) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.1995 2.3006) 

PLSE_GEN_INST/pls_flop_reg/CK (2.1997 2.3008) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.2002 2.3013) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.2011 2.3022) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.1995 2.3006) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.2011 2.3022) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.2012 2.3023) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.2008 2.3019) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.2007 2.3018) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.2003 2.3014) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.2009 2.302) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.1999 2.301) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.2012 2.3023) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.2011 2.3022) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.2002 2.3013) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.201 2.3021) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.2012 2.3023) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.2012 2.3023) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.192 2.2909) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.1921 2.291) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.1916 2.2905) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.1924 2.2913) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.193 2.2919) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.1926 2.2915) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.1929 2.2918) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.1931 2.292) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.1931 2.292) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.1922 2.2911) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.1922 2.2911) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.1921 2.291) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.1927 2.2916) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.193 2.2919) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.1925 2.2914) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.1926 2.2915) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.1927 2.2916) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.1929 2.2918) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.1934 2.2923) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.1939 2.2928) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.1941 2.293) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.1942 2.2931) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.1942 2.2931) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.1942 2.2931) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.1942 2.2931) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.1928 2.2917) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.1928 2.2917) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.1936 2.2925) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 18
Nr. of Sinks                   : 86
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 22
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK 2321.7(ps)
Min trig. edge delay at sink(R): CLK_DIV_RX_INST/counter_reg[3]/CK 2152.1(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 2152.1~2321.7(ps)      0~271267(ps)        
Fall Phase Delay               : 2034.5~2462.8(ps)      0~271267(ps)        
Trig. Edge Skew                : 169.6(ps)              200(ps)             
Rise Skew                      : 169.6(ps)              
Fall Skew                      : 428.3(ps)              
Max. Rise Buffer Tran          : 168.9(ps)              50(ps)              
Max. Fall Buffer Tran          : 115.2(ps)              50(ps)              
Max. Rise Sink Tran            : 53.1(ps)               50(ps)              
Max. Fall Sink Tran            : 49.7(ps)               50(ps)              
Min. Rise Buffer Tran          : 19.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.5(ps)               0(ps)               
Min. Rise Sink Tran            : 40.9(ps)               0(ps)               
Min. Fall Sink Tran            : 37.7(ps)               0(ps)               

view setup1_analysis_view : skew = 169.6ps (required = 200ps)
view setup2_analysis_view : skew = 169.6ps (required = 200ps)
view setup3_analysis_view : skew = 169.6ps (required = 200ps)
view hold1_analysis_view : skew = 61.8ps (required = 200ps)
view hold2_analysis_view : skew = 61.8ps (required = 200ps)
view hold3_analysis_view : skew = 61.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_SCAN_CLK__L1_I0/A           [121.5 96.1](ps)       50(ps)              
UART_SCAN_CLK__L2_I0/A           [58.2 61.3](ps)        50(ps)              
UART_SCAN_CLK__L3_I1/A           [70 64.2](ps)          50(ps)              
UART_SCAN_CLK__L3_I0/A           [70 64.2](ps)          50(ps)              
UART_SCAN_CLK__L4_I0/A           [51.2 50.7](ps)        50(ps)              
U6_mux2X1/U1/A                   [152.1 115.2](ps)      50(ps)              
SYNC_SCAN_RST2__L1_I0/A          [161.6 114.9](ps)      50(ps)              
UART_SCAN_CLK__L6_I1/A           [62 61.5](ps)          50(ps)              
UART_SCAN_CLK__L6_I0/A           [62 61.5](ps)          50(ps)              
CLK_DIV_RX_INST/U17/A            [71.6 69.9](ps)        50(ps)              
CLK_DIV_TX_INST/U9/A             [71.6 69.9](ps)        50(ps)              
UART_SCAN_CLK__L7_I2/A           [90.2 89](ps)          50(ps)              
UART_SCAN_CLK__L7_I1/A           [90.2 89](ps)          50(ps)              
CLK_DIV_RX_INST/U4/A             [119.7 59.9](ps)       50(ps)              
CLK_DIV_TX_INST/U4/A             [59.9 34](ps)          50(ps)              
UART_SCAN_CLK__L8_I0/A           [51.4 50.9](ps)        50(ps)              
CLK_DIV_RX_INST/N0__L1_I0/A      [167.3 50.4](ps)       50(ps)              
CLK_DIV_TX_INST/N0__L1_I0/A      [168.9 38.8](ps)       50(ps)              
UART_SCAN_CLK__L9_I0/A           [52.1 51.7](ps)        50(ps)              
CLK_DIV_TX_INST/U35/S0           [61.5 59.4](ps)        50(ps)              
U2_mux2X1/U1/A                   [81.2 87](ps)          50(ps)              
U3_mux2X1/U1/A                   [79.5 85.7](ps)        50(ps)              
n20__L1_I0/A                     [149 113.7](ps)        50(ps)              
CLK_DIV_RX_INST/U36/A            [146.6 112.5](ps)      50(ps)              
UART_SCAN_CLK__L11_I0/A          [62.5 56.3](ps)        50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
CLK_DIV_TX_INST/U35/A            [59.4 57.7](ps)        50(ps)              
U2_mux2X1/U1/A                   [79.4 74.6](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
U3_mux2X1/U1/A                   [77.5 73.5](ps)        50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
U3_mux2X1/U1/A                   [81.5 85.7](ps)        50(ps)              
U2_mux2X1/U1/A                   [83.3 86.8](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
UART_SCAN_CLK__L16_I0/A          [61.2 55.2](ps)        50(ps)              
TX_SCAN_CLK__L1_I0/A             [82.9 76.5](ps)        50(ps)              
RX_SCAN_CLK__L1_I0/A             [103.9 87.2](ps)       50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L2_I0/A             [79.5 78.1](ps)        50(ps)              
RX_SCAN_CLK__L2_I0/A             [64.3 63](ps)          50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              
TX_SCAN_CLK__L3_I0/A             [56.6 51.3](ps)        50(ps)              
RX_SCAN_CLK__L3_I0/A             [61 55](ps)            50(ps)              
CLK_DIV_RX_INST/counter_reg[6]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/flag_reg/CK      [51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[7]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[5]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[4]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[3]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[2]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[1]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_RX_INST/counter_reg[0]/CK[51.8 49.7](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[3]/CK[50.6 48.6](ps)        50(ps)              
RST_SYNC2_INST/FFs_reg[0]/CK     [50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/flag_reg/CK      [50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[7]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[6]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[5]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[4]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[2]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[1]/CK[50.6 48.6](ps)        50(ps)              
CLK_DIV_TX_INST/counter_reg[0]/CK[50.6 48.6](ps)        50(ps)              
TX_SCAN_CLK__L4_I1/A             [75.5 74.3](ps)        50(ps)              
TX_SCAN_CLK__L4_I0/A             [75.5 74.3](ps)        50(ps)              
RX_SCAN_CLK__L4_I1/A             [68.9 63.5](ps)        50(ps)              
RX_SCAN_CLK__L4_I0/A             [68.9 63.5](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK[53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/rcv_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
PLSE_GEN_INST/pls_flop_reg/CK    [53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[1]/CK [53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK[53.1 48.3](ps)        50(ps)              
UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[2]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[3]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/fifo_rd/rptr_reg[0]/CK [53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK[53.1 48.3](ps)        50(ps)              
FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK[53.1 48.3](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [2152.1(ps)  2321.7(ps)]
     Rise Skew	   : 169.6(ps)
     Fall Delay	   : [2034.5(ps)  2462.8(ps)]
     Fall Skew	   : 428.3(ps)


  Child Tree 1 from U1_mux2X1/U1/A: 
     nrSink : 86
     Rise Delay [2152.1(ps)  2321.7(ps)] Skew [169.6(ps)]
     Fall Delay[2034.5(ps)  2462.8(ps)] Skew=[428.3(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/A [66.3(ps) 66.4(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [228.9(ps) 265(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [2152.1(ps)  2321.7(ps)]
     Rise Skew	   : 169.6(ps)
     Fall Delay	   : [2034.5(ps)  2462.8(ps)]
     Fall Skew	   : 428.3(ps)


  Child Tree 1 from RST_SYNC2_INST/FFs_reg[1]/CK: 
     nrSink : 67
     Rise Delay [2289.8(ps)  2321.7(ps)] Skew [31.9(ps)]
     Fall Delay[2329.2(ps)  2336.4(ps)] Skew=[7.2(ps)]


  Child Tree 2 from CLK_DIV_TX_INST/reg_div_clk_reg/CK: 
     nrSink : 39
     Rise Delay [2302.7(ps)  2307.7(ps)] Skew [5(ps)]
     Fall Delay[2457.8(ps)  2462.8(ps)] Skew=[5(ps)]


  Child Tree 3 from CLK_DIV_RX_INST/reg_div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [2177.2(ps)  2179.8(ps)] Skew [2.6(ps)]
     Fall Delay[2323.9(ps)  2326.5(ps)] Skew=[2.6(ps)]


  Child Tree 4 from CLK_DIV_TX_INST/U35/B: 
     nrSink : 39
     Rise Delay [2181.4(ps)  2186.4(ps)] Skew [5(ps)]
     Fall Delay[2250(ps)  2255(ps)] Skew=[5(ps)]


  Child Tree 5 from CLK_DIV_RX_INST/U36/B: 
     nrSink : 28
     Rise Delay [2176.8(ps)  2179.4(ps)] Skew [2.6(ps)]
     Fall Delay[2243.2(ps)  2245.8(ps)] Skew=[2.6(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [2152.1(ps)  2152.7(ps)] Skew [0.6(ps)]
     Fall Delay [2034.5(ps)  2035.1(ps)] Skew=[0.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: RST_SYNC2_INST/FFs_reg[1]/CK [467.1(ps) 488.2(ps)]
OUTPUT_TERM: RST_SYNC2_INST/FFs_reg[1]/Q [873.3(ps) 933.9(ps)]

Main Tree: 
     nrSink         : 67
     Rise Delay	   : [2289.8(ps)  2321.7(ps)]
     Rise Skew	   : 31.9(ps)
     Fall Delay	   : [2329.2(ps)  2336.4(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from U6_mux2X1/U1/A: 
     nrSink : 67
     Rise Delay [2289.8(ps)  2321.7(ps)] Skew [31.9(ps)]
     Fall Delay[2329.2(ps)  2336.4(ps)] Skew=[7.2(ps)]


  Main Tree from RST_SYNC2_INST/FFs_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U6_mux2X1/U1/A [873.4(ps) 934(ps)]
OUTPUT_TERM: U6_mux2X1/U1/Y [1092(ps) 1177.2(ps)]

Main Tree: 
     nrSink         : 67
     Rise Delay	   : [2289.8(ps)  2321.7(ps)]
     Rise Skew	   : 31.9(ps)
     Fall Delay	   : [2329.2(ps)  2336.4(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U17/A: 
     nrSink : 28
     Rise Delay [2319.1(ps)  2321.7(ps)] Skew [2.6(ps)]
     Fall Delay[2329.2(ps)  2331.8(ps)] Skew=[2.6(ps)]


  Child Tree 2 from CLK_DIV_TX_INST/U9/A: 
     nrSink : 39
     Rise Delay [2289.8(ps)  2294.8(ps)] Skew [5(ps)]
     Fall Delay[2331.4(ps)  2336.4(ps)] Skew=[5(ps)]


  Main Tree from U6_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U17/A [1245.2(ps) 1329.3(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U17/Y [1421.7(ps) 1304.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2319.1(ps)  2321.7(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2329.2(ps)  2331.8(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U4/A: 
     nrSink : 28
     Rise Delay [2319.1(ps)  2321.7(ps)] Skew [2.6(ps)]
     Fall Delay[2329.2(ps)  2331.8(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U17/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U9/A [1244.2(ps) 1328.3(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U9/Y [1386.5(ps) 1285(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2289.8(ps)  2294.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2331.4(ps)  2336.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U4/A: 
     nrSink : 39
     Rise Delay [2289.8(ps)  2294.8(ps)] Skew [5(ps)]
     Fall Delay[2331.4(ps)  2336.4(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U9/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U4/A [1421.8(ps) 1304.8(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U4/Y [1423.1(ps) 1480.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2319.1(ps)  2321.7(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2329.2(ps)  2331.8(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U36/S0: 
     nrSink : 28
     Rise Delay [2319.1(ps)  2321.7(ps)] Skew [2.6(ps)]
     Fall Delay[2329.2(ps)  2331.8(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U4/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U4/A [1386.5(ps) 1285(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U4/Y [1399.3(ps) 1430.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2289.8(ps)  2294.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2331.4(ps)  2336.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U35/S0: 
     nrSink : 39
     Rise Delay [2289.8(ps)  2294.8(ps)] Skew [5(ps)]
     Fall Delay[2331.4(ps)  2336.4(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U4/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/S0 [1555.1(ps) 1590.6(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1790.2(ps) 1748.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2319.1(ps)  2321.7(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2329.2(ps)  2331.8(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2319.1(ps)  2321.7(ps)] Skew [2.6(ps)]
     Fall Delay[2329.2(ps)  2331.8(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/S0 [1546.1(ps) 1552.4(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1755.1(ps) 1742.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2289.8(ps)  2294.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2331.4(ps)  2336.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2289.8(ps)  2294.8(ps)] Skew [5(ps)]
     Fall Delay[2331.4(ps)  2336.4(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/reg_div_clk_reg/CK [1080.6(ps) 1055(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/reg_div_clk_reg/Q [1483.9(ps) 1545(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2302.7(ps)  2307.7(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2457.8(ps)  2462.8(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from CLK_DIV_TX_INST/U35/A: 
     nrSink : 39
     Rise Delay [2302.7(ps)  2307.7(ps)] Skew [5(ps)]
     Fall Delay[2457.8(ps)  2462.8(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/reg_div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/reg_div_clk_reg/CK [1080.1(ps) 1054.4(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/reg_div_clk_reg/Q [1481.6(ps) 1543.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2177.2(ps)  2179.8(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2323.9(ps)  2326.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from CLK_DIV_RX_INST/U36/A: 
     nrSink : 28
     Rise Delay [2177.2(ps)  2179.8(ps)] Skew [2.6(ps)]
     Fall Delay[2323.9(ps)  2326.5(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/reg_div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1790.3(ps) 1748.5(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1957.6(ps) 1957.2(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2319.1(ps)  2321.7(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2329.2(ps)  2331.8(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2319.1(ps)  2321.7(ps)] Skew [2.6(ps)]
     Fall Delay [2329.2(ps)  2331.8(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1755.2(ps) 1742.7(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1908.8(ps) 1940.2(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2289.8(ps)  2294.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2331.4(ps)  2336.4(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2289.8(ps)  2294.8(ps)] Skew [5(ps)]
     Fall Delay [2331.4(ps)  2336.4(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/A [1481.8(ps) 1543.5(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1648.8(ps) 1746.7(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2177.2(ps)  2179.8(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2323.9(ps)  2326.5(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2177.2(ps)  2179.8(ps)] Skew [2.6(ps)]
     Fall Delay[2323.9(ps)  2326.5(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/A [1623.8(ps) 1686.5(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1768.6(ps) 1872.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2302.7(ps)  2307.7(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2457.8(ps)  2462.8(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2302.7(ps)  2307.7(ps)] Skew [5(ps)]
     Fall Delay[2457.8(ps)  2462.8(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1648.9(ps) 1746.8(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1815.7(ps) 1951.9(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2177.2(ps)  2179.8(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2323.9(ps)  2326.5(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2177.2(ps)  2179.8(ps)] Skew [2.6(ps)]
     Fall Delay [2323.9(ps)  2326.5(ps)] Skew=[2.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1768.7(ps) 1872.7(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1921.7(ps) 2066.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2302.7(ps)  2307.7(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2457.8(ps)  2462.8(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2302.7(ps)  2307.7(ps)] Skew [5(ps)]
     Fall Delay [2457.8(ps)  2462.8(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX_INST/U35/B [1497.6(ps) 1447.5(ps)]
OUTPUT_TERM: CLK_DIV_TX_INST/U35/Y [1646.2(ps) 1661.2(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2181.4(ps)  2186.4(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2250(ps)  2255(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 39
     Rise Delay [2181.4(ps)  2186.4(ps)] Skew [5(ps)]
     Fall Delay[2250(ps)  2255(ps)] Skew=[5(ps)]


  Main Tree from CLK_DIV_TX_INST/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX_INST/U36/B [1497.4(ps) 1447.3(ps)]
OUTPUT_TERM: CLK_DIV_RX_INST/U36/Y [1647.4(ps) 1662.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2176.8(ps)  2179.4(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2243.2(ps)  2245.8(ps)]
     Fall Skew	   : 2.6(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 28
     Rise Delay [2176.8(ps)  2179.4(ps)] Skew [2.6(ps)]
     Fall Delay[2243.2(ps)  2245.8(ps)] Skew=[2.6(ps)]


  Main Tree from CLK_DIV_RX_INST/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1646.3(ps) 1661.3(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1800.4(ps) 1858.8(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2181.4(ps)  2186.4(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2250(ps)  2255(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2181.4(ps)  2186.4(ps)] Skew [5(ps)]
     Fall Delay [2250(ps)  2255(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1647.5(ps) 1662.5(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1815.3(ps) 1871.2(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [2176.8(ps)  2179.4(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [2243.2(ps)  2245.8(ps)]
     Fall Skew	   : 2.6(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [2176.8(ps)  2179.4(ps)] Skew [2.6(ps)]
     Fall Delay [2243.2(ps)  2245.8(ps)] Skew=[2.6(ps)]


UART_CLK (0 0) load=0.0502108(pf) 

UART_CLK__L1_I0/A (0.0026 0.0026) 
UART_CLK__L1_I0/Y (0.0342 0.0358) load=0.0480107(pf) 

UART_CLK__L2_I0/A (0.0364 0.038) 
UART_CLK__L2_I0/Y (0.0661 0.0662) load=0.00653977(pf) 

U1_mux2X1/U1/A (0.0663 0.0664) 
U1_mux2X1/U1/Y (0.2289 0.265) load=0.00904976(pf) 

UART_SCAN_CLK__L1_I0/A (0.2293 0.2654) 
UART_SCAN_CLK__L1_I0/Y (0.3258 0.3002) load=0.0111998(pf) 

UART_SCAN_CLK__L2_I0/A (0.3263 0.3007) 
UART_SCAN_CLK__L2_I0/Y (0.45 0.4315) load=0.040081(pf) 

UART_SCAN_CLK__L3_I1/A (0.4519 0.4334) 
UART_SCAN_CLK__L3_I1/Y (0.467 0.4881) load=0.00297826(pf) 

UART_SCAN_CLK__L3_I0/A (0.4531 0.4346) 
UART_SCAN_CLK__L3_I0/Y (0.5654 0.5571) load=0.0179553(pf) 

RST_SYNC2_INST/FFs_reg[1]/CK (0.4671 0.4882) 
RST_SYNC2_INST/FFs_reg[1]/Q (0.8733 0.9339) load=0.0114947(pf) 

UART_SCAN_CLK__L4_I0/A (0.567 0.5587) 
UART_SCAN_CLK__L4_I0/Y (0.6682 0.6709) load=0.00915926(pf) 

U6_mux2X1/U1/A (0.8734 0.934) 
U6_mux2X1/U1/Y (1.092 1.1772) load=0.013411(pf) 

UART_SCAN_CLK__L5_I0/A (0.6685 0.6712) 
UART_SCAN_CLK__L5_I0/Y (0.7822 0.7964) load=0.0299854(pf) 

SYNC_SCAN_RST2__L1_I0/A (1.0924 1.1776) 
SYNC_SCAN_RST2__L1_I0/Y (1.2437 1.3278) load=0.0237387(pf) 

UART_SCAN_CLK__L6_I1/A (0.783 0.7972) 
UART_SCAN_CLK__L6_I1/Y (0.9215 0.9484) load=0.0607206(pf) 

UART_SCAN_CLK__L6_I0/A (0.7831 0.7973) 
UART_SCAN_CLK__L6_I0/Y (0.8878 0.9079) load=0.0174913(pf) 

CLK_DIV_RX_INST/U17/A (1.2452 1.3293) 
CLK_DIV_RX_INST/U17/Y (1.4217 1.3047) load=0.0101969(pf) 

CLK_DIV_TX_INST/U9/A (1.2442 1.3283) 
CLK_DIV_TX_INST/U9/Y (1.3865 1.285) load=0.00350747(pf) 

UART_SCAN_CLK__L7_I2/A (0.9234 0.9503) 
UART_SCAN_CLK__L7_I2/Y (1.0041 0.9777) load=0.0477135(pf) 

UART_SCAN_CLK__L7_I1/A (0.923 0.9499) 
UART_SCAN_CLK__L7_I1/Y (1.0398 1.0787) load=0.0166205(pf) 

UART_SCAN_CLK__L7_I0/A (0.8892 0.9093) 
UART_SCAN_CLK__L7_I0/Y (0.9951 1.0255) load=0.0181743(pf) 

CLK_DIV_RX_INST/U4/A (1.4218 1.3048) 
CLK_DIV_RX_INST/U4/Y (1.4231 1.4807) load=0.00512279(pf) 

CLK_DIV_TX_INST/U4/A (1.3865 1.285) 
CLK_DIV_TX_INST/U4/Y (1.3993 1.4309) load=0.00521805(pf) 

UART_SCAN_CLK__L8_I2/A (1.0062 0.9798) 
UART_SCAN_CLK__L8_I2/Y (1.0232 1.0517) load=0.0521614(pf) 

UART_SCAN_CLK__L8_I1/A (1.041 1.0799) 
UART_SCAN_CLK__L8_I1/Y (1.1458 1.1958) load=0.0146808(pf) 

UART_SCAN_CLK__L8_I0/A (0.9967 1.0271) 
UART_SCAN_CLK__L8_I0/Y (1.1049 1.1466) load=0.0190273(pf) 

CLK_DIV_RX_INST/N0__L1_I0/A (1.4232 1.4808) 
CLK_DIV_RX_INST/N0__L1_I0/Y (1.5549 1.5904) load=0.00571052(pf) 

CLK_DIV_TX_INST/N0__L1_I0/A (1.3995 1.4311) 
CLK_DIV_TX_INST/N0__L1_I0/Y (1.5447 1.551) load=0.0169001(pf) 

UART_SCAN_CLK__L9_I3/A (1.025 1.0535) 
UART_SCAN_CLK__L9_I3/Y (1.0805 1.0549) load=0.00297826(pf) 

UART_SCAN_CLK__L9_I2/A (1.0251 1.0536) 
UART_SCAN_CLK__L9_I2/Y (1.0801 1.0544) load=0.00222742(pf) 

UART_SCAN_CLK__L9_I1/A (1.1468 1.1968) 
UART_SCAN_CLK__L9_I1/Y (1.2487 1.3097) load=0.0112449(pf) 

UART_SCAN_CLK__L9_I0/A (1.106 1.1477) 
UART_SCAN_CLK__L9_I0/Y (1.2109 1.2582) load=0.0246325(pf) 

CLK_DIV_RX_INST/U36/S0 (1.5551 1.5906) 
CLK_DIV_RX_INST/U36/Y (1.7902 1.7484) load=0.00433936(pf) 

CLK_DIV_TX_INST/U35/S0 (1.5461 1.5524) 
CLK_DIV_TX_INST/U35/Y (1.7551 1.7426) load=0.00413603(pf) 

CLK_DIV_TX_INST/reg_div_clk_reg/CK (1.0806 1.055) 
CLK_DIV_TX_INST/reg_div_clk_reg/Q (1.4839 1.545) load=0.0111401(pf) 

CLK_DIV_RX_INST/reg_div_clk_reg/CK (1.0801 1.0544) 
CLK_DIV_RX_INST/reg_div_clk_reg/Q (1.4816 1.5433) load=0.0108639(pf) 

UART_SCAN_CLK__L10_I1/A (1.2492 1.3102) 
UART_SCAN_CLK__L10_I1/Y (1.3493 1.4212) load=0.00974319(pf) 

UART_SCAN_CLK__L10_I0/A (1.2131 1.2604) 
UART_SCAN_CLK__L10_I0/Y (1.3271 1.3782) load=0.0493143(pf) 

U2_mux2X1/U1/A (1.7903 1.7485) 
U2_mux2X1/U1/Y (1.9576 1.9572) load=0.00709511(pf) 

U3_mux2X1/U1/A (1.7552 1.7427) 
U3_mux2X1/U1/Y (1.9088 1.9402) load=0.00474547(pf) 

n20__L1_I0/A (1.4841 1.5452) 
n20__L1_I0/Y (1.6226 1.6853) load=0.0156697(pf) 

CLK_DIV_RX_INST/U36/A (1.4818 1.5435) 
CLK_DIV_RX_INST/U36/Y (1.6488 1.7467) load=0.00433936(pf) 

UART_SCAN_CLK__L11_I1/A (1.3497 1.4216) 
UART_SCAN_CLK__L11_I1/Y (1.4533 1.5362) load=0.0152231(pf) 

UART_SCAN_CLK__L11_I0/A (1.3299 1.381) 
UART_SCAN_CLK__L11_I0/Y (1.4235 1.3746) load=0.0374641(pf) 

RX_SCAN_CLK__L1_I0/A (1.9579 1.9575) 
RX_SCAN_CLK__L1_I0/Y (2.0888 2.0943) load=0.0192672(pf) 

TX_SCAN_CLK__L1_I0/A (1.9088 1.9402) 
TX_SCAN_CLK__L1_I0/Y (2.0454 2.0856) load=0.029247(pf) 

CLK_DIV_TX_INST/U35/A (1.6238 1.6865) 
CLK_DIV_TX_INST/U35/Y (1.7686 1.8726) load=0.00413603(pf) 

U2_mux2X1/U1/A (1.6489 1.7468) 
U2_mux2X1/U1/Y (1.8157 1.9519) load=0.00709511(pf) 

UART_SCAN_CLK__L12_I1/A (1.4543 1.5372) 
UART_SCAN_CLK__L12_I1/Y (1.5594 1.6534) load=0.0155672(pf) 

UART_SCAN_CLK__L12_I0/A (1.4248 1.3759) 
UART_SCAN_CLK__L12_I0/Y (1.4161 1.4682) load=0.0440012(pf) 

RX_SCAN_CLK__L2_I0/A (2.0898 2.0953) 
RX_SCAN_CLK__L2_I0/Y (2.2068 2.2172) load=0.0465247(pf) 

TX_SCAN_CLK__L2_I0/A (2.0489 2.0891) 
TX_SCAN_CLK__L2_I0/Y (2.1669 2.2124) load=0.0384965(pf) 

U3_mux2X1/U1/A (1.7687 1.8727) 
U3_mux2X1/U1/Y (1.9217 2.0666) load=0.00474547(pf) 

RX_SCAN_CLK__L1_I0/A (1.816 1.9522) 
RX_SCAN_CLK__L1_I0/Y (1.9469 2.089) load=0.0192672(pf) 

UART_SCAN_CLK__L13_I2/A (1.5604 1.6544) 
UART_SCAN_CLK__L13_I2/Y (1.6657 1.7709) load=0.015854(pf) 

UART_SCAN_CLK__L13_I1/A (1.4178 1.4699) 
UART_SCAN_CLK__L13_I1/Y (1.4975 1.4474) load=0.00272042(pf) 

UART_SCAN_CLK__L13_I0/A (1.4176 1.4697) 
UART_SCAN_CLK__L13_I0/Y (1.4973 1.4472) load=0.00272042(pf) 

RX_SCAN_CLK__L3_I0/A (2.208 2.2184) 
RX_SCAN_CLK__L3_I0/Y (2.2789 2.2706) load=0.101084(pf) 

TX_SCAN_CLK__L3_I0/A (2.1682 2.2137) 
TX_SCAN_CLK__L3_I0/Y (2.2762 2.2353) load=0.0940818(pf) 

TX_SCAN_CLK__L1_I0/A (1.9217 2.0666) 
TX_SCAN_CLK__L1_I0/Y (2.0583 2.212) load=0.029247(pf) 

RX_SCAN_CLK__L2_I0/A (1.9479 2.09) 
RX_SCAN_CLK__L2_I0/Y (2.0649 2.2119) load=0.0465247(pf) 

UART_SCAN_CLK__L14_I0/A (1.6668 1.772) 
UART_SCAN_CLK__L14_I0/Y (1.7725 1.8889) load=0.0162585(pf) 

CLK_DIV_TX_INST/U35/B (1.4976 1.4475) 
CLK_DIV_TX_INST/U35/Y (1.6462 1.6612) load=0.00413603(pf) 

CLK_DIV_RX_INST/U36/B (1.4974 1.4473) 
CLK_DIV_RX_INST/U36/Y (1.6474 1.6624) load=0.00433936(pf) 

RX_SCAN_CLK__L4_I1/A (2.2818 2.2735) 
RX_SCAN_CLK__L4_I1/Y (2.319 2.3291) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.2819 2.2736) 
RX_SCAN_CLK__L4_I0/Y (2.3198 2.3299) load=0.0437156(pf) 

TX_SCAN_CLK__L4_I1/A (2.2779 2.237) 
TX_SCAN_CLK__L4_I1/Y (2.2887 2.3303) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.2769 2.236) 
TX_SCAN_CLK__L4_I0/Y (2.2909 2.3325) load=0.063729(pf) 

TX_SCAN_CLK__L2_I0/A (2.0618 2.2155) 
TX_SCAN_CLK__L2_I0/Y (2.1798 2.3388) load=0.0384965(pf) 

RX_SCAN_CLK__L3_I0/A (2.0661 2.2131) 
RX_SCAN_CLK__L3_I0/Y (2.2736 2.1287) load=0.101084(pf) 

UART_SCAN_CLK__L15_I0/A (1.7732 1.8896) 
UART_SCAN_CLK__L15_I0/Y (1.8864 2.0078) load=0.0469366(pf) 

U3_mux2X1/U1/A (1.6463 1.6613) 
U3_mux2X1/U1/Y (1.8004 1.8588) load=0.00474547(pf) 

U2_mux2X1/U1/A (1.6475 1.6625) 
U2_mux2X1/U1/Y (1.8153 1.8712) load=0.00709511(pf) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.3195 2.3296) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.3196 2.3297) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.3191 2.3292) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.3199 2.33) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.3205 2.3306) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.3201 2.3302) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.3204 2.3305) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.3206 2.3307) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.3206 2.3307) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.3197 2.3298) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.3197 2.3298) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.3196 2.3297) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.3202 2.3303) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.3205 2.3306) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.32 2.3301) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.3201 2.3302) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.3202 2.3303) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.3204 2.3305) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.3209 2.331) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.3214 2.3315) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.3216 2.3317) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.3217 2.3318) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.3217 2.3318) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.3217 2.3318) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.3217 2.3318) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.3203 2.3304) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.3203 2.3304) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.3211 2.3312) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.2906 2.3322) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.2906 2.3322) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.2905 2.3321) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.2903 2.3319) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.2905 2.3321) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.2908 2.3324) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.2907 2.3323) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.2906 2.3322) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.2903 2.3319) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.2898 2.3314) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.2901 2.3317) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.2908 2.3324) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.2906 2.3322) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.2901 2.3317) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.2907 2.3323) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.2902 2.3318) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.2902 2.3318) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.2935 2.3351) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.2934 2.335) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.2935 2.3351) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.2922 2.3338) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.2931 2.3347) 

PLSE_GEN_INST/pls_flop_reg/CK (2.2933 2.3349) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.2938 2.3354) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.2947 2.3363) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.2931 2.3347) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.2947 2.3363) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.2948 2.3364) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.2944 2.336) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.2943 2.3359) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.2939 2.3355) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.2945 2.3361) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.2935 2.3351) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.2948 2.3364) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.2947 2.3363) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.2938 2.3354) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.2946 2.3362) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.2948 2.3364) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.2948 2.3364) 

TX_SCAN_CLK__L3_I0/A (2.1811 2.3401) 
TX_SCAN_CLK__L3_I0/Y (2.4026 2.2482) load=0.0940818(pf) 

RX_SCAN_CLK__L4_I1/A (2.2765 2.1316) 
RX_SCAN_CLK__L4_I1/Y (2.1771 2.3238) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.2766 2.1317) 
RX_SCAN_CLK__L4_I0/Y (2.1779 2.3246) load=0.0437156(pf) 

UART_SCAN_CLK__L16_I0/A (1.8882 2.0096) 
UART_SCAN_CLK__L16_I0/Y (2.0544 1.9352) load=0.0466446(pf) 

TX_SCAN_CLK__L1_I0/A (1.8004 1.8588) 
TX_SCAN_CLK__L1_I0/Y (1.937 2.0042) load=0.029247(pf) 

RX_SCAN_CLK__L1_I0/A (1.8156 1.8715) 
RX_SCAN_CLK__L1_I0/Y (1.9465 2.0083) load=0.0192672(pf) 

TX_SCAN_CLK__L4_I1/A (2.4043 2.2499) 
TX_SCAN_CLK__L4_I1/Y (2.3016 2.4567) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.4033 2.2489) 
TX_SCAN_CLK__L4_I0/Y (2.3038 2.4589) load=0.063729(pf) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.1776 2.3243) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.1777 2.3244) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.1772 2.3239) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.178 2.3247) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.1786 2.3253) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.1782 2.3249) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.1785 2.3252) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.1787 2.3254) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.1787 2.3254) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.1778 2.3245) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.1778 2.3245) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.1777 2.3244) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.1783 2.325) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.1786 2.3253) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.1781 2.3248) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.1782 2.3249) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.1783 2.325) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.1785 2.3252) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.179 2.3257) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.1795 2.3262) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.1797 2.3264) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.1798 2.3265) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.1798 2.3265) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.1798 2.3265) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.1798 2.3265) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.1784 2.3251) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.1784 2.3251) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.1792 2.3259) 

UART_SCAN_CLK__L17_I0/A (2.056 1.9368) 
UART_SCAN_CLK__L17_I0/Y (1.9813 2.1024) load=0.0615466(pf) 

TX_SCAN_CLK__L2_I0/A (1.9405 2.0077) 
TX_SCAN_CLK__L2_I0/Y (2.0585 2.131) load=0.0384965(pf) 

RX_SCAN_CLK__L2_I0/A (1.9475 2.0093) 
RX_SCAN_CLK__L2_I0/Y (2.0645 2.1312) load=0.0465247(pf) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.3035 2.4586) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.3035 2.4586) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.3034 2.4585) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.3032 2.4583) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.3034 2.4585) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.3037 2.4588) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.3036 2.4587) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.3035 2.4586) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.3032 2.4583) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.3027 2.4578) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.303 2.4581) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.3037 2.4588) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.3035 2.4586) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.303 2.4581) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.3036 2.4587) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.3031 2.4582) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.3031 2.4582) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.3064 2.4615) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.3063 2.4614) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.3064 2.4615) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.3051 2.4602) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.306 2.4611) 

PLSE_GEN_INST/pls_flop_reg/CK (2.3062 2.4613) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.3067 2.4618) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.3076 2.4627) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.306 2.4611) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.3076 2.4627) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.3077 2.4628) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.3073 2.4624) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.3072 2.4623) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.3068 2.4619) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.3074 2.4625) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.3064 2.4615) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.3077 2.4628) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.3076 2.4627) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.3067 2.4618) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.3075 2.4626) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.3077 2.4628) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.3077 2.4628) 

UART_SCAN_CLK__L18_I1/A (1.9848 2.1059) 
UART_SCAN_CLK__L18_I1/Y (2.1518 2.0342) load=0.0284414(pf) 

UART_SCAN_CLK__L18_I0/A (1.9858 2.1069) 
UART_SCAN_CLK__L18_I0/Y (2.1521 2.0345) load=0.0275038(pf) 

TX_SCAN_CLK__L3_I0/A (2.0598 2.1323) 
TX_SCAN_CLK__L3_I0/Y (2.1948 2.1269) load=0.0940818(pf) 

RX_SCAN_CLK__L3_I0/A (2.0657 2.1324) 
RX_SCAN_CLK__L3_I0/Y (2.1929 2.1283) load=0.101084(pf) 

CLK_DIV_RX_INST/counter_reg[6]/CK (2.1524 2.0348) 

CLK_DIV_RX_INST/flag_reg/CK (2.1524 2.0348) 

CLK_DIV_RX_INST/counter_reg[7]/CK (2.1523 2.0347) 

CLK_DIV_RX_INST/counter_reg[5]/CK (2.1524 2.0348) 

CLK_DIV_RX_INST/counter_reg[4]/CK (2.1525 2.0349) 

CLK_DIV_RX_INST/counter_reg[3]/CK (2.1521 2.0345) 

CLK_DIV_RX_INST/counter_reg[2]/CK (2.1523 2.0347) 

CLK_DIV_RX_INST/counter_reg[1]/CK (2.1524 2.0348) 

CLK_DIV_RX_INST/counter_reg[0]/CK (2.1524 2.0348) 

CLK_DIV_TX_INST/counter_reg[3]/CK (2.1527 2.0351) 

RST_SYNC2_INST/FFs_reg[0]/CK (2.1527 2.0351) 

CLK_DIV_TX_INST/flag_reg/CK (2.1526 2.035) 

CLK_DIV_TX_INST/counter_reg[7]/CK (2.1525 2.0349) 

CLK_DIV_TX_INST/counter_reg[6]/CK (2.1525 2.0349) 

CLK_DIV_TX_INST/counter_reg[5]/CK (2.1526 2.035) 

CLK_DIV_TX_INST/counter_reg[4]/CK (2.1527 2.0351) 

CLK_DIV_TX_INST/counter_reg[2]/CK (2.1527 2.0351) 

CLK_DIV_TX_INST/counter_reg[1]/CK (2.1527 2.0351) 

CLK_DIV_TX_INST/counter_reg[0]/CK (2.1526 2.035) 

TX_SCAN_CLK__L4_I1/A (2.1965 2.1286) 
TX_SCAN_CLK__L4_I1/Y (2.1803 2.2489) load=0.0530597(pf) 

TX_SCAN_CLK__L4_I0/A (2.1955 2.1276) 
TX_SCAN_CLK__L4_I0/Y (2.1825 2.2511) load=0.063729(pf) 

RX_SCAN_CLK__L4_I1/A (2.1958 2.1312) 
RX_SCAN_CLK__L4_I1/Y (2.1767 2.2431) load=0.0413092(pf) 

RX_SCAN_CLK__L4_I0/A (2.1959 2.1313) 
RX_SCAN_CLK__L4_I0/Y (2.1775 2.2439) load=0.0437156(pf) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (2.1822 2.2508) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (2.1822 2.2508) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (2.1821 2.2507) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (2.1819 2.2505) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (2.1821 2.2507) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (2.1824 2.251) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (2.1823 2.2509) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (2.1822 2.2508) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (2.1819 2.2505) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (2.1814 2.25) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (2.1817 2.2503) 

UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (2.1824 2.251) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (2.1822 2.2508) 

UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (2.1817 2.2503) 

UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (2.1823 2.2509) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (2.1818 2.2504) 

UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (2.1818 2.2504) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (2.1851 2.2537) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (2.185 2.2536) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (2.1851 2.2537) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (2.1838 2.2524) 

PLSE_GEN_INST/rcv_flop_reg/CK (2.1847 2.2533) 

PLSE_GEN_INST/pls_flop_reg/CK (2.1849 2.2535) 

FIFO_INST/fifo_rd/rptr_reg[1]/CK (2.1854 2.254) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (2.1863 2.2549) 

UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (2.1847 2.2533) 

UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (2.1863 2.2549) 

UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (2.1864 2.255) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (2.186 2.2546) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (2.1859 2.2545) 

FIFO_INST/fifo_rd/rptr_reg[2]/CK (2.1855 2.2541) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (2.1861 2.2547) 

FIFO_INST/fifo_rd/rptr_reg[3]/CK (2.1851 2.2537) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (2.1864 2.255) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (2.1863 2.2549) 

FIFO_INST/fifo_rd/rptr_reg[0]/CK (2.1854 2.254) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (2.1862 2.2548) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (2.1864 2.255) 

FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (2.1864 2.255) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (2.1772 2.2436) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (2.1773 2.2437) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (2.1768 2.2432) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (2.1776 2.244) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (2.1782 2.2446) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (2.1778 2.2442) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (2.1781 2.2445) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (2.1783 2.2447) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (2.1783 2.2447) 

UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (2.1774 2.2438) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (2.1774 2.2438) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (2.1773 2.2437) 

UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (2.1779 2.2443) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (2.1782 2.2446) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (2.1777 2.2441) 

UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (2.1778 2.2442) 

UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (2.1779 2.2443) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (2.1781 2.2445) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (2.1786 2.245) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (2.1791 2.2455) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (2.1793 2.2457) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (2.1794 2.2458) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (2.1794 2.2458) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (2.1794 2.2458) 

UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (2.1794 2.2458) 

UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (2.178 2.2444) 

UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (2.178 2.2444) 

UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (2.1788 2.2452) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 253
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): REG_FILE_INST/regArr_reg[11][2]/CK 952.1(ps)
Min trig. edge delay at sink(R): ALU_INST/ALU_OUT_reg[4]/CK 928.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 928.9~952.1(ps)        0~20000(ps)         
Fall Phase Delay               : 946~961.8(ps)          0~20000(ps)         
Trig. Edge Skew                : 23.2(ps)               200(ps)             
Rise Skew                      : 23.2(ps)               
Fall Skew                      : 15.8(ps)               
Max. Rise Buffer Tran          : 183.3(ps)              50(ps)              
Max. Fall Buffer Tran          : 143.7(ps)              50(ps)              
Max. Rise Sink Tran            : 52.9(ps)               50(ps)              
Max. Fall Sink Tran            : 50.5(ps)               50(ps)              
Min. Rise Buffer Tran          : 21.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 19.5(ps)               0(ps)               
Min. Rise Sink Tran            : 45.1(ps)               0(ps)               
Min. Fall Sink Tran            : 43.5(ps)               0(ps)               

view setup1_analysis_view : skew = 23.2ps (required = 200ps)
view setup2_analysis_view : skew = 23.2ps (required = 200ps)
view setup3_analysis_view : skew = 23.2ps (required = 200ps)
view hold1_analysis_view : skew = 15.9ps (required = 200ps)
view hold2_analysis_view : skew = 15.9ps (required = 200ps)
view hold3_analysis_view : skew = 15.9ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_SCAN_CLK__L1_I0/A            [183.3 143.7](ps)      50(ps)              
REF_SCAN_CLK__L2_I1/A            [69.5 74](ps)          50(ps)              
REF_SCAN_CLK__L2_I0/A            [69.5 74](ps)          50(ps)              
REF_SCAN_CLK__L3_I1/A            [76.3 51.4](ps)        50(ps)              
REF_SCAN_CLK__L4_I4/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I3/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I2/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L4_I1/A            [72.5 64.6](ps)        50(ps)              
REF_SCAN_CLK__L5_I13/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I12/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I11/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I10/A           [71.4 63.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I9/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I8/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I7/A            [64.4 57.8](ps)        50(ps)              
REF_SCAN_CLK__L5_I6/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I5/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I4/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I3/A            [69.6 62.2](ps)        50(ps)              
REF_SCAN_CLK__L5_I2/A            [63.5 57.1](ps)        50(ps)              
REF_SCAN_CLK__L5_I1/A            [63.5 57.1](ps)        50(ps)              
REF_SCAN_CLK__L5_I0/A            [63.5 57.1](ps)        50(ps)              
REF_SCAN_CLK__L6_I13/A           [58 52.5](ps)          50(ps)              
REF_SCAN_CLK__L6_I12/A           [57.4 52](ps)          50(ps)              
REF_SCAN_CLK__L6_I11/A           [56.9 51.5](ps)        50(ps)              
REF_SCAN_CLK__L6_I10/A           [60.1 54.2](ps)        50(ps)              
REF_SCAN_CLK__L6_I9/A            [57 51.7](ps)          50(ps)              
REF_SCAN_CLK__L6_I8/A            [56.6 51.3](ps)        50(ps)              
REF_SCAN_CLK__L6_I7/A            [59.7 53.9](ps)        50(ps)              
REF_SCAN_CLK__L6_I6/A            [57.6 52.1](ps)        50(ps)              
REF_SCAN_CLK__L6_I5/A            [57.5 52.1](ps)        50(ps)              
REF_SCAN_CLK__L6_I4/A            [57.2 51.8](ps)        50(ps)              
REF_SCAN_CLK__L6_I3/A            [59.4 53.6](ps)        50(ps)              
REF_SCAN_CLK__L6_I2/A            [55.9 50.8](ps)        50(ps)              
REF_SCAN_CLK__L6_I1/A            [59.4 53.6](ps)        50(ps)              
REF_SCAN_CLK__L6_I0/A            [56.9 51.5](ps)        50(ps)              
CLK_ALU__L1_I0/A                 [91.9 74.4](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][7]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][2]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[14][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][3]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][5]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[12][4]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[15][6]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/regArr_reg[13][7]/CK[50.7 49.2](ps)        50(ps)              
REG_FILE_INST/RdData_reg[2]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[6]/CK   [51 49.5](ps)          50(ps)              
SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[9][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[8][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[6][1]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[6][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][1]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[10][0]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[7]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[5]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[4]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[3]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[1]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_reg[0]/CK   [51 49.5](ps)          50(ps)              
REG_FILE_INST/RdData_VLD_reg/CK  [51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[11][7]/CK[51 49.5](ps)          50(ps)              
REG_FILE_INST/regArr_reg[0][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][5]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][7]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][2]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][3]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][4]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][6]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][7]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[2][5]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][0]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[3][1]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[4][2]/CK[51.9 50.5](ps)        50(ps)              
REG_FILE_INST/regArr_reg[1][6]/CK[51.9 50.5](ps)        50(ps)              
CLK_ALU__L2_I0/A                 [56.9 58.7](ps)        50(ps)              
CLK_ALU__L3_I0/A                 [91.8 89.9](ps)        50(ps)              
ALU_INST/OUT_VALID_reg/CK        [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[14]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[15]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[13]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[7]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[9]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[8]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[11]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[6]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[10]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[12]/CK      [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[5]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[1]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[4]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[3]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[0]/CK       [52.9 50](ps)          50(ps)              
ALU_INST/ALU_OUT_reg[2]/CK       [52.9 50](ps)          50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [928.9(ps)  952.1(ps)]
     Rise Skew	   : 23.2(ps)
     Fall Delay	   : [946(ps)  961.8(ps)]
     Fall Skew	   : 15.8(ps)


  Child Tree 1 from U0_mux2X1/U1/A: 
     nrSink : 253
     Rise Delay [928.9(ps)  952.1(ps)] Skew [23.2(ps)]
     Fall Delay[946(ps)  961.8(ps)] Skew=[15.8(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/A [66.7(ps) 66.9(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [295.5(ps) 335.2(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [928.9(ps)  952.1(ps)]
     Rise Skew	   : 23.2(ps)
     Fall Delay	   : [946(ps)  961.8(ps)]
     Fall Skew	   : 15.8(ps)


  Child Tree 1 from CLK_GATE_INST/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [928.9(ps)  929.6(ps)] Skew [0.7(ps)]
     Fall Delay[950.1(ps)  950.8(ps)] Skew=[0.7(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 236
     nrGate : 1
     Rise Delay [937.3(ps)  952.1(ps)] Skew [14.8(ps)]
     Fall Delay [946(ps)  961.8(ps)] Skew=[15.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE_INST/U0_TLATNCAX12M/CK [521.6(ps) 548.7(ps)]
OUTPUT_TERM: CLK_GATE_INST/U0_TLATNCAX12M/ECK [657.7(ps) 696.3(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [928.9(ps)  929.6(ps)]
     Rise Skew	   : 0.7(ps)
     Fall Delay	   : [950.1(ps)  950.8(ps)]
     Fall Skew	   : 0.7(ps)


  Main Tree from CLK_GATE_INST/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [928.9(ps)  929.6(ps)] Skew [0.7(ps)]
     Fall Delay [950.1(ps)  950.8(ps)] Skew=[0.7(ps)]


REF_CLK (0 0) load=0.0492635(pf) 

REF_CLK__L1_I0/A (0.0024 0.0024) 
REF_CLK__L1_I0/Y (0.0341 0.0357) load=0.0482767(pf) 

REF_CLK__L2_I0/A (0.036 0.0376) 
REF_CLK__L2_I0/Y (0.0663 0.0665) load=0.00859029(pf) 

U0_mux2X1/U1/A (0.0667 0.0669) 
U0_mux2X1/U1/Y (0.2955 0.3352) load=0.0436898(pf) 

REF_SCAN_CLK__L1_I0/A (0.2986 0.3383) 
REF_SCAN_CLK__L1_I0/Y (0.4122 0.3839) load=0.0596522(pf) 

REF_SCAN_CLK__L2_I1/A (0.4146 0.3863) 
REF_SCAN_CLK__L2_I1/Y (0.5195 0.5101) load=0.0343096(pf) 

REF_SCAN_CLK__L2_I0/A (0.4148 0.3865) 
REF_SCAN_CLK__L2_I0/Y (0.4361 0.4638) load=0.0464846(pf) 

REF_SCAN_CLK__L3_I1/A (0.5241 0.5147) 
REF_SCAN_CLK__L3_I1/Y (0.6528 0.6411) load=0.0674013(pf) 

REF_SCAN_CLK__L3_I0/A (0.4428 0.4705) 
REF_SCAN_CLK__L3_I0/Y (0.5142 0.4894) load=0.0370574(pf) 

REF_SCAN_CLK__L4_I4/A (0.6546 0.6429) 
REF_SCAN_CLK__L4_I4/Y (0.7815 0.7724) load=0.0655297(pf) 

REF_SCAN_CLK__L4_I3/A (0.6544 0.6427) 
REF_SCAN_CLK__L4_I3/Y (0.7762 0.7674) load=0.0527385(pf) 

REF_SCAN_CLK__L4_I2/A (0.6543 0.6426) 
REF_SCAN_CLK__L4_I2/Y (0.7799 0.7708) load=0.06225(pf) 

REF_SCAN_CLK__L4_I1/A (0.6545 0.6428) 
REF_SCAN_CLK__L4_I1/Y (0.7756 0.7669) load=0.0510491(pf) 

REF_SCAN_CLK__L4_I0/A (0.5151 0.4903) 
REF_SCAN_CLK__L4_I0/Y (0.5213 0.5484) load=0.00917826(pf) 

REF_SCAN_CLK__L5_I13/A (0.7872 0.7781) 
REF_SCAN_CLK__L5_I13/Y (0.904 0.8982) load=0.0411974(pf) 

REF_SCAN_CLK__L5_I12/A (0.787 0.7779) 
REF_SCAN_CLK__L5_I12/Y (0.9034 0.8976) load=0.0400711(pf) 

REF_SCAN_CLK__L5_I11/A (0.7858 0.7767) 
REF_SCAN_CLK__L5_I11/Y (0.9018 0.8961) load=0.0391117(pf) 

REF_SCAN_CLK__L5_I10/A (0.7865 0.7774) 
REF_SCAN_CLK__L5_I10/Y (0.9048 0.8989) load=0.044962(pf) 

REF_SCAN_CLK__L5_I9/A (0.7808 0.772) 
REF_SCAN_CLK__L5_I9/Y (0.895 0.8897) load=0.0393673(pf) 

REF_SCAN_CLK__L5_I8/A (0.7811 0.7723) 
REF_SCAN_CLK__L5_I8/Y (0.8949 0.8897) load=0.0385591(pf) 

REF_SCAN_CLK__L5_I7/A (0.7809 0.7721) 
REF_SCAN_CLK__L5_I7/Y (0.897 0.8917) load=0.0443051(pf) 

REF_SCAN_CLK__L5_I6/A (0.7828 0.7737) 
REF_SCAN_CLK__L5_I6/Y (0.8988 0.8931) load=0.0403684(pf) 

REF_SCAN_CLK__L5_I5/A (0.783 0.7739) 
REF_SCAN_CLK__L5_I5/Y (0.899 0.8932) load=0.040264(pf) 

REF_SCAN_CLK__L5_I4/A (0.7821 0.773) 
REF_SCAN_CLK__L5_I4/Y (0.8978 0.8921) load=0.0396644(pf) 

REF_SCAN_CLK__L5_I3/A (0.7815 0.7724) 
REF_SCAN_CLK__L5_I3/Y (0.8988 0.893) load=0.0436428(pf) 

REF_SCAN_CLK__L5_I2/A (0.7794 0.7707) 
REF_SCAN_CLK__L5_I2/Y (0.8925 0.8875) load=0.0374328(pf) 

REF_SCAN_CLK__L5_I1/A (0.7791 0.7704) 
REF_SCAN_CLK__L5_I1/Y (0.8947 0.8895) load=0.043648(pf) 

REF_SCAN_CLK__L5_I0/A (0.7793 0.7706) 
REF_SCAN_CLK__L5_I0/Y (0.8931 0.888) load=0.0390961(pf) 

CLK_GATE_INST/U0_TLATNCAX12M/CK (0.5216 0.5487) 
CLK_GATE_INST/U0_TLATNCAX12M/ECK (0.6577 0.6963) load=0.00779981(pf) 

REF_SCAN_CLK__L6_I13/A (0.9066 0.9008) 
REF_SCAN_CLK__L6_I13/Y (0.9471 0.9566) load=0.0470685(pf) 

REF_SCAN_CLK__L6_I12/A (0.9055 0.8997) 
REF_SCAN_CLK__L6_I12/Y (0.9465 0.9559) load=0.0486382(pf) 

REF_SCAN_CLK__L6_I11/A (0.9037 0.898) 
REF_SCAN_CLK__L6_I11/Y (0.9447 0.954) load=0.0487519(pf) 

REF_SCAN_CLK__L6_I10/A (0.9087 0.9028) 
REF_SCAN_CLK__L6_I10/Y (0.9509 0.9606) load=0.0505934(pf) 

REF_SCAN_CLK__L6_I9/A (0.897 0.8917) 
REF_SCAN_CLK__L6_I9/Y (0.9395 0.9484) load=0.0517311(pf) 

REF_SCAN_CLK__L6_I8/A (0.8962 0.891) 
REF_SCAN_CLK__L6_I8/Y (0.9382 0.9471) load=0.0505736(pf) 

REF_SCAN_CLK__L6_I7/A (0.9008 0.8955) 
REF_SCAN_CLK__L6_I7/Y (0.9445 0.9536) load=0.0533642(pf) 

REF_SCAN_CLK__L6_I6/A (0.9011 0.8954) 
REF_SCAN_CLK__L6_I6/Y (0.9427 0.9521) load=0.0501554(pf) 

REF_SCAN_CLK__L6_I5/A (0.9012 0.8954) 
REF_SCAN_CLK__L6_I5/Y (0.9406 0.9499) load=0.0440991(pf) 

REF_SCAN_CLK__L6_I4/A (0.8998 0.8941) 
REF_SCAN_CLK__L6_I4/Y (0.9407 0.95) load=0.0483325(pf) 

REF_SCAN_CLK__L6_I3/A (0.9022 0.8964) 
REF_SCAN_CLK__L6_I3/Y (0.9455 0.9551) load=0.0539837(pf) 

REF_SCAN_CLK__L6_I2/A (0.8931 0.8881) 
REF_SCAN_CLK__L6_I2/Y (0.937 0.9457) load=0.0556794(pf) 

REF_SCAN_CLK__L6_I1/A (0.8982 0.893) 
REF_SCAN_CLK__L6_I1/Y (0.9414 0.9504) load=0.0520701(pf) 

REF_SCAN_CLK__L6_I0/A (0.895 0.8899) 
REF_SCAN_CLK__L6_I0/Y (0.9375 0.9463) load=0.0512949(pf) 

CLK_ALU__L1_I0/A (0.658 0.6966) 
CLK_ALU__L1_I0/Y (0.7522 0.7229) load=0.0118816(pf) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][5]/CK (0.948 0.9575) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][6]/CK (0.948 0.9575) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][4]/CK (0.948 0.9575) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][3]/CK (0.9478 0.9573) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][4]/CK (0.9479 0.9574) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[2]/CK (0.9478 0.9573) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[2]/CK (0.9473 0.9568) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[3]/CK (0.9474 0.9569) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[1]/CK (0.9472 0.9567) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[0]/CK (0.9477 0.9572) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[3]/CK (0.9477 0.9572) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[1]/CK (0.9478 0.9573) 

FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[0]/CK (0.9479 0.9574) 

FIFO_INST/fifo_wr/wptr_reg[3]/CK (0.9474 0.9569) 

FIFO_INST/fifo_wr/wptr_reg[2]/CK (0.9474 0.9569) 

FIFO_INST/fifo_wr/wptr_reg[0]/CK (0.9477 0.9572) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][6]/CK (0.9476 0.957) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][2]/CK (0.9476 0.957) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][5]/CK (0.9474 0.9568) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][5]/CK (0.9474 0.9568) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][5]/CK (0.9475 0.9569) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][3]/CK (0.9469 0.9563) 

FIFO_INST/fifo_wr/wptr_reg[1]/CK (0.947 0.9564) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][4]/CK (0.9472 0.9566) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][3]/CK (0.9471 0.9565) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][4]/CK (0.9469 0.9563) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][2]/CK (0.9472 0.9566) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][4]/CK (0.947 0.9564) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][3]/CK (0.9469 0.9563) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][4]/CK (0.947 0.9564) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][3]/CK (0.9472 0.9566) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][2]/CK (0.9473 0.9567) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][6]/CK (0.9476 0.957) 

REG_FILE_INST/regArr_reg[9][4]/CK (0.9466 0.9559) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][7]/CK (0.9457 0.955) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][5]/CK (0.9464 0.9557) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][7]/CK (0.9457 0.955) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][2]/CK (0.947 0.9563) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][1]/CK (0.9469 0.9562) 

FIFO_INST/fifo_mem/fifo_mem_reg[3][0]/CK (0.9455 0.9548) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][1]/CK (0.9469 0.9562) 

FIFO_INST/fifo_mem/fifo_mem_reg[2][0]/CK (0.9456 0.9549) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][7]/CK (0.9457 0.955) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][0]/CK (0.9456 0.9549) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][7]/CK (0.9461 0.9554) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][6]/CK (0.9458 0.9551) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][0]/CK (0.9462 0.9555) 

FIFO_INST/fifo_mem/fifo_mem_reg[1][1]/CK (0.9468 0.9561) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][0]/CK (0.9461 0.9554) 

REG_FILE_INST/regArr_reg[11][2]/CK (0.9521 0.9618) 

REG_FILE_INST/regArr_reg[8][1]/CK (0.9519 0.9616) 

REG_FILE_INST/regArr_reg[10][1]/CK (0.9519 0.9616) 

REG_FILE_INST/regArr_reg[8][2]/CK (0.952 0.9617) 

FIFO_INST/fifo_mem/fifo_mem_reg[0][1]/CK (0.9515 0.9612) 

REG_FILE_INST/regArr_reg[10][2]/CK (0.9517 0.9614) 

REG_FILE_INST/regArr_reg[10][3]/CK (0.9514 0.9611) 

REG_FILE_INST/regArr_reg[10][4]/CK (0.9514 0.9611) 

REG_FILE_INST/regArr_reg[11][3]/CK (0.9515 0.9612) 

REG_FILE_INST/regArr_reg[11][4]/CK (0.9515 0.9612) 

REG_FILE_INST/regArr_reg[11][5]/CK (0.9516 0.9613) 

REG_FILE_INST/regArr_reg[8][3]/CK (0.951 0.9607) 

REG_FILE_INST/regArr_reg[9][1]/CK (0.9518 0.9615) 

REG_FILE_INST/regArr_reg[9][2]/CK (0.952 0.9617) 

REG_FILE_INST/regArr_reg[9][3]/CK (0.9512 0.9609) 

REG_FILE_INST/regArr_reg[9][5]/CK (0.9515 0.9612) 

REG_FILE_INST/regArr_reg[8][4]/CK (0.9514 0.9611) 

REG_FILE_INST/regArr_reg[9][7]/CK (0.941 0.9499) 

REG_FILE_INST/regArr_reg[6][6]/CK (0.9409 0.9498) 

REG_FILE_INST/regArr_reg[10][7]/CK (0.9405 0.9494) 

REG_FILE_INST/regArr_reg[7][5]/CK (0.9412 0.9501) 

REG_FILE_INST/regArr_reg[6][5]/CK (0.9411 0.95) 

REG_FILE_INST/regArr_reg[8][5]/CK (0.9408 0.9497) 

REG_FILE_INST/regArr_reg[11][6]/CK (0.9402 0.9491) 

REG_FILE_INST/regArr_reg[9][6]/CK (0.9409 0.9498) 

REG_FILE_INST/regArr_reg[8][7]/CK (0.941 0.9499) 

REG_FILE_INST/regArr_reg[8][6]/CK (0.9404 0.9493) 

REG_FILE_INST/regArr_reg[7][7]/CK (0.9403 0.9492) 

REG_FILE_INST/regArr_reg[7][6]/CK (0.9403 0.9492) 

REG_FILE_INST/regArr_reg[5][7]/CK (0.9406 0.9495) 

REG_FILE_INST/regArr_reg[5][6]/CK (0.9413 0.9502) 

REG_FILE_INST/regArr_reg[4][6]/CK (0.9413 0.9502) 

REG_FILE_INST/regArr_reg[10][6]/CK (0.9405 0.9494) 

REG_FILE_INST/regArr_reg[10][5]/CK (0.9407 0.9496) 

REG_FILE_INST/regArr_reg[4][7]/CK (0.941 0.9499) 

REG_FILE_INST/regArr_reg[7][1]/CK (0.9397 0.9486) 

REG_FILE_INST/regArr_reg[6][4]/CK (0.9384 0.9473) 

REG_FILE_INST/regArr_reg[7][4]/CK (0.939 0.9479) 

REG_FILE_INST/regArr_reg[7][3]/CK (0.9391 0.948) 

REG_FILE_INST/regArr_reg[7][2]/CK (0.9397 0.9486) 

REG_FILE_INST/regArr_reg[7][0]/CK (0.9398 0.9487) 

REG_FILE_INST/regArr_reg[6][7]/CK (0.9398 0.9487) 

REG_FILE_INST/regArr_reg[6][3]/CK (0.9388 0.9477) 

REG_FILE_INST/regArr_reg[6][2]/CK (0.9397 0.9486) 

REG_FILE_INST/regArr_reg[5][5]/CK (0.9385 0.9474) 

REG_FILE_INST/regArr_reg[5][4]/CK (0.9391 0.948) 

REG_FILE_INST/regArr_reg[5][3]/CK (0.9389 0.9478) 

REG_FILE_INST/regArr_reg[5][2]/CK (0.9394 0.9483) 

REG_FILE_INST/regArr_reg[5][1]/CK (0.9396 0.9485) 

REG_FILE_INST/regArr_reg[5][0]/CK (0.9396 0.9485) 

REG_FILE_INST/regArr_reg[4][5]/CK (0.9385 0.9474) 

REG_FILE_INST/regArr_reg[4][4]/CK (0.9391 0.948) 

REG_FILE_INST/regArr_reg[4][3]/CK (0.9388 0.9477) 

REG_FILE_INST/regArr_reg[12][3]/CK (0.9458 0.9549) 

REG_FILE_INST/regArr_reg[12][6]/CK (0.9454 0.9545) 

REG_FILE_INST/regArr_reg[12][7]/CK (0.9455 0.9546) 

REG_FILE_INST/regArr_reg[13][3]/CK (0.9458 0.9549) 

REG_FILE_INST/regArr_reg[13][5]/CK (0.946 0.9551) 

REG_FILE_INST/regArr_reg[13][6]/CK (0.9463 0.9554) 

REG_FILE_INST/regArr_reg[14][2]/CK (0.9457 0.9548) 

REG_FILE_INST/regArr_reg[14][3]/CK (0.9456 0.9547) 

REG_FILE_INST/regArr_reg[14][4]/CK (0.9458 0.9549) 

REG_FILE_INST/regArr_reg[14][5]/CK (0.9458 0.9549) 

REG_FILE_INST/regArr_reg[14][6]/CK (0.9462 0.9553) 

REG_FILE_INST/regArr_reg[15][3]/CK (0.9456 0.9547) 

REG_FILE_INST/regArr_reg[15][5]/CK (0.9455 0.9546) 

REG_FILE_INST/regArr_reg[12][5]/CK (0.9459 0.955) 

REG_FILE_INST/regArr_reg[15][4]/CK (0.946 0.9551) 

REG_FILE_INST/regArr_reg[13][4]/CK (0.946 0.9551) 

REG_FILE_INST/regArr_reg[12][4]/CK (0.946 0.9551) 

REG_FILE_INST/regArr_reg[15][6]/CK (0.9464 0.9555) 

REG_FILE_INST/regArr_reg[13][7]/CK (0.9464 0.9555) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][2]/CK (0.9434 0.9528) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][6]/CK (0.9432 0.9526) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][2]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][6]/CK (0.9432 0.9526) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][7]/CK (0.9432 0.9526) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][4]/CK (0.9428 0.9522) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][5]/CK (0.9432 0.9526) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][2]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][3]/CK (0.9432 0.9526) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][5]/CK (0.943 0.9524) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][6]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][2]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][5]/CK (0.9431 0.9525) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][7]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][3]/CK (0.9431 0.9525) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][3]/CK (0.9433 0.9527) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][4]/CK (0.9429 0.9523) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][6]/CK (0.942 0.9513) 

DATA_SYNC_INST/sync_bus_reg[2]/CK (0.9416 0.9509) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][7]/CK (0.942 0.9513) 

DATA_SYNC_INST/sync_enable_FF_reg[1]/CK (0.942 0.9513) 

DATA_SYNC_INST/sync_enable_FF_reg[0]/CK (0.9419 0.9512) 

DATA_SYNC_INST/sync_enable_F3_reg/CK (0.9417 0.951) 

DATA_SYNC_INST/sync_bus_reg[7]/CK (0.9418 0.9511) 

DATA_SYNC_INST/sync_bus_reg[6]/CK (0.9418 0.9511) 

DATA_SYNC_INST/sync_bus_reg[5]/CK (0.9417 0.951) 

DATA_SYNC_INST/sync_bus_reg[4]/CK (0.9416 0.9509) 

DATA_SYNC_INST/sync_bus_reg[3]/CK (0.9414 0.9507) 

DATA_SYNC_INST/sync_bus_reg[1]/CK (0.9416 0.9509) 

DATA_SYNC_INST/sync_bus_reg[0]/CK (0.9418 0.9511) 

DATA_SYNC_INST/enable_pulse_reg/CK (0.9416 0.9509) 

SYS_CTRL_INST/Address_s_reg[0]/CK (0.9423 0.9516) 

SYS_CTRL_INST/Address_s_reg[1]/CK (0.9422 0.9515) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][0]/CK (0.9422 0.9515) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][1]/CK (0.9421 0.9514) 

SYS_CTRL_INST/state_reg[0]/CK (0.9411 0.9504) 

SYS_CTRL_INST/state_reg[3]/CK (0.9412 0.9505) 

SYS_CTRL_INST/state_reg[2]/CK (0.9412 0.9505) 

SYS_CTRL_INST/state_reg[1]/CK (0.9415 0.9508) 

SYS_CTRL_INST/Address_s_reg[3]/CK (0.9419 0.9512) 

SYS_CTRL_INST/Address_s_reg[2]/CK (0.9421 0.9514) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][1]/CK (0.9421 0.9514) 

FIFO_INST/fifo_mem/fifo_mem_reg[7][0]/CK (0.9421 0.9514) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][7]/CK (0.9413 0.9506) 

FIFO_INST/fifo_mem/fifo_mem_reg[6][1]/CK (0.9419 0.9512) 

FIFO_INST/fifo_mem/fifo_mem_reg[5][0]/CK (0.9411 0.9504) 

FIFO_INST/fifo_mem/fifo_mem_reg[4][1]/CK (0.9416 0.9509) 

REG_FILE_INST/RdData_reg[2]/CK (0.9484 0.958) 

REG_FILE_INST/RdData_reg[6]/CK (0.9472 0.9568) 

SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK (0.9486 0.9582) 

REG_FILE_INST/regArr_reg[9][0]/CK (0.9482 0.9578) 

REG_FILE_INST/regArr_reg[8][0]/CK (0.948 0.9576) 

REG_FILE_INST/regArr_reg[6][1]/CK (0.9479 0.9575) 

REG_FILE_INST/regArr_reg[6][0]/CK (0.9479 0.9575) 

REG_FILE_INST/regArr_reg[11][1]/CK (0.9465 0.9561) 

REG_FILE_INST/regArr_reg[11][0]/CK (0.9465 0.9561) 

REG_FILE_INST/regArr_reg[10][0]/CK (0.9482 0.9578) 

REG_FILE_INST/RdData_reg[7]/CK (0.9472 0.9568) 

REG_FILE_INST/RdData_reg[5]/CK (0.9477 0.9573) 

REG_FILE_INST/RdData_reg[4]/CK (0.9478 0.9574) 

REG_FILE_INST/RdData_reg[3]/CK (0.9481 0.9577) 

REG_FILE_INST/RdData_reg[1]/CK (0.9485 0.9581) 

REG_FILE_INST/RdData_reg[0]/CK (0.9486 0.9582) 

REG_FILE_INST/RdData_VLD_reg/CK (0.9486 0.9582) 

REG_FILE_INST/regArr_reg[11][7]/CK (0.9481 0.9577) 

REG_FILE_INST/regArr_reg[0][0]/CK (0.9373 0.946) 

REG_FILE_INST/regArr_reg[1][5]/CK (0.9398 0.9485) 

REG_FILE_INST/regArr_reg[1][7]/CK (0.9402 0.9489) 

REG_FILE_INST/regArr_reg[2][0]/CK (0.9374 0.9461) 

REG_FILE_INST/regArr_reg[2][1]/CK (0.9379 0.9466) 

REG_FILE_INST/regArr_reg[2][2]/CK (0.9373 0.946) 

REG_FILE_INST/regArr_reg[2][3]/CK (0.9385 0.9472) 

REG_FILE_INST/regArr_reg[2][4]/CK (0.9394 0.9481) 

REG_FILE_INST/regArr_reg[2][6]/CK (0.9389 0.9476) 

REG_FILE_INST/regArr_reg[2][7]/CK (0.9382 0.9469) 

REG_FILE_INST/regArr_reg[4][0]/CK (0.9373 0.946) 

REG_FILE_INST/regArr_reg[2][5]/CK (0.939 0.9477) 

REG_FILE_INST/regArr_reg[1][0]/CK (0.9407 0.9494) 

REG_FILE_INST/regArr_reg[4][1]/CK (0.9374 0.9461) 

REG_FILE_INST/regArr_reg[1][1]/CK (0.9408 0.9495) 

REG_FILE_INST/regArr_reg[3][1]/CK (0.9409 0.9496) 

REG_FILE_INST/regArr_reg[4][2]/CK (0.9409 0.9496) 

REG_FILE_INST/regArr_reg[1][6]/CK (0.9405 0.9492) 

REG_FILE_INST/regArr_reg[0][2]/CK (0.9417 0.9507) 

REG_FILE_INST/regArr_reg[14][1]/CK (0.9422 0.9512) 

REG_FILE_INST/regArr_reg[15][1]/CK (0.9422 0.9512) 

REG_FILE_INST/regArr_reg[1][2]/CK (0.9419 0.9509) 

REG_FILE_INST/regArr_reg[3][4]/CK (0.9417 0.9507) 

REG_FILE_INST/regArr_reg[3][3]/CK (0.9418 0.9508) 

REG_FILE_INST/regArr_reg[3][2]/CK (0.9416 0.9506) 

REG_FILE_INST/regArr_reg[1][4]/CK (0.9423 0.9513) 

REG_FILE_INST/regArr_reg[1][3]/CK (0.9421 0.9511) 

REG_FILE_INST/regArr_reg[13][2]/CK (0.9421 0.9511) 

REG_FILE_INST/regArr_reg[13][1]/CK (0.9417 0.9507) 

REG_FILE_INST/regArr_reg[12][2]/CK (0.9422 0.9512) 

REG_FILE_INST/regArr_reg[12][1]/CK (0.9419 0.9509) 

REG_FILE_INST/regArr_reg[12][0]/CK (0.9419 0.9509) 

REG_FILE_INST/regArr_reg[0][7]/CK (0.9422 0.9512) 

REG_FILE_INST/regArr_reg[0][4]/CK (0.9423 0.9513) 

REG_FILE_INST/regArr_reg[0][3]/CK (0.9421 0.9511) 

REG_FILE_INST/regArr_reg[0][1]/CK (0.9416 0.9506) 

REG_FILE_INST/regArr_reg[0][5]/CK (0.9408 0.9496) 

REG_FILE_INST/regArr_reg[15][2]/CK (0.9422 0.951) 

REG_FILE_INST/regArr_reg[0][6]/CK (0.9407 0.9495) 

REG_FILE_INST/regArr_reg[3][5]/CK (0.9406 0.9494) 

RST_SYNC1_INST/FFs_reg[1]/CK (0.9412 0.95) 

RST_SYNC1_INST/FFs_reg[0]/CK (0.9412 0.95) 

REG_FILE_INST/regArr_reg[13][0]/CK (0.9417 0.9505) 

REG_FILE_INST/regArr_reg[14][0]/CK (0.9421 0.9509) 

REG_FILE_INST/regArr_reg[14][7]/CK (0.9422 0.951) 

REG_FILE_INST/regArr_reg[15][0]/CK (0.942 0.9508) 

REG_FILE_INST/regArr_reg[3][0]/CK (0.9421 0.9509) 

REG_FILE_INST/regArr_reg[3][6]/CK (0.9413 0.9501) 

REG_FILE_INST/regArr_reg[15][7]/CK (0.9422 0.951) 

REG_FILE_INST/regArr_reg[3][7]/CK (0.9418 0.9506) 

CLK_ALU__L2_I0/A (0.7529 0.7236) 
CLK_ALU__L2_I0/Y (0.8905 0.8719) load=0.0370574(pf) 

CLK_ALU__L3_I0/A (0.891 0.8724) 
CLK_ALU__L3_I0/Y (0.9287 0.9499) load=0.0473557(pf) 

ALU_INST/OUT_VALID_reg/CK (0.9296 0.9508) 

ALU_INST/ALU_OUT_reg[14]/CK (0.9296 0.9508) 

ALU_INST/ALU_OUT_reg[15]/CK (0.9295 0.9507) 

ALU_INST/ALU_OUT_reg[13]/CK (0.9296 0.9508) 

ALU_INST/ALU_OUT_reg[7]/CK (0.9293 0.9505) 

ALU_INST/ALU_OUT_reg[9]/CK (0.9296 0.9508) 

ALU_INST/ALU_OUT_reg[8]/CK (0.9296 0.9508) 

ALU_INST/ALU_OUT_reg[11]/CK (0.9295 0.9507) 

ALU_INST/ALU_OUT_reg[6]/CK (0.9293 0.9505) 

ALU_INST/ALU_OUT_reg[10]/CK (0.9293 0.9505) 

ALU_INST/ALU_OUT_reg[12]/CK (0.9293 0.9505) 

ALU_INST/ALU_OUT_reg[5]/CK (0.9292 0.9504) 

ALU_INST/ALU_OUT_reg[1]/CK (0.9293 0.9505) 

ALU_INST/ALU_OUT_reg[4]/CK (0.9289 0.9501) 

ALU_INST/ALU_OUT_reg[3]/CK (0.9294 0.9506) 

ALU_INST/ALU_OUT_reg[0]/CK (0.9294 0.9506) 

ALU_INST/ALU_OUT_reg[2]/CK (0.9294 0.9506) 

