
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
12       /home/icl5712/GitHub/CE387/Lab4/sv/fifo.sv (N/A, 2025-02-08 23:58:07)
13       /home/icl5712/GitHub/CE387/Lab4/sv/grayscale.sv (N/A, 2025-02-08 23:58:07)
14       /home/icl5712/GitHub/CE387/Lab4/sv/sobel.sv (N/A, 2025-02-09 00:17:53)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
1        work.fifo.verilog may have changed because the following files changed:
                        /home/icl5712/GitHub/CE387/Lab4/sv/fifo.sv (N/A, 2025-02-08 23:58:07) <-- (module definition)
2        work.grayscale.verilog may have changed because the following files changed:
                        /home/icl5712/GitHub/CE387/Lab4/sv/grayscale.sv (N/A, 2025-02-08 23:58:07) <-- (module definition)
3        work.sobel.verilog may have changed because the following files changed:
                        /home/icl5712/GitHub/CE387/Lab4/sv/sobel.sv (N/A, 2025-02-09 00:17:53) <-- (module definition)

*******************************************************************
Unmodified files: 12
FID:  path (timestamp)
0        /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (2025-02-09 01:52:15)
1        /home/icl5712/GitHub/CE387/Lab4/sv/sobel_top.sv (2025-02-09 00:17:48)
2        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
3        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
4        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 1
MID:  lib.cell.view
0        work.sobel_top.verilog
