Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\display7.v" into library work
Parsing module <display7>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_750hz.v" into library work
Parsing module <clock_750hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_50hz.v" into library work
Parsing module <clock_50hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_2hz.v" into library work
Parsing module <clock_2hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_1hz.v" into library work
Parsing module <clock_1hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clk_500hz.v" into library work
Parsing module <clk_500hz>.
Analyzing Verilog file "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch>.

Elaborating module <clock_2hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_2hz.v" Line 45: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clock_1hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_1hz.v" Line 42: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <clock_50hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_50hz.v" Line 44: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <clk_500hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clk_500hz.v" Line 44: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <clock_750hz>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_750hz.v" Line 44: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <display7>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 116: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 120: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 124: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 128: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 143: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 147: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 156: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 160: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 173: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 178: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 183: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 188: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 205: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 210: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 215: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v" Line 220: Result of 32-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\stopwatch.v".
    Found 4-bit register for signal <tens_seconds>.
    Found 4-bit register for signal <ones_minutes>.
    Found 4-bit register for signal <tens_minutes>.
    Found 32-bit register for signal <an_index>.
    Found 4-bit register for signal <seg_number>.
    Found 2-bit register for signal <an_number>.
    Found 32-bit register for signal <an_toggle>.
    Found 32-bit register for signal <pauseOn>.
    Found 4-bit register for signal <ones_seconds>.
    Found 32-bit subtractor for signal <an_toggle[31]_unary_minus_72_OUT> created at line 200.
    Found 32-bit subtractor for signal <GND_1_o_unary_minus_74_OUT> created at line 200.
    Found 4-bit adder for signal <ones_minutes[3]_GND_1_o_add_31_OUT> created at line 143.
    Found 4-bit adder for signal <tens_minutes[3]_GND_1_o_add_33_OUT> created at line 147.
    Found 4-bit adder for signal <ones_seconds[3]_GND_1_o_add_38_OUT> created at line 156.
    Found 4-bit adder for signal <tens_seconds[3]_GND_1_o_add_40_OUT> created at line 160.
    Found 32-bit adder for signal <an_toggle[31]_GND_1_o_add_82_OUT> created at line 228.
    Found 4-bit 4-to-1 multiplexer for signal <_n0174> created at line 201.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <clock_2hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_2hz.v".
    Found 1-bit register for signal <clk_2hz>.
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter[25]_GND_2_o_add_2_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <clock_2hz> synthesized.

Synthesizing Unit <clock_1hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_1hz.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_3_o_add_2_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clock_1hz> synthesized.

Synthesizing Unit <clock_50hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_50hz.v".
    Found 1-bit register for signal <clk_50hz>.
    Found 21-bit register for signal <counter>.
    Found 21-bit adder for signal <counter[20]_GND_4_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <clock_50hz> synthesized.

Synthesizing Unit <clk_500hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clk_500hz.v".
    Found 1-bit register for signal <clk_500hz>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_5_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clk_500hz> synthesized.

Synthesizing Unit <clock_750hz>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\clock_750hz.v".
    Found 1-bit register for signal <clk_750hz>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_6_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clock_750hz> synthesized.

Synthesizing Unit <display7>.
    Related source file is "C:\Users\152\Desktop\Alfred_Maya_Lab3\LAB3\display7.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit Read Only RAM for signal <an>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <display7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 12
 18-bit adder                                          : 2
 21-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 4
# Registers                                            : 19
 1-bit register                                        : 5
 18-bit register                                       : 2
 2-bit register                                        : 1
 21-bit register                                       : 1
 26-bit register                                       : 1
 27-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 5
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 29
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <pauseOn_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clk_500hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_500hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_1hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_1hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_2hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_2hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_50hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_50hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_750hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_750hz> synthesized (advanced).

Synthesizing (advanced) Unit <display7>.
INFO:Xst:3231 - The small RAM <Mram_an> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <an_number>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <display7> synthesized (advanced).

Synthesizing (advanced) Unit <stopwatch>.
The following registers are absorbed into counter <an_toggle>: 1 register on signal <an_toggle>.
Unit <stopwatch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 6
 32-bit subtractor                                     : 2
 4-bit adder                                           : 4
# Counters                                             : 6
 18-bit up counter                                     : 2
 21-bit up counter                                     : 1
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Multiplexers                                         : 33
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 29
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <pauseOn_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pauseOn_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <an_index_2> in Unit <stopwatch> is equivalent to the following 29 FFs/Latches, which will be removed : <an_index_3> <an_index_4> <an_index_5> <an_index_6> <an_index_7> <an_index_8> <an_index_9> <an_index_10> <an_index_11> <an_index_12> <an_index_13> <an_index_14> <an_index_15> <an_index_16> <an_index_17> <an_index_18> <an_index_19> <an_index_20> <an_index_21> <an_index_22> <an_index_23> <an_index_24> <an_index_25> <an_index_26> <an_index_27> <an_index_28> <an_index_29> <an_index_30> <an_index_31> 

Optimizing unit <stopwatch> ...
WARNING:Xst:1293 - FF/Latch <tens_seconds_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tens_minutes_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 171
 Flip-Flops                                            : 171

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 631
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 136
#      LUT2                        : 55
#      LUT3                        : 10
#      LUT4                        : 31
#      LUT5                        : 20
#      LUT6                        : 85
#      MUXCY                       : 137
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 171
#      FD                          : 118
#      FDE                         : 53
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             171  out of  18224     0%  
 Number of Slice LUTs:                  345  out of   9112     3%  
    Number used as Logic:               345  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    345
   Number with an unused Flip Flop:     174  out of    345    50%  
   Number with an unused LUT:             0  out of    345     0%  
   Number of fully used LUT-FF pairs:   171  out of    345    49%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 171   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.964ns (Maximum Frequency: 252.296MHz)
   Minimum input arrival time before clock: 4.678ns
   Maximum output required time after clock: 4.859ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.964ns (frequency: 252.296MHz)
  Total number of paths / destination ports: 4844 / 224
-------------------------------------------------------------------------
Delay:               3.964ns (Levels of Logic = 3)
  Source:            clock_2/counter_8 (FF)
  Destination:       clock_2/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_2/counter_8 to clock_2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  clock_2/counter_8 (clock_2/counter_8)
     LUT6:I0->O            2   0.203   0.864  clock_2/counter[25]_PWR_2_o_equal_2_o<25>4 (clock_2/counter[25]_PWR_2_o_equal_2_o<25>3)
     LUT6:I2->O           14   0.203   0.958  clock_2/counter[25]_PWR_2_o_equal_2_o<25>5 (clock_2/counter[25]_PWR_2_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  clock_2/counter_0_rstpot (clock_2/counter_0_rstpot)
     FD:D                      0.102          clock_2/counter_0
    ----------------------------------------
    Total                      3.964ns (1.160ns logic, 2.804ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 116 / 68
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 3)
  Source:            sw<1> (PAD)
  Destination:       tens_seconds_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<1> to tens_seconds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.302  sw_1_IBUF (sw_1_IBUF)
     LUT5:I0->O            7   0.203   0.774  Mmux_tens_seconds[3]_tens_seconds[3]_mux_54_OUT411 (Mmux_tens_seconds[3]_tens_seconds[3]_mux_54_OUT41)
     LUT6:I5->O            3   0.205   0.650  _n0212_inv1 (_n0212_inv)
     FDE:CE                    0.322          tens_seconds_0
    ----------------------------------------
    Total                      4.678ns (1.952ns logic, 2.726ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 41 / 12
-------------------------------------------------------------------------
Offset:              4.859ns (Levels of Logic = 2)
  Source:            an_number_0 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      clk rising

  Data Path: an_number_0 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.059  an_number_0 (an_number_0)
     LUT5:I0->O            1   0.203   0.579  segmentDisplay/Mmux_seg<7>11 (seg_7_OBUF)
     OBUF:I->O                 2.571          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      4.859ns (3.221ns logic, 1.638ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.964|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.13 secs
 
--> 

Total memory usage is 259400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   89 (   0 filtered)
Number of infos    :    2 (   0 filtered)

