[INF:CM0023] Creating log file ../../build/regression/OneClock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] tb.v:2:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] tb.v:2:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:2:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneClock/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneClock/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneClock/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb), id:21
|vpiName:work@tb
|uhdmallModules:
\_module: work@tb (work@tb), id:22 tb.v:2:1: , endln:19:10, parent:work@tb, parID:21
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), id:23, line:3:7, endln:3:10, parent:work@tb, parID:22
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb (work@tb), id:22 tb.v:2:1: , endln:19:10, parent:work@tb, parID:21
  |vpiParent:
  \_design: (work@tb), id:21
  |vpiProcess:
  \_initial: , id:0, line:5:3, endln:8:6, parent:work@tb, parID:22
    |vpiStmt:
    \_begin: (work@tb), id:1, line:5:11, endln:8:6, parID:0
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , id:0, line:5:3, endln:8:6, parent:work@tb, parID:22
      |vpiStmt:
      \_sys_func_call: ($monitor), id:2, line:6:5, endln:6:43, parent:work@tb, parID:1
        |vpiArgument:
        \_constant: , id:3, line:6:14, endln:6:32, parent:$monitor, parID:2
          |vpiDecompile:@%0dns clk = %0d
          |vpiSize:16
          |STRING:@%0dns clk = %0d
          |vpiParent:
          \_sys_func_call: ($monitor), id:2, line:6:5, endln:6:43, parent:work@tb, parID:1
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), id:4, line:6:33, endln:6:38, parent:$monitor, parID:2
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), id:2, line:6:5, endln:6:43, parent:work@tb, parID:1
        |vpiArgument:
        \_ref_obj: (work@tb.clk), id:5, line:6:39, endln:6:42, parent:$monitor, parID:2
          |vpiParent:
          \_sys_func_call: ($monitor), id:2, line:6:5, endln:6:43, parent:work@tb, parID:1
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:20, line:3:7, endln:3:10, parent:work@tb, parID:24
            |vpiTypespec:
            \_logic_typespec: , id:19, line:3:3, endln:3:6
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiNetType:48
            |vpiParent:
            \_module: work@tb (work@tb), id:24 tb.v:2:1: , endln:19:10
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@tb), id:1, line:5:11, endln:8:6, parID:0
      |vpiStmt:
      \_delay_control: , id:6, line:7:5, endln:7:9, parent:work@tb, parID:1
        |vpiParent:
        \_begin: (work@tb), id:1, line:5:11, endln:8:6, parID:0
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), id:7, line:7:10, endln:7:19, parID:6
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , id:6, line:7:5, endln:7:9, parent:work@tb, parID:1
    |vpiParent:
    \_module: work@tb (work@tb), id:22 tb.v:2:1: , endln:19:10, parent:work@tb, parID:21
  |vpiProcess:
  \_initial: , id:8, line:10:3, endln:13:6, parent:work@tb, parID:22
    |vpiStmt:
    \_begin: (work@tb), id:9, line:11:3, endln:13:6, parID:8
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , id:8, line:10:3, endln:13:6, parent:work@tb, parID:22
      |vpiStmt:
      \_assignment: , id:12, line:12:5, endln:12:12, parent:work@tb, parID:9
        |vpiParent:
        \_begin: (work@tb), id:9, line:11:3, endln:13:6, parID:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , id:11, line:12:11, endln:12:12, parID:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , id:12, line:12:5, endln:12:12, parent:work@tb, parID:9
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), id:10, line:12:5, endln:12:8, parent:work@tb, parID:9
          |vpiParent:
          \_begin: (work@tb), id:9, line:11:3, endln:13:6, parID:8
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:20, line:3:7, endln:3:10, parent:work@tb, parID:24
    |vpiParent:
    \_module: work@tb (work@tb), id:22 tb.v:2:1: , endln:19:10, parent:work@tb, parID:21
  |vpiProcess:
  \_always: , id:13, line:15:3, endln:16:19, parent:work@tb, parID:22
    |vpiStmt:
    \_delay_control: , id:14, line:16:5, endln:16:7, parID:13
      |vpiParent:
      \_always: , id:13, line:15:3, endln:16:19, parent:work@tb, parID:22
      |#5
      |vpiStmt:
      \_assignment: , id:18, line:16:8, endln:16:18, parID:14
        |vpiParent:
        \_delay_control: , id:14, line:16:5, endln:16:7, parID:13
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , id:16, line:16:14, endln:16:18, parID:14
          |vpiParent:
          \_delay_control: , id:14, line:16:5, endln:16:7, parID:13
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), id:17, line:16:15, endln:16:18, parID:16
            |vpiParent:
            \_operation: , id:16, line:16:14, endln:16:18, parID:14
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), id:20, line:3:7, endln:3:10, parent:work@tb, parID:24
        |vpiLhs:
        \_ref_obj: (work@tb.clk), id:15, line:16:8, endln:16:11, parID:14
          |vpiParent:
          \_delay_control: , id:14, line:16:5, endln:16:7, parID:13
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), id:20, line:3:7, endln:3:10, parent:work@tb, parID:24
    |vpiParent:
    \_module: work@tb (work@tb), id:22 tb.v:2:1: , endln:19:10, parent:work@tb, parID:21
    |vpiAlwaysType:1
|uhdmtopModules:
\_module: work@tb (work@tb), id:24 tb.v:2:1: , endln:19:10
  |vpiName:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), id:20, line:3:7, endln:3:10, parent:work@tb, parID:24
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneClock/tb.v | ${SURELOG_DIR}/build/regression/OneClock/roundtrip/tb_000.v | 2 | 19 | 

