# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_NANO_SoC_GHRD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/edge_detect {C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/edge_detect/altera_edge_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:37 on Jan 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/edge_detect" C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/edge_detect/altera_edge_detector.v 
# -- Compiling module altera_edge_detector
# 
# Top level modules:
# 	altera_edge_detector
# End time: 12:27:37 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/debounce {C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/debounce/debounce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:37 on Jan 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/debounce" C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/debounce/debounce.v 
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# End time: 12:27:37 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/IGBT_Pulse_Controller {C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/IGBT_Pulse_Controller/IGBT_Pulse_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:37 on Jan 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/IGBT_Pulse_Controller" C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/IGBT_Pulse_Controller/IGBT_Pulse_Controller.v 
# -- Compiling module IGBT_Pulse_Controller
# 
# Top level modules:
# 	IGBT_Pulse_Controller
# End time: 12:27:37 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/altsource_probe {C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/altsource_probe/hps_reset.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:37 on Jan 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/altsource_probe" C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/ip/altsource_probe/hps_reset.v 
# -- Compiling module hps_reset
# 
# Top level modules:
# 	hps_reset
# End time: 12:27:37 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0 {C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/de10_nano_soc_ghrd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:37 on Jan 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0" C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/de10_nano_soc_ghrd.v 
# -- Compiling module DE10_NANO_SoC_GHRD
# ** Error: (vlog-13069) C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/de10_nano_soc_ghrd.v(203): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 12:27:37 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE10_NANO_SoC_GHRD_run_msim_rtl_verilog.do line 12
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0 {C:/Users/chenc/Google_Drive/Weinberg/FPGA..."
vsim arriaii_hssi.arriaii_hssi_aux_clock_div
# vsim arriaii_hssi.arriaii_hssi_aux_clock_div 
# Start time: 12:27:59 on Jan 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading arriaii_hssi.arriaii_hssi_aux_clock_div(clock_div_arch)
# End time: 12:28:05 on Jan 31,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
