
---------- Begin Simulation Statistics ----------
final_tick                                 7935637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40311                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810752                       # Number of bytes of host memory used
host_op_rate                                    76482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.07                       # Real time elapsed on the host
host_tick_rate                               31989107                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007936                       # Number of seconds simulated
sim_ticks                                  7935637500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11543134                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6967655                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973115                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.587128                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.587128                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    480086                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   264368                       # number of floating regfile writes
system.cpu.idleCycles                         1499088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               200889                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2401020                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.444398                       # Inst execution rate
system.cpu.iew.exec_refs                      4675877                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1734815                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  908213                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3178370                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1490                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16090                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1906911                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24730158                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2941062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            301042                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22924440                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6226                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                425650                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 173730                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                434902                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3823                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       149607                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          51282                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25647632                       # num instructions consuming a value
system.cpu.iew.wb_count                      22713013                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634052                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16261921                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.431077                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22820718                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32870040                       # number of integer regfile reads
system.cpu.int_regfile_writes                18092923                       # number of integer regfile writes
system.cpu.ipc                               0.630069                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.630069                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            378946      1.63%      1.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17906951     77.10%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14104      0.06%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6365      0.03%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18201      0.08%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3735      0.02%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35653      0.15%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23004      0.10%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60447      0.26%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3941      0.02%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              10      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              79      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2882804     12.41%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1571915      6.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124729      0.54%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         194456      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23225483                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  515600                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1000949                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       465409                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             754136                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      313396                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013494                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  244641     78.06%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    763      0.24%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    379      0.12%     78.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   146      0.05%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   44      0.01%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17006      5.43%     83.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19551      6.24%     90.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23522      7.51%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7336      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22644333                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60165681                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22247604                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29736643                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24724842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23225483                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5316                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5757033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30081                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3322                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6343323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14372188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7863021     54.71%     54.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1209795      8.42%     63.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1136619      7.91%     71.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1115286      7.76%     78.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              945860      6.58%     85.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              787811      5.48%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              712394      4.96%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              411483      2.86%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              189919      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14372188                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463366                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            158101                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           217759                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3178370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1906911                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10099286                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15871276                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          126290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       377313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       755957                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            151                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3039399                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2305561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201856                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1258148                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1125364                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.446075                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  170061                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                327                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          172811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58605                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           114206                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        28253                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5669070                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            166395                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13537205                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.401553                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.370238                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8289108     61.23%     61.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1442632     10.66%     71.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          748344      5.53%     77.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1096502      8.10%     85.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          430055      3.18%     88.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          243898      1.80%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          173005      1.28%     91.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142739      1.05%     92.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          970922      7.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13537205                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973115                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761633                       # Number of memory references committed
system.cpu.commit.loads                       2352567                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110702                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664120                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879159     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315696     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973115                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        970922                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3956253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3956253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3974935                       # number of overall hits
system.cpu.dcache.overall_hits::total         3974935                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       143779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144850                       # number of overall misses
system.cpu.dcache.overall_misses::total        144850                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3766482995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3766482995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3766482995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3766482995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4100032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4100032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4119785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4119785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26196.336009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26196.336009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26002.644080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26002.644080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          544                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.277447                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   181.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64482                       # number of writebacks
system.cpu.dcache.writebacks::total             64482                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54558                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89828                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89828                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2181078496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2181078496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2206765496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2206765496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021761                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021761                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021804                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24445.797469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24445.797469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24566.566060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24566.566060                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2569777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2569777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2805083500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2805083500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2690861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2690861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23166.425787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23166.425787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1254369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18619.663639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18619.663639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386476                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386476                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    961399495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    961399495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42361.731439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42361.731439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    926708996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    926708996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42406.488629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42406.488629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18682                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18682                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1071                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1071                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054220                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054220                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          607                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          607                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25687000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25687000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42317.957166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42317.957166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.844616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4064916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.337006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.844616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8329230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8329230                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7408816                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2672185                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3909184                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                208273                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 173730                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1121725                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 37316                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26196018                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                162590                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2939975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1735208                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12705                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1959                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7780532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14335039                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3039399                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1354030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6366571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  420966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1854                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12540                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2249245                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                109716                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14372188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.900696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.132112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9958642     69.29%     69.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   219923      1.53%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   274308      1.91%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   280719      1.95%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   386544      2.69%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   342623      2.38%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   270557      1.88%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   287146      2.00%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2351726     16.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14372188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191503                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.903206                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1942290                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1942290                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1942290                       # number of overall hits
system.cpu.icache.overall_hits::total         1942290                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       306949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         306949                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       306949                       # number of overall misses
system.cpu.icache.overall_misses::total        306949                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4834867996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4834867996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4834867996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4834867996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2249239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2249239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2249239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2249239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15751.372365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15751.372365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15751.372365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15751.372365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4925                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.401235                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       288154                       # number of writebacks
system.cpu.icache.writebacks::total            288154                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18122                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       288827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       288827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       288827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       288827                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4281607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4281607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4281607499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4281607499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128411                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128411                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128411                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128411                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14824.124819                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14824.124819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14824.124819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14824.124819                       # average overall mshr miss latency
system.cpu.icache.replacements                 288154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1942290                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1942290                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       306949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        306949                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4834867996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4834867996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2249239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2249239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15751.372365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15751.372365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       288827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       288827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4281607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4281607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14824.124819                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14824.124819                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.540072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2231117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            288827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.724752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.540072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4787305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4787305                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2251799                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32375                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      216615                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  825800                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3823                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 497845                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6080                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7935637500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 173730                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7551991                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1555275                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4740                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3954549                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1131903                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25690436                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13295                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 165837                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17289                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 915885                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28582869                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63350881                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37716606                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    560577                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459475                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7123369                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     113                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    732242                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37154804                       # The number of ROB reads
system.cpu.rob.writes                        50123525                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973115                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               276096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71312                       # number of demand (read+write) hits
system.l2.demand_hits::total                   347408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              276096                       # number of overall hits
system.l2.overall_hits::.cpu.data               71312                       # number of overall hits
system.l2.overall_hits::total                  347408                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18348                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30895                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12547                       # number of overall misses
system.l2.overall_misses::.cpu.data             18348                       # number of overall misses
system.l2.overall_misses::total                 30895                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    921942500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1309006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2230948500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    921942500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1309006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2230948500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           288643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               378303                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          288643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              378303                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73479.118514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71343.252671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72210.665156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73479.118514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71343.252671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72210.665156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9938                       # number of writebacks
system.l2.writebacks::total                      9938                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    793951750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1121698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1915650250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    793951750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1121698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1915650250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081667                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63278.213916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61134.646828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62005.186923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63278.213916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61134.646828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62005.186923                       # average overall mshr miss latency
system.l2.replacements                          22801                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       288068                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           288068                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       288068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       288068                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              168                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  168                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              168                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10467                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11259                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    781024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     781024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69368.904876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69368.904876                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665936750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665936750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59147.060130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59147.060130                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         276096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             276096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    921942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    921942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       288643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         288643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73479.118514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73479.118514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    793951750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    793951750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63278.213916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63278.213916                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    527981500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    527981500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74478.981521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74478.981521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    455761750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    455761750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64291.402172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64291.402172                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7921.565830                       # Cycle average of tags in use
system.l2.tags.total_refs                      755641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.381022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.474187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3632.116544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4266.975100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.520871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6076353                       # Number of tag accesses
system.l2.tags.data_accesses                  6076353                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000968576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9335                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9938                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30895                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9938                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.415000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.331562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.306918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           596     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              441     73.50%     73.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.67%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135     22.50%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           600                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1977280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               636032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    249.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7934998000                       # Total gap between requests
system.mem_ctrls.avgGap                     194328.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       803008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1171328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       635072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101190106.024878278375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147603516.415662884712                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80027849.054345026612                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12547                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9938                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    379895500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    516663250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 183258438500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30277.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28159.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18440172.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       803008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1174272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1977280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       803008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       803008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       636032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       636032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18348                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30895                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9938                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9938                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101190106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147974501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        249164607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101190106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101190106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80148822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80148822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80148822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101190106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147974501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       329313429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30849                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9923                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          747                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               318140000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          896558750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10312.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29062.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23031                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6071                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.18                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.632373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.960271                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.280813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5115     43.85%     43.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3296     28.26%     72.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1169     10.02%     82.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          602      5.16%     87.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          371      3.18%     90.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          229      1.96%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          154      1.32%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           93      0.80%     94.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          635      5.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1974336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             635072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              248.793622                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.027849                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41918940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22276650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114582720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24690600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2181933210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1209867360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4221587640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.978387                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3123366750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4547330750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41404860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21988230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      105679140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27107460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2251236090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1151507040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4225240980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.438759                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2971729000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4698968500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9938                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12765                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11259                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2613312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2613312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2613312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30895                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23337500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38618750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            356761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       288154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        288827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       865624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       268804                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1134428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     36915008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9865088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46780096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22985                       # Total snoops (count)
system.tol2bus.snoopTraffic                    647808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           401456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047032                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 400566     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    890      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             401456                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7935637500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          730614500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         433328823                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134631884                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
