

================================================================
== Vitis HLS Report for 'qubit_processor_fixed'
================================================================
* Date:           Sun Aug 10 02:13:37 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        qubit_state_visualizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.077 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%in_beta_imag_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_beta_imag" [qubit_state_visualizer/core.cpp:17]   --->   Operation 8 'read' 'in_beta_imag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%in_beta_real_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_beta_real" [qubit_state_visualizer/core.cpp:17]   --->   Operation 9 'read' 'in_beta_real_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%in_alpha_imag_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_alpha_imag" [qubit_state_visualizer/core.cpp:17]   --->   Operation 10 'read' 'in_alpha_imag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%in_alpha_real_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_alpha_real" [qubit_state_visualizer/core.cpp:17]   --->   Operation 11 'read' 'in_alpha_real_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%operation_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %operation" [qubit_state_visualizer/core.cpp:17]   --->   Operation 12 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %in_alpha_real_read"   --->   Operation 13 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %in_beta_real_read"   --->   Operation 14 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln1347_1, i17 %sext_ln1347"   --->   Operation 15 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %in_alpha_imag_read"   --->   Operation 16 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i16 %in_beta_imag_read"   --->   Operation 17 'sext' 'sext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.07ns)   --->   "%ret_V_1 = add i17 %sext_ln1347_3, i17 %sext_ln1347_2"   --->   Operation 18 'add' 'ret_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %sext_ln1347, i17 %sext_ln1347_1"   --->   Operation 19 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %sext_ln1347_2, i17 %sext_ln1347_3"   --->   Operation 20 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.95ns)   --->   "%icmp_ln49 = icmp_eq  i2 %operation_read, i2 2" [qubit_state_visualizer/core.cpp:49]   --->   Operation 21 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln49_1 = icmp_eq  i2 %operation_read, i2 0" [qubit_state_visualizer/core.cpp:49]   --->   Operation 22 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln49_2 = icmp_eq  i2 %operation_read, i2 1" [qubit_state_visualizer/core.cpp:49]   --->   Operation 23 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.97ns)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49_2" [qubit_state_visualizer/core.cpp:49]   --->   Operation 24 'or' 'or_ln49' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i17 %ret_V"   --->   Operation 25 'sext' 'sext_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 26 [4/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 26 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i17 %ret_V_1"   --->   Operation 27 'sext' 'sext_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 28 [4/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 28 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i17 %ret_V_2"   --->   Operation 29 'sext' 'sext_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 30 [4/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 30 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i17 %ret_V_3"   --->   Operation 31 'sext' 'sext_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 32 [4/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 32 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 33 [3/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 33 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [3/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 34 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [3/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 35 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [3/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 36 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 37 [2/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 37 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [2/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 38 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [2/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 39 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [2/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 40 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 41 [1/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 41 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 42 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 43 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 44 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.80>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [qubit_state_visualizer/core.cpp:31]   --->   Operation 45 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [qubit_state_visualizer/core.cpp:16]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %operation"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_alpha_real"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_alpha_imag"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_beta_real"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_beta_imag"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_alpha_real"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_alpha_imag"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_beta_real"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_beta_imag"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specresourcelimit_ln44 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_10, void @empty_12, void @empty_12, void @empty_12" [qubit_state_visualizer/core.cpp:44]   --->   Operation 75 'specresourcelimit' 'specresourcelimit_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270, i32 13, i32 28"   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_i)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_1, i32 13, i32 28"   --->   Operation 77 'partselect' 'trunc_ln818_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_2, i32 13, i32 28"   --->   Operation 78 'partselect' 'trunc_ln818_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_i)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_3, i32 13, i32 28"   --->   Operation 79 'partselect' 'trunc_ln818_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_i)   --->   "%select_ln49 = select i1 %icmp_ln49, i16 %trunc_ln818_3, i16 %in_alpha_imag_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 80 'select' 'select_ln49' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_beta_i = select i1 %or_ln49, i16 0, i16 %select_ln49" [qubit_state_visualizer/core.cpp:49]   --->   Operation 81 'select' 'temp_out_beta_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%select_ln49_2 = select i1 %icmp_ln49_2, i16 8192, i16 0" [qubit_state_visualizer/core.cpp:49]   --->   Operation 82 'select' 'select_ln49_2' <Predicate = (or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%select_ln49_3 = select i1 %icmp_ln49, i16 %trunc_ln818_2, i16 %in_alpha_real_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 83 'select' 'select_ln49_3' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_beta_r = select i1 %or_ln49, i16 %select_ln49_2, i16 %select_ln49_3" [qubit_state_visualizer/core.cpp:49]   --->   Operation 84 'select' 'temp_out_beta_r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_i)   --->   "%select_ln49_5 = select i1 %icmp_ln49, i16 %trunc_ln818_1, i16 %in_beta_imag_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 85 'select' 'select_ln49_5' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_alpha_i = select i1 %or_ln49, i16 0, i16 %select_ln49_5" [qubit_state_visualizer/core.cpp:49]   --->   Operation 86 'select' 'temp_out_alpha_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%select_ln49_7 = select i1 %icmp_ln49_2, i16 0, i16 8192" [qubit_state_visualizer/core.cpp:49]   --->   Operation 87 'select' 'select_ln49_7' <Predicate = (or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%select_ln49_8 = select i1 %icmp_ln49, i16 %trunc_ln, i16 %in_beta_real_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 88 'select' 'select_ln49_8' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_alpha_r = select i1 %or_ln49, i16 %select_ln49_7, i16 %select_ln49_8" [qubit_state_visualizer/core.cpp:49]   --->   Operation 89 'select' 'temp_out_alpha_r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_alpha_real, i16 %temp_out_alpha_r" [qubit_state_visualizer/core.cpp:84]   --->   Operation 90 'write' 'write_ln84' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 91 [1/1] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_alpha_imag, i16 %temp_out_alpha_i" [qubit_state_visualizer/core.cpp:85]   --->   Operation 91 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 92 [1/1] (1.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_beta_real, i16 %temp_out_beta_r" [qubit_state_visualizer/core.cpp:86]   --->   Operation 92 'write' 'write_ln86' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 93 [1/1] (1.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_beta_imag, i16 %temp_out_beta_i" [qubit_state_visualizer/core.cpp:87]   --->   Operation 93 'write' 'write_ln87' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [qubit_state_visualizer/core.cpp:88]   --->   Operation 94 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('in_beta_imag_read', qubit_state_visualizer/core.cpp:17) on port 'in_beta_imag' (qubit_state_visualizer/core.cpp:17) [40]  (1 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'add' operation ('ret.V') [48]  (2.08 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [50]  (1.87 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [50]  (1.87 ns)

 <State 5>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [50]  (1.87 ns)

 <State 6>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [50]  (1.87 ns)

 <State 7>: 1.81ns
The critical path consists of the following:
	'select' operation ('select_ln49_8', qubit_state_visualizer/core.cpp:49) [78]  (0 ns)
	'select' operation ('temp_out_alpha_r', qubit_state_visualizer/core.cpp:49) [79]  (0.805 ns)
	s_axi write operation ('write_ln84', qubit_state_visualizer/core.cpp:84) on port 'out_alpha_real' (qubit_state_visualizer/core.cpp:84) [80]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
