("MCsetup_Test:/\tMCsetup_Test 16nm_Tests adexl" (("open" (nil hierarchy "/{16nm_Tests MCsetup_Test adexl }:a"))) nil)("DCache:/\tDCache 16nm schematic" (("open" (nil hierarchy "/{16nm DCache schematic }:a"))) (((-7.825 -5.63125) (7.925 6.59375)) "a" "Schematics" 23))("Compare10_DR_PWR:/\tCompare10_DR_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare10_DR_PWR schematic }:a"))) (((-5.95 -6.65) (8.4875 4.2875)) "a" "Schematics" 13))("Compare10_DR_PWR:/\tCompare10_DR_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm Compare10_DR_PWR symbol }:a"))) (((-0.6875 -1.85) (2.9625 0.925)) "a" "Symbol" 2))("Compare24_DR_PWR:/\tCompare24_DR_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm Compare24_DR_PWR symbol }:a"))) (((0.11875 -0.93125) (2.13125 0.59375)) "a" "Symbol" 2))("Compare24_DR_PWR:/\tCompare24_DR_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare24_DR_PWR schematic }:a"))) (((-6.68125 -4.3375) (0.075 0.78125)) "a" "Schematics" 0))("Compare5_DR_PWR:/\tCompare5_DR_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare5_DR_PWR schematic }:a"))) (((-2.375 -6.7125) (7.25 0.575)) "a" "Schematics" 0))("Compare5_DR_PWR:/\tCompare5_DR_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm Compare5_DR_PWR symbol }:a"))) (((-0.36875 -1.6625) (2.70625 0.675)) "a" "Symbol" 2))("Compare3_DR_PWR:/\tCompare3_DR_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm Compare3_DR_PWR symbol }:a"))) (((-0.18125 -1.35) (2.89375 0.9875)) "a" "Symbol" 2))("Compare3_DR_PWR:/\tCompare3_DR_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm Compare3_DR_PWR schematic }:a"))) (((-9.65625 -11.74375) (9.60625 2.84375)) "a" "Schematics" 0))