INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_add_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_add_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_euclidean_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_euclidean_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_update_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_update_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_euclidean_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_euclidean_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_learning_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_learning_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_lr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_lr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_neighbour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_update_neighbour
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_update_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/isom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/som.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module som
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/to_ieee754.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_ieee754
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom_hamming_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tsom_hamming_dist
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom
INFO: [VRFC 10-2458] undeclared symbol fd, assumed default net type wire [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:675]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_in_middle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_grow_node_in_middle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_grow_node_on_one_side
INFO: [VRFC 10-2458] undeclared symbol add_rpeset, assumed default net type wire [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/gsom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/csom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/fpa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/isom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
