
led.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  10:	e3e01000 	mvn	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	e59f0044 	ldr	r0, [pc, #68]	; 64 <halt+0x4>
  1c:	e3a01005 	mov	r1, #5
  20:	e5801000 	str	r1, [r0]
  24:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  28:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  2c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  30:	e59f0030 	ldr	r0, [pc, #48]	; 68 <halt+0x8>
  34:	e59f1030 	ldr	r1, [pc, #48]	; 6c <halt+0xc>
  38:	e5801000 	str	r1, [r0]
  3c:	e3a01000 	mov	r1, #0
  40:	e5910000 	ldr	r0, [r1]
  44:	e5811000 	str	r1, [r1]
  48:	e5812000 	str	r2, [r1]
  4c:	e1510002 	cmp	r1, r2
  50:	e59fd018 	ldr	sp, [pc, #24]	; 70 <halt+0x10>
  54:	03a0da01 	moveq	sp, #4096	; 0x1000
  58:	05810000 	streq	r0, [r1]
  5c:	eb000014 	bl	b4 <main>

00000060 <halt>:
  60:	eafffffe 	b	60 <halt>
  64:	4c000014 	stcmi	0, cr0, [r0], {20}
  68:	4c000004 	stcmi	0, cr0, [r0], {4}
  6c:	0005c011 	andeq	ip, r5, r1, lsl r0
  70:	40001000 	andmi	r1, r0, r0

00000074 <delay>:
  74:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  78:	e28db000 	add	fp, sp, #0
  7c:	e24dd00c 	sub	sp, sp, #12
  80:	e50b0008 	str	r0, [fp, #-8]
  84:	e51b3008 	ldr	r3, [fp, #-8]
  88:	e3530000 	cmp	r3, #0
  8c:	03a02000 	moveq	r2, #0
  90:	13a02001 	movne	r2, #1
  94:	e20220ff 	and	r2, r2, #255	; 0xff
  98:	e2433001 	sub	r3, r3, #1
  9c:	e50b3008 	str	r3, [fp, #-8]
  a0:	e3520000 	cmp	r2, #0
  a4:	1afffff6 	bne	84 <delay+0x10>
  a8:	e28bd000 	add	sp, fp, #0
  ac:	e8bd0800 	pop	{fp}
  b0:	e12fff1e 	bx	lr

000000b4 <main>:
  b4:	e92d4800 	push	{fp, lr}
  b8:	e28db004 	add	fp, sp, #4
  bc:	e59f305c 	ldr	r3, [pc, #92]	; 120 <main+0x6c>
  c0:	e59f2058 	ldr	r2, [pc, #88]	; 120 <main+0x6c>
  c4:	e5922000 	ldr	r2, [r2]
  c8:	e3c22c3f 	bic	r2, r2, #16128	; 0x3f00
  cc:	e5832000 	str	r2, [r3]
  d0:	e59f3048 	ldr	r3, [pc, #72]	; 120 <main+0x6c>
  d4:	e59f2044 	ldr	r2, [pc, #68]	; 120 <main+0x6c>
  d8:	e5922000 	ldr	r2, [r2]
  dc:	e3822c15 	orr	r2, r2, #5376	; 0x1500
  e0:	e5832000 	str	r2, [r3]
  e4:	e59f3038 	ldr	r3, [pc, #56]	; 124 <main+0x70>
  e8:	e59f2034 	ldr	r2, [pc, #52]	; 124 <main+0x70>
  ec:	e5922000 	ldr	r2, [r2]
  f0:	e3c22070 	bic	r2, r2, #112	; 0x70
  f4:	e5832000 	str	r2, [r3]
  f8:	e59f0028 	ldr	r0, [pc, #40]	; 128 <main+0x74>
  fc:	ebffffdc 	bl	74 <delay>
 100:	e59f301c 	ldr	r3, [pc, #28]	; 124 <main+0x70>
 104:	e59f2018 	ldr	r2, [pc, #24]	; 124 <main+0x70>
 108:	e5922000 	ldr	r2, [r2]
 10c:	e3822070 	orr	r2, r2, #112	; 0x70
 110:	e5832000 	str	r2, [r3]
 114:	e59f000c 	ldr	r0, [pc, #12]	; 128 <main+0x74>
 118:	ebffffd5 	bl	74 <delay>
 11c:	eafffff0 	b	e4 <main+0x30>
 120:	56000050 	undefined instruction 0x56000050
 124:	56000054 	undefined instruction 0x56000054
 128:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8bf8>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
