# Ø´Ø±Ø­ Ø§Ù„Ù€ Common Clock Framework ğŸ•

## Ø¥ÙŠÙ‡ Ù‡Ùˆ Ø§Ù„Ù…ÙˆØ¶ÙˆØ¹ Ø¯Ù‡ Ø£ØµÙ„Ø§Ù‹ØŸ

ØªØ®ÙŠÙ„ Ø¥Ù† Ø§Ù„Ù€ **SoC** (Ø§Ù„Ø´Ø±ÙŠØ­Ø©) Ø§Ù„Ù„ÙŠ ÙÙŠ Ù…ÙˆØ¨Ø§ÙŠÙ„Ùƒ Ø£Ùˆ ÙÙŠ Ø§Ù„Ù€ board Ø¨ØªØ§Ø¹Ùƒ Ø²ÙŠ Ù…Ø¯ÙŠÙ†Ø© ÙƒØ¨ÙŠØ±Ø© ÙÙŠÙ‡Ø§ Ù…ØµØ§Ù†Ø¹ ÙƒØªÙŠØ± (peripherals Ø²ÙŠ USB, I2C, SPI). ÙƒÙ„ Ù…ØµÙ†Ø¹ Ø¯Ù‡ Ù…Ø­ØªØ§Ø¬ ÙƒÙ‡Ø±Ø¨Ø§ Ø¹Ø´Ø§Ù† ÙŠØ´ØªØºÙ„ØŒ ØµØ­ØŸ

Ø§Ù„Ù€ **clock** ÙÙŠ Ø§Ù„Ø¥Ù„ÙƒØªØ±ÙˆÙ†ÙŠØ§Øª Ø²ÙŠ Ø§Ù„ÙƒÙ‡Ø±Ø¨Ø§ Ø¯ÙŠ Ø¨Ø§Ù„Ø¸Ø¨Ø·! ÙƒÙ„ **peripheral** Ù…Ø­ØªØ§Ø¬ **clock signal** Ø¹Ø´Ø§Ù† ÙŠØ´ØªØºÙ„ - ÙŠØ¹Ù†ÙŠ Ø¥Ø´Ø§Ø±Ø© Ø¨ØªÙ†Ø¨Ø¶ Ø¨Ø³Ø±Ø¹Ø© Ù…Ø¹ÙŠÙ†Ø© (Ø²ÙŠ tick-tock-tick-tock) Ø¹Ø´Ø§Ù† Ø§Ù„Ø¯ÙˆØ§Ø¦Ø± ØªØ´ØªØºÙ„.

---

## Ù„ÙŠÙ‡ Ù…Ø­ØªØ§Ø¬ÙŠÙ† Ø§Ù„Ù€ Framework Ø¯Ù‡ØŸ

### Ø§Ù„Ù…Ø´ÙƒÙ„Ø© ğŸ¤”
Ù‚Ø¨Ù„ ÙƒØ¯Ù‡ØŒ ÙƒÙ„ **platform** (ÙŠØ¹Ù†ÙŠ ÙƒÙ„ Ø´Ø±ÙƒØ© Ø²ÙŠ STM Ø£Ùˆ NXP Ø£Ùˆ Rockchip) ÙƒØ§Ù†Øª Ø¨ØªØ¹Ù…Ù„ Ø§Ù„ÙƒÙˆØ¯ Ø¨ØªØ§Ø¹Ù‡Ø§ Ø¨Ø·Ø±ÙŠÙ‚ØªÙ‡Ø§ Ø§Ù„Ø®Ø§ØµØ©. ÙŠØ¹Ù†ÙŠ **code duplication** ÙƒØªÙŠØ± Ø¬Ø¯Ø§Ù‹!

### Ø§Ù„Ø­Ù„ âœ…
Ø§Ù„Ù€ **Common Clock Framework** Ø¬Ø§Ø¡ ÙŠÙ‚ÙˆÙ„: "ÙŠÙ„Ø§ ÙƒÙ„Ù†Ø§ Ù†Ø³ØªØ®Ø¯Ù… Ù†ÙØ³ Ø§Ù„Ø·Ø±ÙŠÙ‚Ø©!"

ÙŠØ¹Ù†ÙŠ Ø¨Ø¯Ù„ Ù…Ø§ ÙƒÙ„ ÙˆØ§Ø­Ø¯ ÙŠØ¹Ù…Ù„ Ø§Ù„Ø¹Ø¬Ù„Ø© Ù…Ù† Ø§Ù„Ø£ÙˆÙ„ØŒ Ù†Ø¹Ù…Ù„ **standard interface** ÙˆØ§Ø­Ø¯ Ù„Ù„ÙƒÙ„.

---

## Ø¥Ø²Ø§ÙŠ Ø§Ù„Ù€ Framework Ø¯Ù‡ Ø´ØºØ§Ù„ØŸ

### Ù…Ù‚Ø³ÙˆÙ… Ù„Ù†ØµÙŠÙ† (Two Halves):

#### **Ø§Ù„Ù†Øµ Ø§Ù„Ø£ÙˆÙ„: Ø§Ù„Ù€ Common Core** ğŸ›ï¸
Ø¯Ù‡ Ù…ÙˆØ¬ÙˆØ¯ ÙÙŠ `drivers/clk/clk.c` ÙˆÙÙŠÙ‡:
- **struct clk_core**: Ø§Ù„Ø¨Ù†ÙŠØ© Ø§Ù„Ø£Ø³Ø§Ø³ÙŠØ© Ø§Ù„Ù„ÙŠ ÙÙŠÙ‡Ø§ Ù…Ø¹Ù„ÙˆÙ…Ø§Øª Ø¹Ù† Ø§Ù„Ù€ clock
  - Ø§Ø³Ù… Ø§Ù„Ù€ clock
  - Ù…ÙŠÙ† Ø§Ù„Ù€ **parent** Ø¨ØªØ§Ø¹Ù‡ (Ø§Ù„Ø£Ø¨)
  - Ø§Ù„Ø³Ø±Ø¹Ø© (rate)
  - Ø¹Ø¯Ø§Ø¯ ÙƒØ§Ù… Ù…Ø±Ø© Ø§ØªØ´ØºÙ„ (enable_count)

ØªØ®ÙŠÙ„Ù‡ Ø²ÙŠ **Ù…Ø¯ÙŠØ± Ø§Ù„Ù…ØµÙ†Ø¹** - Ø¨ÙŠÙ…Ø³Ùƒ Ø§Ù„Ø³Ø¬Ù„Ø§Øª ÙˆØ§Ù„Ø­Ø³Ø§Ø¨Ø§Øª.

#### **Ø§Ù„Ù†Øµ Ø§Ù„ØªØ§Ù†ÙŠ: Ø§Ù„Ù€ Hardware-Specific** âš™ï¸
Ø¯Ù‡ Ø§Ù„ÙƒÙˆØ¯ Ø§Ù„Ù„ÙŠ **Ø§Ù†Øª** Ù‡ØªÙƒØªØ¨Ù‡ Ù„Ù€ platform Ø¨ØªØ§Ø¹Ùƒ! ÙÙŠÙ‡:
- **struct clk_ops**: Ù…Ø¬Ù…ÙˆØ¹Ø© functions Ø¹Ø´Ø§Ù† ØªØªØ­ÙƒÙ… ÙÙŠ Ø§Ù„Ù€ hardware Ø§Ù„Ø­Ù‚ÙŠÙ‚ÙŠ
  - `.enable`: Ø´ØºÙ‘Ù„ Ø§Ù„Ù€ clock
  - `.disable`: Ù‚ÙÙ„ Ø§Ù„Ù€ clock
  - `.set_rate`: ØºÙŠÙ‘Ø± Ø§Ù„Ø³Ø±Ø¹Ø©
  - `.set_parent`: ØºÙŠÙ‘Ø± Ø§Ù„Ø£Ø¨

ØªØ®ÙŠÙ„Ù‡ Ø²ÙŠ **Ø§Ù„Ø¹Ù…Ø§Ù„** Ø§Ù„Ù„ÙŠ Ø¨ÙŠØ´ØªØºÙ„ÙˆØ§ ÙÙŠ Ø§Ù„Ù…ØµÙ†Ø¹ ÙØ¹Ù„Ø§Ù‹.

---

## Ù…Ø«Ø§Ù„ Ø¨Ø³ÙŠØ·: Ø¥Ø²Ø§ÙŠ ØªØ´ØºÙ‘Ù„ ClockØŸ

### 1. Ø§Ù„Ù€ Driver Ø¨ÙŠÙ‚ÙˆÙ„:
```c
clk_enable(clk);  // ÙŠØ§ ÙƒÙˆØ¯ØŒ Ø´ØºÙ‘Ù„ Ø§Ù„Ù€ clock Ø¯Ù‡!
```

### 2. Ø§Ù„Ù€ Framework Ø¨ÙŠØ¹Ù…Ù„:
```
clk_enable() â†’ ÙŠØ¯ÙˆÙ‘Ø± Ø¹Ù„Ù‰ Ø§Ù„Ù€ ops Ø§Ù„Ù…Ù†Ø§Ø³Ø¨Ø©
  â†“
clk_gate_enable() â†’ Ø¯Ù‡ Ø§Ù„ÙƒÙˆØ¯ Ø¨ØªØ§Ø¹Ùƒ Ø§Ù„Ù„ÙŠ Ø¨ÙŠØ´ØªØºÙ„ Ø§Ù„Ù€ hardware
  â†“
clk_gate_set_bit() â†’ Ø¨ÙŠØ±ÙˆØ­ ÙŠÙƒØªØ¨ ÙÙŠ Ø§Ù„Ù€ register ÙˆÙŠÙ‚Ù„Ø¨ Ø§Ù„Ù€ bit
```

ØªØ®ÙŠÙ„Ù‡Ø§ Ø²ÙŠ Ù„Ù…Ø§ Ø¨ØªØ¶ØºØ· Ø¹Ù„Ù‰ **Ù…ÙØªØ§Ø­ Ø§Ù„ÙƒÙ‡Ø±Ø¨Ø§** (enable)ØŒ Ø§Ù„ÙƒÙ‡Ø±Ø¨Ø§ Ø¨ØªÙˆØµÙ„ Ù„Ù„Ù…ØµØ¨Ø§Ø­ (hardware)!

---

## Ø§Ù„Ù€ Structures Ø§Ù„Ù…Ù‡Ù…Ø©

### **struct clk_core** (Ø§Ù„Ù…Ø¯ÙŠØ±)
```c
struct clk_core {
    const char *name;           // Ø§Ø³Ù… Ø§Ù„Ù€ clock (Ù…Ø«Ù„Ø§Ù‹ "usb_clk")
    struct clk_core *parent;    // Ù…ÙŠÙ† Ø§Ù„Ø£Ø¨ØŸ
    unsigned long rate;         // Ø§Ù„Ø³Ø±Ø¹Ø© (frequency)
    struct clk_ops *ops;        // Ø§Ù„Ù€ functions Ø¨ØªØ§Ø¹ØªÙƒ
};
```

### **struct clk_ops** (Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª)
```c
struct clk_ops {
    int (*enable)(struct clk_hw *hw);      // Ø´ØºÙ‘Ù„
    void (*disable)(struct clk_hw *hw);    // Ù‚ÙÙ„
    unsigned long (*recalc_rate)(...);     // Ø§Ø­Ø³Ø¨ Ø§Ù„Ø³Ø±Ø¹Ø©
    int (*set_rate)(...);                  // ØºÙŠÙ‘Ø± Ø§Ù„Ø³Ø±Ø¹Ø©
    int (*set_parent)(...);                // ØºÙŠÙ‘Ø± Ø§Ù„Ø£Ø¨
};
```

---

## Ø§Ù„Ù€ Locking (Ø§Ù„Ø£Ù‚ÙØ§Ù„) ğŸ”’

Ø¹Ø´Ø§Ù† Ù…Ø§ ÙŠØ­ØµÙ„Ø´ **race condition** (Ø§ØªÙ†ÙŠÙ† ÙŠØ´ØªØºÙ„ÙˆØ§ Ø¹Ù„Ù‰ Ù†ÙØ³ Ø§Ù„Ù€ clock ÙÙŠ Ù†ÙØ³ Ø§Ù„ÙˆÙ‚Øª)ØŒ ÙÙŠÙ‡ Ù†ÙˆØ¹ÙŠÙ† Ø£Ù‚ÙØ§Ù„:

### 1. **Enable Lock** (Spinlock) ğŸƒ
- **Ø³Ø±ÙŠØ¹ Ø¬Ø¯Ø§Ù‹**
- ÙŠÙØ³ØªØ®Ø¯Ù… Ù…Ø¹ `.enable` Ùˆ `.disable`
- **Ù…Ù…Ù†ÙˆØ¹ Ø§Ù„Ù†ÙˆÙ…** (can't sleep) Ø¯Ø§Ø®Ù„Ù‡!
- ØªÙ‚Ø¯Ø± ØªØ³ØªØ®Ø¯Ù…Ù‡ ÙÙŠ **atomic context**

ØªØ®ÙŠÙ„Ù‡ Ø²ÙŠ Ù‚ÙÙ„ Ø¨Ø³ÙŠØ· Ø¨ØªÙ„ÙÙ‡ Ø¨Ø³Ø±Ø¹Ø©.

### 2. **Prepare Lock** (Mutex) ğŸ˜´
- **ÙŠØ³Ù…Ø­ Ø¨Ø§Ù„Ù†ÙˆÙ…**
- ÙŠÙØ³ØªØ®Ø¯Ù… Ù…Ø¹ Ø¨Ø§Ù‚ÙŠ Ø§Ù„Ø¹Ù…Ù„ÙŠØ§Øª (set_rate, set_parent...)
- **Ù„Ø§Ø²Ù… ÙŠÙƒÙˆÙ† ÙÙŠ process context**

ØªØ®ÙŠÙ„Ù‡ Ø²ÙŠ Ù‚ÙÙ„ Ø£ÙƒØ¨Ø± Ù…Ù…ÙƒÙ† ØªØ³ØªÙ†Ù‰ Ø¹Ù†Ø¯Ù‡.

---

## Ù„ÙŠÙ‡ ÙÙŠÙ‡ Enable Ùˆ PrepareØŸ

### **Prepare** (Ø§Ù„ØªØ­Ø¶ÙŠØ±):
- Ø¨ÙŠØ¬Ù‡Ø² Ø§Ù„Ù€ clock (Ù…Ø«Ù„Ø§Ù‹ ÙŠØ´ØºÙ„ Ø§Ù„Ù€ PLL)
- **Ù…Ù…ÙƒÙ† ÙŠØ§Ø®Ø¯ ÙˆÙ‚Øª** (microseconds Ø£Ùˆ milliseconds)
- Ù…Ù…ÙƒÙ† ÙŠÙ†Ø§Ù…

### **Enable** (Ø§Ù„ØªØ´ØºÙŠÙ„ Ø§Ù„ÙØ¹Ù„ÙŠ):
- Ø¨ÙŠØ´ØºÙ„ Ø§Ù„Ù€ clock Ø¨Ø³Ø±Ø¹Ø©
- **Ù„Ø§Ø²Ù… ÙŠÙƒÙˆÙ† Ø³Ø±ÙŠØ¹ Ø¬Ø¯Ø§Ù‹** (nanoseconds)
- **Ù…Ù…Ù†ÙˆØ¹ ÙŠÙ†Ø§Ù…**!

ØªØ®ÙŠÙ„Ù‡Ø§ Ø²ÙŠ Ø§Ù„Ø³ÙŠØ§Ø±Ø©:
- **Prepare** = ØªØ³Ø®ÙŠÙ† Ø§Ù„Ù…Ø­Ø±Ùƒ (ÙŠØ§Ø®Ø¯ ÙˆÙ‚Øª)
- **Enable** = ØªØ´ØºÙŠÙ„ Ø§Ù„Ø³ÙŠØ§Ø±Ø© ÙØ¹Ù„ÙŠØ§Ù‹ (Ø³Ø±ÙŠØ¹)

---

## Power Management (ØªÙˆÙÙŠØ± Ø§Ù„Ø·Ø§Ù‚Ø©) âš¡

### Ø§Ù„ÙÙƒØ±Ø©:
Ù„Ùˆ ÙÙŠ **peripheral** Ù…Ø´ Ø´ØºØ§Ù„ØŒ Ù„ÙŠÙ‡ Ù†Ø³ÙŠØ¨ Ø§Ù„Ù€ clock Ø¨ØªØ§Ø¹Ù‡ Ø´ØºØ§Ù„ ÙˆÙŠØ³ØªÙ‡Ù„Ùƒ Ø¨Ø·Ø§Ø±ÙŠØ©ØŸ

### Ø§Ù„Ø­Ù„:
```c
// Ù„Ù…Ø§ ØªØ®Ù„Øµ Ø´ØºÙ„
clk_disable(clk);      // Ø§Ù‚ÙÙ„ Ø§Ù„Ù€ clock
clk_unprepare(clk);    // Ø§Ø·ÙÙŠ Ø§Ù„Ù€ PLL ÙƒÙ…Ø§Ù†

// Ù„Ù…Ø§ ØªØ­ØªØ§Ø¬Ù‡ ØªØ§Ù†ÙŠ
clk_prepare(clk);      // Ø³Ø®Ù‘Ù† Ø§Ù„Ù€ PLL
clk_enable(clk);       // Ø´ØºÙ‘Ù„ Ø§Ù„Ù€ clock
```

ÙƒØ¯Ù‡ Ø¨ØªÙˆÙØ± Ø·Ø§Ù‚Ø©! ğŸ’ª

---

## Ø¥Ø²Ø§ÙŠ ØªØ¹Ù…Ù„ Driver Ù„Ù€ Clock Ø¨ØªØ§Ø¹ÙƒØŸ

### 1. Ø¹Ø±Ù‘Ù Ø§Ù„Ù€ Structure Ø¨ØªØ§Ø¹ØªÙƒ:
```c
struct clk_foo {
    struct clk_hw hw;           // Ù„Ø§Ø²Ù… ÙŠÙƒÙˆÙ† Ù…ÙˆØ¬ÙˆØ¯!
    void __iomem *reg;          // Ù…ÙƒØ§Ù† Ø§Ù„Ù€ register
    u8 bit_idx;                 // Ø±Ù‚Ù… Ø§Ù„Ù€ bit
};
```

### 2. Ø§ÙƒØªØ¨ Ø§Ù„Ù€ Operations:
```c
struct clk_ops clk_foo_ops = {
    .enable  = &clk_foo_enable,
    .disable = &clk_foo_disable,
    .set_rate = &clk_foo_set_rate,
};
```

### 3. Ù†ÙÙ‘Ø° Ø§Ù„Ù€ Functions:
```c
int clk_foo_enable(struct clk_hw *hw) {
    struct clk_foo *foo = to_clk_foo(hw);

    // Ø§ÙƒØªØ¨ ÙÙŠ Ø§Ù„Ù€ register
    u32 reg = readl(foo->reg);
    reg |= BIT(foo->bit_idx);  // Ù‚Ù„Ø¨ Ø§Ù„Ù€ bit
    writel(reg, foo->reg);

    return 0;
}
```

### 4. Ø³Ø¬Ù‘Ù„ Ø§Ù„Ù€ Clock:
```c
clk_register(...);  // Ù‚ÙˆÙ„ Ù„Ù„Ù€ kernel: Ø¹Ù†Ø¯ÙŠ clock Ø¬Ø¯ÙŠØ¯!
```

---

## Ø§Ù„Ø®Ù„Ø§ØµØ© ğŸ¯

Ø§Ù„Ù€ **Common Clock Framework** Ù‡Ùˆ:
- **Ù…Ø¯ÙŠØ± Ù…ÙˆØ­Ù‘Ø¯** Ù„ÙƒÙ„ Ø§Ù„Ù€ clocks ÙÙŠ Ø§Ù„Ù†Ø¸Ø§Ù…
- Ø¨ÙŠÙˆÙØ± **interface** Ø³Ù‡Ù„ Ù„Ù„Ù€ drivers
- Ø¨ÙŠØ³Ø§Ø¹Ø¯ ÙÙŠ **power management**
- **Ù…Ù‚Ø³ÙˆÙ… Ù„Ù†ØµÙŠÙ†**: common code + hardware-specific code
- ÙÙŠÙ‡ **two-phase locking** (prepare/enable) Ø¹Ø´Ø§Ù† Ø§Ù„ÙƒÙØ§Ø¡Ø©

ØªØ®ÙŠÙ„ Ø§Ù„Ù€ kernel Ø²ÙŠ Ù…Ø¯ÙŠÙ†Ø© ÙÙŠÙ‡Ø§ **Ù…ÙˆÙ„Ø¯ ÙƒÙ‡Ø±Ø¨Ø§ Ø±Ø¦ÙŠØ³ÙŠ** (root clock) Ùˆ**Ù…Ø­Ø·Ø§Øª ÙØ±Ø¹ÙŠØ©** (derived clocks)ØŒ ÙˆØ§Ù„Ù€ framework Ø¯Ù‡ Ù‡Ùˆ **Ù„ÙˆØ­Ø© Ø§Ù„ØªØ­ÙƒÙ…** Ø§Ù„Ù„ÙŠ Ø¨ØªØªØ­ÙƒÙ… ÙÙŠ ÙƒÙ„ Ø­Ø§Ø¬Ø©! ğŸ—ï¸

---

# Ø´Ø±Ø­ Ø£Ø¹Ù…Ù‚ Ù„Ù„Ù€ Common Clock Framework ğŸ”

## 1. Ø§Ù„Ù€ Clock Tree (Ø´Ø¬Ø±Ø© Ø§Ù„Ù€ Clocks) ğŸŒ³

### ØªØ®ÙŠÙ„ Ø§Ù„Ù…ÙˆØ¶ÙˆØ¹ ÙƒØ¯Ù‡:

Ø¹Ù†Ø¯Ùƒ **Ù…ÙˆÙ„Ø¯ ÙƒÙ‡Ø±Ø¨Ø§ Ø±Ø¦ÙŠØ³ÙŠ** (crystal oscillator) Ø¨ÙŠØ¯ÙŠ 24 MHz. Ù…Ù†Ù‡ Ø¨ÙŠØªÙØ±Ø¹ ÙƒÙ„ Ø­Ø§Ø¬Ø© ÙÙŠ Ø§Ù„Ù†Ø¸Ø§Ù….

```
                    Crystal (24 MHz)
                          |
                    +-----+-----+
                    |           |
                  PLL1        PLL2
                (800 MHz)   (600 MHz)
                    |           |
            +-------+-------+   +-------+
            |       |       |           |
         CPU_CLK  AHB_CLK APB_CLK    USB_CLK
        (400MHz) (200MHz) (100MHz)   (48MHz)
            |       |        |           |
          [CPU]  [DMA]   [UART]       [USB]
```

ÙƒÙ„ **clock** Ù„ÙŠÙ‡ **parent** (Ø£Ø¨)ØŒ ÙˆØ§Ù„Ø£Ø¨ Ø¯Ù‡ Ø¨ÙŠÙŠØ¬ÙŠ Ù…Ù†Ù‡ Ø§Ù„Ø¥Ø´Ø§Ø±Ø© Ø§Ù„Ø£ØµÙ„ÙŠØ©.

---

## 2. Ø§Ù„Ù€ Parent-Child Relationship (Ø¹Ù„Ø§Ù‚Ø© Ø§Ù„Ø£Ø¨ ÙˆØ§Ù„Ø§Ø¨Ù†)

### Ù„ÙŠÙ‡ Ù…Ù‡Ù…Ø©ØŸ

Ù„Ùˆ ØºÙŠÙ‘Ø±Øª Ø³Ø±Ø¹Ø© **Ø§Ù„Ø£Ø¨**ØŒ Ù„Ø§Ø²Ù… **Ø§Ù„Ø§Ø¨Ù†** ÙŠØ­Ø³Ø¨ Ø³Ø±Ø¹ØªÙ‡ ØªØ§Ù†ÙŠ!

### Ù…Ø«Ø§Ù„ Ù…Ù† Ø§Ù„Ø­ÙŠØ§Ø© Ø§Ù„ÙˆØ§Ù‚Ø¹ÙŠØ©:

```c
struct clk_core {
    struct clk_core *parent;        // Ù…ÙŠÙ† Ø§Ù„Ø£Ø¨ØŸ
    struct clk_core **parents;      // Ù„Ùˆ Ø¹Ù†Ø¯ÙŠ Ø£ÙƒØªØ± Ù…Ù† Ø£Ø¨ Ù…Ø­ØªÙ…Ù„
    u8 num_parents;                 // Ø¹Ø¯Ø¯ Ø§Ù„Ø¢Ø¨Ø§Ø¡ Ø§Ù„Ù…Ø­ØªÙ…Ù„ÙŠÙ†
    const char **parent_names;      // Ø£Ø³Ù…Ø§Ø¡ Ø§Ù„Ø¢Ø¨Ø§Ø¡
};
```

**Ù„ÙŠÙ‡ Ø£ÙƒØªØ± Ù…Ù† parent Ù…Ø­ØªÙ…Ù„ØŸ** ğŸ¤”

Ù„Ø£Ù† Ø¨Ø¹Ø¶ Ø§Ù„Ù€ clocks Ø¨ØªÙ‚Ø¯Ø± **ØªØ®ØªØ§Ø±** Ù…ØµØ¯Ø±Ù‡Ø§! Ø²ÙŠ **multiplexer**:

```
      PLL1 ----\
                 \
      PLL2 -------> [MUX] ----> USB_CLK
                 /
      Crystal --/
```

Ø§Ù„Ù€ driver ÙŠÙ‚Ø¯Ø± ÙŠÙ‚ÙˆÙ„: "Ø¹Ø§ÙŠØ² USB_CLK ÙŠÙŠØ¬ÙŠ Ù…Ù† PLL1 Ø§Ù„Ù†Ù‡Ø§Ø±Ø¯Ù‡" Ø¹Ù† Ø·Ø±ÙŠÙ‚:
```c
clk_set_parent(usb_clk, pll1);
```

---

## 3. Ø£Ù†ÙˆØ§Ø¹ Ø§Ù„Ù€ Clocks Ø§Ù„Ù…Ø®ØªÙ„ÙØ©

### Ø£) **Fixed Rate Clock** (Ø³Ø±Ø¹Ø© Ø«Ø§Ø¨ØªØ©) ğŸ”’

Ø£Ø¨Ø³Ø· Ù†ÙˆØ¹! Ø²ÙŠ Ø§Ù„Ù€ **crystal oscillator**.

```c
struct clk_fixed_rate {
    struct clk_hw hw;
    unsigned long fixed_rate;  // Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ø«Ø§Ø¨ØªØ© (Ù…Ø«Ù„Ø§Ù‹ 24000000)
    unsigned long flags;
};
```

**Ù…Ø§ÙÙŠØ´** set_rate ÙˆÙ„Ø§ Ø­Ø§Ø¬Ø©ØŒ Ø§Ù„Ø³Ø±Ø¹Ø© Ø«Ø§Ø¨ØªØ© Ù„Ù„Ø£Ø¨Ø¯!

#### Ù…Ø«Ø§Ù„:
```c
// Crystal 24 MHz
clk_register_fixed_rate(NULL, "osc24M", NULL, 0, 24000000);
```

---

### Ø¨) **Gate Clock** (Ø¨ÙˆØ§Ø¨Ø© ØªØ´ØºÙŠÙ„/Ø¥ÙŠÙ‚Ø§Ù) ğŸšª

Ø¨ÙŠØ´ØºÙ„ ÙˆÙŠÙ‚ÙÙ„ Ø§Ù„Ù€ clock Ø¨Ø³ØŒ **Ù…Ø§Ø¨ÙŠØºÙŠØ±Ø´ Ø§Ù„Ø³Ø±Ø¹Ø©**.

```c
struct clk_gate {
    struct clk_hw hw;
    void __iomem *reg;      // Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ù€ register
    u8 bit_idx;             // Ø±Ù‚Ù… Ø§Ù„Ù€ bit Ø§Ù„Ù„ÙŠ Ø¨ÙŠØªØ­ÙƒÙ…
    u8 flags;
    spinlock_t *lock;
};
```

#### Ø¥Ø²Ø§ÙŠ Ø¨ÙŠØ´ØªØºÙ„ØŸ

```c
static int clk_gate_enable(struct clk_hw *hw) {
    struct clk_gate *gate = to_clk_gate(hw);
    u32 val;

    // Ø§Ù‚Ø±Ø§ Ø§Ù„Ù€ register Ø§Ù„Ø­Ø§Ù„ÙŠ
    val = readl(gate->reg);

    // Ù‚Ù„Ù‘Ø¨ Ø§Ù„Ù€ bit Ø§Ù„Ù…Ø·Ù„ÙˆØ¨ Ù„Ù€ 1
    val |= BIT(gate->bit_idx);

    // Ø§ÙƒØªØ¨ Ø§Ù„Ù‚ÙŠÙ…Ø© Ø§Ù„Ø¬Ø¯ÙŠØ¯Ø©
    writel(val, gate->reg);

    return 0;
}
```

**ÙÙŠ Ø§Ù„Ù€ hardware:**
```
Register: 0x12340000
Bits:     [31....8][7][6][5][4][3][2][1][0]
                    ^
                    |
               USB clock gate (bit 7)

Ø¹Ø§ÙŠØ² ØªØ´ØºÙ„ USBØŸ Ø§ÙƒØªØ¨ 1 ÙÙŠ bit 7
Ø¹Ø§ÙŠØ² ØªÙ‚ÙÙ„Ù‡ØŸ Ø§ÙƒØªØ¨ 0 ÙÙŠ bit 7
```

---

### Ø¬) **Divider Clock** (Ù…Ù‚Ø³Ù‘Ù… Ø§Ù„Ø³Ø±Ø¹Ø©) â—

Ø¨ÙŠØ§Ø®Ø¯ clock Ù…Ù† Ø§Ù„Ø£Ø¨ **ÙˆÙŠÙ‚Ø³Ù…Ù‡**!

```c
struct clk_divider {
    struct clk_hw hw;
    void __iomem *reg;
    u8 shift;           // Ù…Ù† ÙÙŠÙ† ÙŠØ¨Ø¯Ø£ ÙÙŠ Ø§Ù„Ù€ register
    u8 width;           // ÙƒØ§Ù… bit Ù„Ù„Ù€ divider
    u8 flags;
    const struct clk_div_table *table;  // Ø¬Ø¯ÙˆÙ„ Ø§Ù„Ù‚Ø³Ù…Ø©
    spinlock_t *lock;
};
```

#### Ù…Ø«Ø§Ù„:
```
Parent = 800 MHz
Divider = 4
Result = 800 / 4 = 200 MHz
```

#### ÙÙŠ Ø§Ù„Ù€ hardware:
```
Register: 0x12340010
Bits [2:0] = divider value
  000 = divide by 1
  001 = divide by 2
  010 = divide by 4
  011 = divide by 8
  ...
```

```c
// Ø¹Ø§ÙŠØ² 200 MHz Ù…Ù† 800 MHzØŸ
// ÙŠØ¹Ù†ÙŠ divider = 4
// ÙŠØ¹Ù†ÙŠ bits = 010
writel(0x2, divider_reg);
```

---

### Ø¯) **Mux Clock** (Ø§Ù„Ù…ÙØ¨Ø¯ÙÙ‘Ù„) ğŸ”€

Ø¨ÙŠØ®ØªØ§Ø± **Ù…Ù† Ù…ÙŠÙ†** ÙŠÙŠØ¬ÙŠ Ø§Ù„Ù€ clock!

```c
struct clk_mux {
    struct clk_hw hw;
    void __iomem *reg;
    u32 *table;         // Ø¬Ø¯ÙˆÙ„ Ø§Ù„Ù…ØµØ§Ø¯Ø±
    u32 mask;
    u8 shift;
    u8 flags;
    spinlock_t *lock;
};
```

#### Ù…Ø«Ø§Ù„:
```
Sources:
  00 = Crystal (24 MHz)
  01 = PLL1 (800 MHz)
  10 = PLL2 (600 MHz)
  11 = Reserved

Ø¹Ø§ÙŠØ² ØªØ®ØªØ§Ø± PLL1ØŸ Ø§ÙƒØªØ¨ 01 ÙÙŠ Ø§Ù„Ù€ bits Ø§Ù„Ù…Ø®ØµØµØ©
```

---

### Ù‡Ù€) **PLL Clock** (Ø£Ù‡Ù… Ù†ÙˆØ¹!) âš™ï¸

Ø§Ù„Ù€ **Phase-Locked Loop** - Ø¯Ù‡ Ø§Ù„Ù„ÙŠ Ø¨ÙŠØ¶Ø§Ø¹Ù Ø§Ù„Ø³Ø±Ø¹Ø©!

```c
struct clk_pll {
    struct clk_hw hw;
    void __iomem *pll_base;
    u32 m;      // Multiplier (Ø§Ù„Ù…Ø¶Ø§Ø¹Ù)
    u32 n;      // Divider (Ø§Ù„Ù…Ù‚Ø³Ù…)
    u32 p;      // Post divider (Ù…Ù‚Ø³Ù… Ø¥Ø¶Ø§ÙÙŠ)
};
```

#### Ø§Ù„Ù…Ø¹Ø§Ø¯Ù„Ø© Ø§Ù„Ø³Ø­Ø±ÙŠØ©:
```
Output = (Input Ã— M) / (N Ã— P)

Ù…Ø«Ø§Ù„:
Input = 24 MHz
M = 100
N = 3
P = 2

Output = (24 Ã— 100) / (3 Ã— 2) = 2400 / 6 = 400 MHz
```

**Ø¯Ù‡ Ø¥Ø²Ø§ÙŠ Ø¨Ù†Ø­ÙˆÙ„ 24 MHz Ù„Ù€ 800 MHz!** ğŸ¯

---

## 4. Ø§Ù„Ù€ Rate Propagation (Ø§Ù†ØªØ´Ø§Ø± Ø§Ù„Ø³Ø±Ø¹Ø©)

### Ø§Ù„Ø³ÙŠÙ†Ø§Ø±ÙŠÙˆ:
```
PLL (800 MHz)
    |
Divider (/2)
    |
APB_CLK (400 MHz)
    |
UART_CLK
```

Ù„Ùˆ **ØºÙŠÙ‘Ø±Øª** Ø³Ø±Ø¹Ø© Ø§Ù„Ù€ PLL Ù„Ù€ 1000 MHzØŒ Ø¥ÙŠÙ‡ Ø§Ù„Ù„ÙŠ Ù‡ÙŠØ­ØµÙ„ØŸ

### Ø§Ù„Ù€ Framework Ø¨ÙŠØ¹Ù…Ù„ ÙƒØ¯Ù‡:

1. **ÙŠØ¨Ø¯Ø£ Ù…Ù† Ø§Ù„Ø£Ø¨** (PLL)
2. **ÙŠØ­Ø³Ø¨ Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ø¬Ø¯ÙŠØ¯Ø©** (1000 MHz)
3. **ÙŠÙ†Ø²Ù„ Ù„Ù„Ø£Ø¨Ù†Ø§Ø¡** (Divider)
4. **Ø§Ù„Ù€ Divider ÙŠØ­Ø³Ø¨ Ø³Ø±Ø¹ØªÙ‡**: 1000 / 2 = 500 MHz
5. **ÙŠÙ†Ø²Ù„ Ù„Ù€ APB_CLK**: ÙŠØ¨Ù‚Ù‰ 500 MHz
6. **UART_CLK** ÙƒÙ…Ø§Ù† ÙŠØªØ£Ø«Ø±!

#### Ø§Ù„ÙƒÙˆØ¯:

```c
unsigned long clk_recalc_rate(struct clk_core *core) {
    unsigned long parent_rate = 0;

    // Ø¬ÙŠØ¨ Ø³Ø±Ø¹Ø© Ø§Ù„Ø£Ø¨
    if (core->parent)
        parent_rate = core->parent->rate;

    // Ø§Ø­Ø³Ø¨ Ø³Ø±Ø¹ØªÙƒ Ø¨Ù†Ø§Ø¡Ù‹ Ø¹Ù„Ù‰ Ø³Ø±Ø¹Ø© Ø§Ù„Ø£Ø¨
    if (core->ops->recalc_rate)
        return core->ops->recalc_rate(core->hw, parent_rate);

    return parent_rate;  // Ù„Ùˆ Ù…Ø§ÙÙŠØ´ Ø­Ø§Ø¬Ø©ØŒ Ø®Ø¯ Ø³Ø±Ø¹Ø© Ø§Ù„Ø£Ø¨ Ø²ÙŠ Ù…Ø§ Ù‡ÙŠ
}
```

---

## 5. Ø§Ù„Ù€ clk_hw Abstraction (Ø§Ù„Ø·Ø¨Ù‚Ø© Ø§Ù„ÙˆØ³ÙŠØ·Ø©)

### Ù„ÙŠÙ‡ Ù…Ø­ØªØ§Ø¬ÙŠÙ†Ù‡ØŸ

Ø¹Ø´Ø§Ù† **Ù†ÙØµÙ„** Ø¨ÙŠÙ†:
- Ø§Ù„Ù€ **common code** (clk_core)
- Ø§Ù„Ù€ **hardware code** (clk_gate, clk_divider...)

```c
struct clk_hw {
    struct clk_core *core;   // pointer Ù„Ù„Ù€ core
    struct clk *clk;         // pointer Ù„Ù„Ù€ consumer interface
    const struct clk_init_data *init;
};
```

### Ø§Ø²Ø§ÙŠ Ø¨Ù†ØªÙ†Ù‚Ù„ Ø¨ÙŠÙ†Ù‡Ù…ØŸ

```c
// Ù…Ù† hw Ù„Ù„Ù€ hardware structure
#define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw)

// Ù…Ù† clk_core Ù„Ù„Ù€ hw
struct clk_hw *hw = core->hw;

// Ù…Ù† hw Ù„Ù„Ù€ clk_core
struct clk_core *core = hw->core;
```

**container_of** Ø¯ÙŠ macro Ø³Ø­Ø±ÙŠØ© Ø¨ØªÙ‚ÙˆÙ„Ùƒ: "Ø£Ù†Ø§ Ø¹Ù†Ø¯ÙŠ Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ù€ memberØŒ Ø·Ù„Ù‘Ø¹Ù„ÙŠ Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ù€ struct ÙƒÙ„Ù‡!"

---

## 6. Ø§Ù„ØªØ³Ø¬ÙŠÙ„ Ø§Ù„ÙƒØ§Ù…Ù„ (Full Registration)

### Ø§Ù„Ø®Ø·ÙˆØ§Øª Ø§Ù„ØªÙØµÙŠÙ„ÙŠØ©:

#### 1. Ø­Ø¶Ù‘Ø± Ø§Ù„Ù€ init data:
```c
static const char *uart_parents[] = { "pll1", "pll2", "osc24M" };

struct clk_init_data init = {
    .name = "uart_clk",
    .ops = &clk_gate_ops,
    .parent_names = uart_parents,
    .num_parents = 3,
    .flags = CLK_SET_RATE_PARENT,  // Ù„Ùˆ ØºÙŠØ±Øª Ø³Ø±Ø¹ØªÙŠØŒ ØºÙŠØ± Ø§Ù„Ø£Ø¨ ÙƒÙ…Ø§Ù†
};
```

#### 2. Ø§Ù…Ù„Ø£ Ø§Ù„Ù€ hardware structure:
```c
struct clk_gate *gate;
gate = kzalloc(sizeof(*gate), GFP_KERNEL);

gate->reg = ioremap(0x12340000, 4);  // Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ù€ register
gate->bit_idx = 7;                    // bit Ø±Ù‚Ù… 7
gate->hw.init = &init;
```

#### 3. Ø³Ø¬Ù‘Ù„ ÙÙŠ Ø§Ù„Ù€ framework:
```c
struct clk *clk;
clk = clk_register(NULL, &gate->hw);

if (IS_ERR(clk)) {
    pr_err("Failed to register uart_clk!\n");
    return PTR_ERR(clk);
}
```

#### 4. Ø§Ù„Ù€ framework Ø¨ÙŠØ¹Ù…Ù„ Ø§ÙŠÙ‡ Ø¬ÙˆÙ‡ØŸ

```c
// drivers/clk/clk.c
struct clk *clk_register(struct device *dev, struct clk_hw *hw) {
    struct clk_core *core;

    // 1. Ø§Ø¹Ù…Ù„ clk_core Ø¬Ø¯ÙŠØ¯
    core = kzalloc(sizeof(*core), GFP_KERNEL);

    // 2. Ø§Ù†Ø³Ø® Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª
    core->name = kstrdup(hw->init->name);
    core->ops = hw->init->ops;
    core->hw = hw;
    core->num_parents = hw->init->num_parents;

    // 3. Ø±Ø¨Ø· Ø§Ù„Ù€ hw Ø¨Ø§Ù„Ù€ core
    hw->core = core;

    // 4. Ø¯ÙˆÙ‘Ø± Ø¹Ù„Ù‰ Ø§Ù„Ù€ parents
    for (i = 0; i < core->num_parents; i++) {
        core->parents[i] = clk_core_lookup(parent_names[i]);
    }

    // 5. Ø¶ÙŠÙÙ‡ Ù„Ù„Ù€ clock tree
    clk_core_populate_parent_map(core);

    // 6. Ø§Ø­Ø³Ø¨ Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ø§Ø¨ØªØ¯Ø§Ø¦ÙŠØ©
    if (core->ops->recalc_rate)
        core->rate = core->ops->recalc_rate(core->hw, parent_rate);

    return clk;
}
```

---

## 7. Ø§Ù„Ù€ Enable/Disable Reference Counting

### Ø§Ù„Ù…Ø´ÙƒÙ„Ø©:
Ù„Ùˆ **Ø§ØªÙ†ÙŠÙ† drivers** Ø¨ÙŠØ³ØªØ®Ø¯Ù…ÙˆØ§ Ù†ÙØ³ Ø§Ù„Ù€ clockØŒ Ø¥ÙŠÙ‡ Ø§Ù„Ù„ÙŠ ÙŠØ­ØµÙ„ØŸ

```c
// Driver A
clk_enable(usb_clk);  // enable_count = 1

// Driver B
clk_enable(usb_clk);  // enable_count = 2

// Driver A Ø®Ù„Øµ Ø´ØºÙ„Ù‡
clk_disable(usb_clk); // enable_count = 1 (Ù„Ø³Ù‡ Ø´ØºØ§Ù„!)

// Driver B Ø®Ù„Øµ Ø´ØºÙ„Ù‡
clk_disable(usb_clk); // enable_count = 0 (Ø¯Ù„ÙˆÙ‚ØªÙŠ ÙŠÙ‚ÙÙ„)
```

### Ø§Ù„ÙƒÙˆØ¯:
```c
int clk_enable(struct clk *clk) {
    unsigned long flags;

    spin_lock_irqsave(&enable_lock, flags);

    if (clk->core->enable_count == 0) {
        // Ø£ÙˆÙ„ Ù…Ø±Ø© Ù†Ø´ØºÙ„Ù‡
        clk->core->ops->enable(clk->core->hw);
    }

    clk->core->enable_count++;  // Ø²ÙˆÙ‘Ø¯ Ø§Ù„Ø¹Ø¯Ø§Ø¯

    spin_unlock_irqrestore(&enable_lock, flags);

    return 0;
}

void clk_disable(struct clk *clk) {
    unsigned long flags;

    spin_lock_irqsave(&enable_lock, flags);

    if (--clk->core->enable_count == 0) {
        // Ø¢Ø®Ø± ÙˆØ§Ø­Ø¯ Ø§Ø³ØªØ®Ø¯Ù…Ù‡ØŒ Ø¯Ù„ÙˆÙ‚ØªÙŠ Ù‚ÙÙ„Ù‡
        clk->core->ops->disable(clk->core->hw);
    }

    spin_unlock_irqrestore(&enable_lock, flags);
}
```

---

## 8. Ø§Ù„Ù€ Rate Change Notification (Ø¥Ø´Ø¹Ø§Ø±Ø§Øª ØªØºÙŠÙŠØ± Ø§Ù„Ø³Ø±Ø¹Ø©)

### Ù„ÙŠÙ‡ Ù…Ø­ØªØ§Ø¬ÙŠÙ†Ù‡Ø§ØŸ

Ø¨Ø¹Ø¶ Ø§Ù„Ù€ drivers Ø¹Ø§ÙŠØ²Ø© **ØªØ¹Ø±Ù** Ù„Ù…Ø§ Ø§Ù„Ø³Ø±Ø¹Ø© Ù‡ØªØªØºÙŠØ±!

**Ù…Ø«Ø§Ù„:** Ø§Ù„Ù€ UART driver Ù„Ø§Ø²Ù… ÙŠØ­Ø³Ø¨ Ø§Ù„Ù€ baud rate ØªØ§Ù†ÙŠ Ù„Ùˆ Ø§Ù„Ù€ clock Ø§ØªØºÙŠØ±.

```c
struct notifier_block uart_clk_nb = {
    .notifier_call = uart_clk_notifier,
};

// Ø³Ø¬Ù‘Ù„ Ù†ÙØ³Ùƒ Ø¹Ø´Ø§Ù† ØªØ¹Ø±Ù Ù„Ù…Ø§ Ø§Ù„Ù€ clock ÙŠØªØºÙŠØ±
clk_notifier_register(uart_clk, &uart_clk_nb);

// Ø§Ù„Ù€ callback
static int uart_clk_notifier(struct notifier_block *nb,
                              unsigned long event, void *data) {
    struct clk_notifier_data *ndata = data;

    switch (event) {
    case PRE_RATE_CHANGE:
        // Ù‡ÙŠØªØºÙŠØ± Ø¯Ù„ÙˆÙ‚ØªÙŠ!
        pr_info("Clock changing: %lu -> %lu\n",
                ndata->old_rate, ndata->new_rate);
        // Ø§Ø³ØªØ¹Ø¯ Ù„Ù„ØªØºÙŠÙŠØ±
        break;

    case POST_RATE_CHANGE:
        // Ø§ØªØºÙŠØ± ÙØ¹Ù„Ø§Ù‹!
        uart_update_baud_rate(ndata->new_rate);
        break;

    case ABORT_RATE_CHANGE:
        // Ø§Ù„ØªØºÙŠÙŠØ± Ø§ØªÙ„ØºÙ‰!
        break;
    }

    return NOTIFY_OK;
}
```

---

## 9. Ø§Ù„Ù€ Debugfs Interface (ÙˆØ§Ø¬Ù‡Ø© Ø§Ù„ØªØµØ­ÙŠØ­)

### Ø¥Ø²Ø§ÙŠ ØªØ´ÙˆÙ Ø§Ù„Ù€ clock treeØŸ

```bash
# Ø§Ø¹Ø±Ø¶ ÙƒÙ„ Ø§Ù„Ù€ clocks
cat /sys/kernel/debug/clk/clk_summary

# Output:
   clock                         enable_cnt  prepare_cnt  rate
------------------------------------------------------------------------
 osc24M                          2           2            24000000
    pll1                         1           1            800000000
       cpu_clk                   1           1            400000000
       ahb_clk                   3           3            200000000
          apb_clk                5           5            100000000
             uart0               1           1            100000000
             uart1               0           0            100000000
             i2c0                1           1            100000000
    pll2                         1           1            600000000
       usb_clk                   1           1            48000000
```

### Ø´ÙˆÙ ØªÙØ§ØµÙŠÙ„ clock Ù…Ø¹ÙŠÙ†:
```bash
cd /sys/kernel/debug/clk/uart0

cat clk_rate
100000000

cat clk_enable_count
1

cat clk_prepare_count
1

cat clk_parent
apb_clk
```

---

## 10. Ø³ÙŠÙ†Ø§Ø±ÙŠÙˆ ÙˆØ§Ù‚Ø¹ÙŠ ÙƒØ§Ù…Ù„: USB Clock

### Ø§Ù„Ù…Ø·Ù„ÙˆØ¨:
Ø¹Ø§ÙŠØ²ÙŠÙ† Ù†Ø¹Ù…Ù„ USB clock Ø¨Ø³Ø±Ø¹Ø© **48 MHz** Ù…Ù† crystal **24 MHz**.

### Ø§Ù„Ø­Ù„:

#### 1. Ø¹Ø±Ù‘Ù Ø§Ù„Ù€ clocks:
```c
// Crystal Ø§Ù„Ø«Ø§Ø¨Øª
clk_register_fixed_rate(NULL, "osc24M", NULL, 0, 24000000);

// PLL Ø¨ÙŠØ¶Ø§Ø¹Ù Ã— 20
// 24 MHz Ã— 20 = 480 MHz
struct clk_pll *pll;
pll->m = 20;  // multiplier
pll->n = 1;   // divider
clk_register(NULL, "pll_usb", &pll->hw);

// Divider Ø¨ÙŠÙ‚Ø³Ù… Ã· 10
// 480 MHz / 10 = 48 MHz
struct clk_divider *div;
div->div = 10;
clk_register(NULL, "usb_pre_clk", &div->hw);

// Gate Ù„Ù„ØªØ­ÙƒÙ…
struct clk_gate *gate;
gate->bit_idx = 23;
clk_register(NULL, "usb_clk", &gate->hw);
```

#### 2. Ø§Ù„Ù€ Tree Ø§Ù„Ù†Ù‡Ø§Ø¦ÙŠ:
```
osc24M (24 MHz)
    |
pll_usb (480 MHz) = 24 Ã— 20
    |
usb_pre_clk (48 MHz) = 480 / 10
    |
usb_clk (48 MHz) - with gate
```

#### 3. Ø§Ù„Ù€ USB driver ÙŠØ³ØªØ®Ø¯Ù…Ù‡:
```c
struct clk *clk;

clk = clk_get(dev, "usb_clk");
clk_prepare_enable(clk);  // Ø´ØºÙ‘Ù„ Ø§Ù„Ù€ USB!

// Ø§Ø³ØªØ®Ø¯Ù… Ø§Ù„Ù€ USB...

clk_disable_unprepare(clk);  // Ø®Ù„ØµÙ†Ø§ØŒ Ù‚ÙÙ„
```

---

## 11. Ø§Ù„Ù€ CLK_SET_RATE_PARENT Flag

### Ø§Ù„Ù…Ø´ÙƒÙ„Ø©:
Ù„Ùˆ Ø¹Ù†Ø¯Ùƒ:
```
PLL (800 MHz)
    |
Divider (/2)
    |
UART (400 MHz)
```

ÙˆØ¹Ø§ÙŠØ² UART Ø¨Ø³Ø±Ø¹Ø© **115200 baud** Ø§Ù„Ù„ÙŠ Ù…Ø­ØªØ§Ø¬ **1.8432 MHz**.

Ù„Ùˆ Ù‚Ù„Øª:
```c
clk_set_rate(uart_clk, 1843200);
```

Ø§Ù„Ù€ **divider** Ù…Ø´ Ù‡ÙŠÙ‚Ø¯Ø± ÙŠØ·Ù„Ù‘Ø¹ Ø§Ù„Ø³Ø±Ø¹Ø© Ø¯ÙŠ Ù…Ù† 800 MHz!

### Ø§Ù„Ø­Ù„:

Ø§Ø³ØªØ®Ø¯Ù… **CLK_SET_RATE_PARENT**:

```c
struct clk_init_data init = {
    .name = "uart_clk",
    .flags = CLK_SET_RATE_PARENT,  // ØºÙŠÙ‘Ø± Ø§Ù„Ø£Ø¨ Ù„Ùˆ Ù…Ø­ØªØ§Ø¬!
};
```

Ø¯Ù„ÙˆÙ‚ØªÙŠ Ù„Ù…Ø§ ØªÙ‚ÙˆÙ„ `clk_set_rate(uart_clk, 1843200)`:
1. Ø§Ù„Ù€ divider ÙŠØ­Ø§ÙˆÙ„ ÙŠØ·Ù„Ù‘Ø¹Ù‡Ø§ Ù…Ù† 800 MHz â†’ **Ù…Ø´ Ù‚Ø§Ø¯Ø±**
2. ÙŠÙ‚ÙˆÙ„ Ù„Ù„Ù€ PLL: "ÙŠØ§ Ø£Ø¨ÙˆÙŠØ§ØŒ ØºÙŠÙ‘Ø± Ø³Ø±Ø¹ØªÙƒ!"
3. Ø§Ù„Ù€ PLL ÙŠØºÙŠÙ‘Ø± Ù„Ù€ frequency Ù…Ù†Ø§Ø³Ø¨
4. Ø§Ù„Ù€ divider ÙŠÙ‚Ø³Ù… ÙˆÙŠØ·Ù„Ù‘Ø¹ Ø§Ù„Ù€ 1.8432 MHz

---

## 12. Ø§Ù„Ù€ Assigned Clocks (Ø§Ù„ØªØ¹ÙŠÙŠÙ† Ù…Ù† Device Tree)

ÙÙŠ Ø§Ù„Ù€ **Device Tree** ØªÙ‚Ø¯Ø± ØªØ­Ø¯Ø¯ Ø§Ù„Ø³Ø±Ø¹Ø© Ù…Ø¨Ø§Ø´Ø±Ø©:

```dts
uart0: serial@12340000 {
    compatible = "vendor,uart";
    clocks = <&cru UART0_CLK>;
    clock-names = "uart";

    assigned-clocks = <&cru UART0_CLK>;
    assigned-clock-rates = <1843200>;     // Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ù…Ø·Ù„ÙˆØ¨Ø©
    assigned-clock-parents = <&cru PLL2>; // Ø§Ù„Ø£Ø¨ Ø§Ù„Ù…Ø·Ù„ÙˆØ¨
};
```

Ø§Ù„Ù€ kernel Ù„Ù…Ø§ ÙŠØ´ÙˆÙ Ø¯Ù‡ØŒ **ØªÙ„Ù‚Ø§Ø¦ÙŠØ§Ù‹** Ù‡ÙŠØ¹Ù…Ù„:
```c
clk_set_parent(uart0_clk, pll2);
clk_set_rate(uart0_clk, 1843200);
```

---

## Ø§Ù„Ø®Ù„Ø§ØµØ© Ø§Ù„Ø´Ø§Ù…Ù„Ø© ğŸ“

### Ø§Ù„Ù€ Common Clock Framework Ù‡Ùˆ:

1. **Ù†Ø¸Ø§Ù… Ø´Ø¬Ø±ÙŠ** - ÙƒÙ„ clock Ù„ÙŠÙ‡ parent
2. **Reference counting** - Ø¹Ø´Ø§Ù† Ù…Ø§ ÙŠÙ‚ÙÙ„Ø´ clock Ø­Ø¯ ØªØ§Ù†ÙŠ Ø¨ÙŠØ³ØªØ®Ø¯Ù…Ù‡
3. **Rate propagation** - Ù„Ù…Ø§ ØªØºÙŠØ± Ø§Ù„Ø£Ø¨ØŒ Ø§Ù„Ø£Ø¨Ù†Ø§Ø¡ ØªØ­Ø³Ø¨ Ù†ÙØ³Ù‡Ø§ ØªØ§Ù†ÙŠ
4. **Multiple types** - fixed, gate, divider, mux, PLL
5. **Two-phase** - prepare (slow) + enable (fast)
6. **Notifications** - Ø¹Ø´Ø§Ù† Ø§Ù„Ù€ drivers ØªØ¹Ø±Ù Ù„Ù…Ø§ Ø­Ø§Ø¬Ø© ØªØªØºÙŠØ±
7. **Debugfs** - Ø¹Ø´Ø§Ù† ØªØ´ÙˆÙ Ø¥ÙŠÙ‡ Ø§Ù„Ù„ÙŠ Ø¨ÙŠØ­ØµÙ„
8. **Device Tree integration** - ØªÙ‚Ø¯Ø± ØªØ­Ø¯Ø¯ ÙƒÙ„ Ø­Ø§Ø¬Ø© Ù…Ù† Ø§Ù„Ù€ DTS

**Ø§Ù„Ù…Ø¹Ø§Ø¯Ù„Ø© Ø§Ù„Ø³Ø­Ø±ÙŠØ©:**
```
Clock Framework = Hardware abstraction + Power management + Rate calculation + Parent management
```

ÙƒÙ„ Ø¯Ù‡ Ø¹Ø´Ø§Ù† **ØªÙˆÙØ± Ø·Ø§Ù‚Ø©** âœ… Ùˆ **ØªØ¯ÙŠ ÙƒÙ„ peripheral Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ù„ÙŠ Ù…Ø­ØªØ§Ø¬Ù‡Ø§** âœ…!


---
# Ø´Ø±Ø­ ØªÙØµÙŠÙ„ÙŠ Ù„Ù€ Clock API Functions ğŸ”§

Ø®Ù„ÙŠÙ†ÙŠ Ø£Ù‚Ø³Ù… Ø§Ù„Ù€ functions Ù„Ù…Ø¬Ù…ÙˆØ¹Ø§Øª ÙˆØ£Ø´Ø±Ø­ ÙƒÙ„ ÙˆØ§Ø­Ø¯Ø© Ø¨Ø§Ù„ØªÙØµÙŠÙ„:

---

## 1ï¸âƒ£ Ø§Ù„Ù€ Notifier Functions (Ø§Ù„Ø¥Ø´Ø¹Ø§Ø±Ø§Øª) ğŸ“¢

### Ø¥ÙŠÙ‡ Ø¯ÙŠØŸ
Ù„Ù…Ø§ Ø§Ù„Ù€ clock Ù‡ÙŠØªØºÙŠØ±ØŒ Ø¨Ø¹Ø¶ Ø§Ù„Ù€ drivers Ø¹Ø§ÙŠØ²Ø© **ØªØ¹Ø±Ù** Ø¹Ø´Ø§Ù† ØªØ³ØªØ¹Ø¯!

```c
int clk_notifier_register(struct clk *clk, struct notifier_block *nb);
int clk_notifier_unregister(struct clk *clk, struct notifier_block *nb);
```

### Ù…Ø«Ø§Ù„ Ù…Ù† Ø§Ù„Ø­ÙŠØ§Ø©:
ØªØ®ÙŠÙ„ Ø¥Ù† ÙÙŠ **Ù…Ø­Ø·Ø© ÙƒÙ‡Ø±Ø¨Ø§** (clock)ØŒ ÙˆØ£Ù†Øª Ø¹Ø§ÙŠØ² **Ø¥Ù†Ø°Ø§Ø±** Ù„Ù…Ø§ Ø§Ù„ÙƒÙ‡Ø±Ø¨Ø§ Ù‡ØªØªØºÙŠØ±.

```c
// Ø³Ø¬Ù‘Ù„ Ù†ÙØ³Ùƒ Ø¹Ø´Ø§Ù† ØªØ¹Ø±Ù Ù„Ù…Ø§ Ø§Ù„Ù€ clock ÙŠØªØºÙŠØ±
static int my_clk_notifier(struct notifier_block *nb,
                           unsigned long event, void *data)
{
    struct clk_notifier_data *ndata = data;

    switch (event) {
    case PRE_RATE_CHANGE:
        // Ù‡ÙŠØªØºÙŠØ± Ø¯Ù„ÙˆÙ‚ØªÙŠ! Ø§Ø³ØªØ¹Ø¯!
        pr_info("Clock Ù‡ÙŠØªØºÙŠØ± Ù…Ù† %lu Ù„Ù€ %lu\n",
                ndata->old_rate, ndata->new_rate);
        // ÙˆÙ‚Ù‘Ù Ø§Ù„Ø´ØºÙ„ Ø§Ù„Ù„ÙŠ Ù…Ù…ÙƒÙ† ÙŠØªØ£Ø«Ø±
        my_device_pause();
        break;

    case POST_RATE_CHANGE:
        // Ø®Ù„Ø§Øµ Ø§ØªØºÙŠØ±! Ø­Ø¯Ù‘Ø« Ù†ÙØ³Ùƒ
        my_device_update_speed(ndata->new_rate);
        my_device_resume();
        break;

    case ABORT_RATE_CHANGE:
        // Ø§Ù„ØªØºÙŠÙŠØ± Ø§ØªÙ„ØºÙ‰! Ø§Ø±Ø¬Ø¹ Ø²ÙŠ Ù…Ø§ ÙƒÙ†Øª
        my_device_resume();
        break;
    }

    return NOTIFY_OK;
}

struct notifier_block my_nb = {
    .notifier_call = my_clk_notifier,
};

// Ø³Ø¬Ù‘Ù„
clk_notifier_register(my_clk, &my_nb);

// Ù„Ù…Ø§ ØªØ®Ù„Øµ
clk_notifier_unregister(my_clk, &my_nb);
```

### Ø§Ù„Ù€ devm variant:
```c
devm_clk_notifier_register(dev, clk, &nb);
// Ù„Ù…Ø§ Ø§Ù„Ù€ device ÙŠØªØ´Ø§Ù„ØŒ ÙŠÙ„ØºÙŠ Ø§Ù„ØªØ³Ø¬ÙŠÙ„ ØªÙ„Ù‚Ø§Ø¦ÙŠØ§Ù‹!
```

---

## 2ï¸âƒ£ Clock Properties (Ø®ØµØ§Ø¦Øµ Ù…ØªÙ‚Ø¯Ù…Ø©)

### Ø£) **Accuracy** (Ø§Ù„Ø¯Ù‚Ø©)
```c
long clk_get_accuracy(struct clk *clk);
```

**Ø¨ÙŠÙ‚ÙŠØ³** Ù‚Ø¯ Ø¥ÙŠÙ‡ Ø§Ù„Ù€ clock Ø¯Ù‚ÙŠÙ‚! Ø¨ÙˆØ­Ø¯Ø© **ppb** (parts per billion).

```c
long accuracy = clk_get_accuracy(my_clk);
// Ù„Ùˆ Ø·Ù„Ø¹ 0 = Ù…Ø«Ø§Ù„ÙŠ 100%
// Ù„Ùˆ Ø·Ù„Ø¹ 100 = ÙÙŠÙ‡ ØºÙ„Ø·Ø© 100 Ø¬Ø²Ø¡ Ù…Ù† Ù…Ù„ÙŠØ§Ø±
```

**Ù…Ø«Ø§Ù„:** Ø§Ù„Ù€ crystal oscillator Ø§Ù„Ø±Ø®ÙŠØµ Ù…Ù…ÙƒÙ† ÙŠÙƒÙˆÙ† **Â±50 ppm** (50 Ø¬Ø²Ø¡ Ù…Ù† Ù…Ù„ÙŠÙˆÙ†).

---

### Ø¨) **Phase** (Ø¥Ø²Ø§Ø­Ø© Ø§Ù„Ø·ÙˆØ±)
```c
int clk_set_phase(struct clk *clk, int degrees);
int clk_get_phase(struct clk *clk);
```

**Ø¥ÙŠÙ‡ Ø¯Ù‡ØŸ** Ø¨ÙŠØ²ÙŠØ­ Ø§Ù„Ø¥Ø´Ø§Ø±Ø© **Ø¨Ø§Ù„Ø¯Ø±Ø¬Ø§Øª** (0-360Â°).

**Ù„ÙŠÙ‡ Ù…Ø­ØªØ§Ø¬ÙŠÙ†Ù‡ØŸ** ÙÙŠ Ø§Ù„Ù€ **SD card** Ùˆ **DDR memory**ØŒ Ù„Ø§Ø²Ù… Ø§Ù„Ù€ clock ÙŠÙƒÙˆÙ† **Ù…ØªØ²Ø§Ù…Ù†** Ù…Ø¹ Ø§Ù„Ù€ data.

```c
// Ø®Ù„Ù‘ÙŠ Ø§Ù„Ù€ clock Ù…ØªØ£Ø®Ø± 90 Ø¯Ø±Ø¬Ø©
clk_set_phase(sdmmc_clk, 90);

// Ø´ÙˆÙ Ø§Ù„Ø¥Ø²Ø§Ø­Ø© Ø§Ù„Ø­Ø§Ù„ÙŠØ©
int phase = clk_get_phase(sdmmc_clk);
pr_info("Phase = %d degrees\n", phase);
```

**ØªØ®ÙŠÙ„Ù‡Ø§ ÙƒØ¯Ù‡:**
```
Clock A: ___/â€¾â€¾â€¾\___/â€¾â€¾â€¾\___
Clock B: _/â€¾â€¾â€¾\___/â€¾â€¾â€¾\___/   (shifted 45Â°)
```

---

### Ø¬) **Duty Cycle** (Ù†Ø³Ø¨Ø© Ø§Ù„ØªØ´ØºÙŠÙ„)
```c
int clk_set_duty_cycle(struct clk *clk, unsigned int num, unsigned int den);
int clk_get_scaled_duty_cycle(struct clk *clk, unsigned int scale);
```

**Ø¥ÙŠÙ‡ Ø¯Ù‡ØŸ** Ø§Ù„Ù†Ø³Ø¨Ø© Ø¨ÙŠÙ† Ø§Ù„Ù€ **high** Ùˆ **low** ÙÙŠ Ø§Ù„Ø¥Ø´Ø§Ø±Ø©.

```c
// Ø¹Ø§ÙŠØ² 60% high, 40% low
clk_set_duty_cycle(my_clk, 60, 100);

// Ø£Ùˆ Ø¹Ø§ÙŠØ² 1:3 (25% high)
clk_set_duty_cycle(my_clk, 1, 4);
```

**Ø´ÙƒÙ„Ù‡Ø§:**
```
50% duty cycle (normal):
â€¾â€¾â€¾â€¾____â€¾â€¾â€¾â€¾____â€¾â€¾â€¾â€¾____

75% duty cycle:
â€¾â€¾â€¾â€¾â€¾â€¾â€¾_â€¾â€¾â€¾â€¾â€¾â€¾â€¾_â€¾â€¾â€¾â€¾â€¾â€¾â€¾_

25% duty cycle:
â€¾â€¾__â€¾â€¾__â€¾â€¾__
```

---

## 3ï¸âƒ£ Rate Exclusivity (Ø§Ù„Ø­ØµØ±ÙŠØ©) ğŸ”

### Ø¥ÙŠÙ‡ Ø§Ù„Ù…Ø´ÙƒÙ„Ø©ØŸ
Ù„Ùˆ driver Ø¹Ø§ÙŠØ² **ÙŠØ¶Ù…Ù†** Ø¥Ù† **Ø­Ø¯ ØªØ§Ù†ÙŠ** Ù…Ø§ ÙŠØºÙŠØ±Ø´ Ø§Ù„Ø³Ø±Ø¹Ø© Ø¹Ù„ÙŠÙ‡!

```c
int clk_rate_exclusive_get(struct clk *clk);
void clk_rate_exclusive_put(struct clk *clk);
```

### Ø§Ù„Ø³ÙŠÙ†Ø§Ø±ÙŠÙˆ:
```c
// Camera driver Ù…Ø­ØªØ§Ø¬ Ø§Ù„Ø³Ø±Ø¹Ø© ØªÙØ¶Ù„ Ø«Ø§Ø¨ØªØ©!
clk_rate_exclusive_get(camera_clk);
clk_set_rate(camera_clk, 96000000);

// Ø¯Ù„ÙˆÙ‚ØªÙŠ Ù„Ùˆ driver ØªØ§Ù†ÙŠ Ø­Ø§ÙˆÙ„ ÙŠØºÙŠØ± Ø§Ù„Ø³Ø±Ø¹Ø©
// Ù‡ÙŠÙØ´Ù„! âŒ

// Ø§Ø³ØªØ®Ø¯Ù… Ø§Ù„ÙƒØ§Ù…ÙŠØ±Ø§...
camera_capture_photo();

// Ø®Ù„ØµØªØŒ Ø³ÙŠÙ‘Ø¨ Ø§Ù„Ø­ØµØ±ÙŠØ©
clk_rate_exclusive_put(camera_clk);
// Ø¯Ù„ÙˆÙ‚ØªÙŠ Ù†Ø§Ø³ ØªØ§Ù†ÙŠØ© ØªÙ‚Ø¯Ø± ØªØºÙŠØ± âœ…
```

**Managed variant:**
```c
devm_clk_rate_exclusive_get(dev, clk);
// Ù„Ù…Ø§ Ø§Ù„Ù€ device ÙŠØªØ´Ø§Ù„ØŒ ÙŠØ³ÙŠÙ‘Ø¨ Ø§Ù„Ø­ØµØ±ÙŠØ© ØªÙ„Ù‚Ø§Ø¦ÙŠØ§Ù‹
```

---

## 4ï¸âƒ£ Prepare/Unprepare (Ø§Ù„ØªØ­Ø¶ÙŠØ±) â±ï¸

### Ø§Ù„ÙØ±Ù‚ Ø¨ÙŠÙ† Prepare Ùˆ Enable:

| Operation | Speed | Can Sleep? | Use Case |
|-----------|-------|------------|----------|
| **prepare** | Ø¨Ø·ÙŠØ¡ (ms) | âœ… ÙŠÙ†ÙØ¹ ÙŠÙ†Ø§Ù… | ØªØ´ØºÙŠÙ„ PLL |
| **enable** | Ø³Ø±ÙŠØ¹ Ø¬Ø¯Ø§Ù‹ (ns) | âŒ Ù…Ù…Ù†ÙˆØ¹ ÙŠÙ†Ø§Ù… | ÙØªØ­ gate |

```c
int clk_prepare(struct clk *clk);
void clk_unprepare(struct clk *clk);
```

### Ù„ÙŠÙ‡ Ø§ØªÙ†ÙŠÙ† Ù…Ø´ ÙˆØ§Ø­Ø¯ØŸ

**Prepare:** Ø¨ÙŠØ¬Ù‡Ø² Ø§Ù„Ù€ clock (Ù…Ø«Ù„Ø§Ù‹ ÙŠØ³Ø®Ù† Ø§Ù„Ù€ PLL).
**Enable:** Ø¨ÙŠÙØªØ­ Ø§Ù„Ù€ gate Ø¨Ø³Ø±Ø¹Ø©.

```c
// ÙÙŠ process context (ÙŠØ³Ù…Ø­ Ø¨Ø§Ù„Ù†ÙˆÙ…)
clk_prepare(usb_clk);        // Ù…Ù…ÙƒÙ† ÙŠØ§Ø®Ø¯ 100 microseconds
                             // (Ø¨ÙŠØ³Ø®Ù† Ø§Ù„Ù€ PLL)

// ÙÙŠ interrupt context (Ù…Ù…Ù†ÙˆØ¹ Ø§Ù„Ù†ÙˆÙ…!)
clk_enable(usb_clk);         // Ø£Ø³Ø±Ø¹ Ù…Ù† 1 microsecond
                             // (Ø¨Ø³ Ø¨ÙŠÙØªØ­ gate)

// Ø§Ø³ØªØ®Ø¯Ù… Ø§Ù„Ù€ USB...

clk_disable(usb_clk);        // Ø³Ø±ÙŠØ¹
clk_unprepare(usb_clk);      // Ø¨Ø·ÙŠØ¡ (Ù…Ù…ÙƒÙ† ÙŠÙ†Ø§Ù…)
```

### Ø§Ù„Ù€ Shortcut Ø§Ù„Ø´Ù‡ÙŠØ±:
```c
// Ø¨Ø¯Ù„ Ù…Ø§ ØªØ¹Ù…Ù„ prepare Ø«Ù… enable
int clk_prepare_enable(struct clk *clk);

// Ø¨Ø¯Ù„ Ù…Ø§ ØªØ¹Ù…Ù„ disable Ø«Ù… unprepare
void clk_disable_unprepare(struct clk *clk);
```

### Bulk operations:
```c
// Ù„Ùˆ Ø¹Ù†Ø¯Ùƒ Ù…Ø¬Ù…ÙˆØ¹Ø© clocks
struct clk_bulk_data clks[] = {
    { .id = "usb" },
    { .id = "dma" },
    { .id = "uart" },
};

clk_bulk_prepare(3, clks);    // Ø­Ø¶Ù‘Ø±Ù‡Ù… ÙƒÙ„Ù‡Ù…
clk_bulk_enable(3, clks);     // Ø´ØºÙ‘Ù„Ù‡Ù… ÙƒÙ„Ù‡Ù…
```

---

## 5ï¸âƒ£ Get/Put Functions (Ø§Ù„Ø­ØµÙˆÙ„ Ø¹Ù„Ù‰ Clock) ğŸ¯

### Ø§Ù„Ø£Ø³Ø§Ø³ÙŠØ§Øª:
```c
struct clk *clk_get(struct device *dev, const char *id);
void clk_put(struct clk *clk);
```

### Ø¥Ø²Ø§ÙŠ Ø¨ÙŠØ´ØªØºÙ„ØŸ

```c
// ÙÙŠ Ø§Ù„Ù€ driver
static int my_probe(struct platform_device *pdev)
{
    struct clk *clk;

    // Ø¬ÙŠØ¨ Ø§Ù„Ù€ clock Ø¨Ø§Ù„Ø§Ø³Ù…
    clk = clk_get(&pdev->dev, "uart");
    if (IS_ERR(clk)) {
        dev_err(&pdev->dev, "Failed to get clock!\n");
        return PTR_ERR(clk);
    }

    // Ø§Ø³ØªØ®Ø¯Ù…Ù‡...
    clk_prepare_enable(clk);

    return 0;
}

static int my_remove(struct platform_device *pdev)
{
    // Ø§Ø±Ø¬Ø¹ Ø§Ù„Ù€ clock
    clk_put(clk);
    return 0;
}
```

---

### Ø§Ù„Ù€ devm Variants (Ø§Ù„Ø£Ø°ÙƒÙ‰!) ğŸ§ 

**Ø§Ù„Ù…Ø´ÙƒÙ„Ø©:** Ù„Ùˆ Ù†Ø³ÙŠØª `clk_put`ØŒ Ù‡ÙŠØ­ØµÙ„ **memory leak**!

**Ø§Ù„Ø­Ù„:** Ø§Ø³ØªØ®Ø¯Ù… **devm**!

```c
struct clk *devm_clk_get(struct device *dev, const char *id);
// Ù„Ù…Ø§ Ø§Ù„Ù€ device ÙŠØªØ´Ø§Ù„ØŒ ÙŠØ¹Ù…Ù„ clk_put ØªÙ„Ù‚Ø§Ø¦ÙŠØ§Ù‹! âœ¨
```

#### Family ÙƒØ§Ù…Ù„Ø©:

```c
// 1. Ø¹Ø§Ø¯ÙŠ (Ù…Ø´ prepared ÙˆÙ„Ø§ enabled)
struct clk *devm_clk_get(dev, "uart");

// 2. Ù…Ø¹ prepare
struct clk *devm_clk_get_prepared(dev, "uart");
// = devm_clk_get + clk_prepare

// 3. Ù…Ø¹ prepare + enable
struct clk *devm_clk_get_enabled(dev, "uart");
// = devm_clk_get + clk_prepare + clk_enable

// 4. Optional (Ù„Ùˆ Ù…Ø´ Ù…ÙˆØ¬ÙˆØ¯ØŒ ÙŠØ±Ø¬Ø¹ NULL Ù…Ø´ error)
struct clk *devm_clk_get_optional(dev, "uart");

// 5. Optional + prepared
struct clk *devm_clk_get_optional_prepared(dev, "uart");

// 6. Optional + enabled
struct clk *devm_clk_get_optional_enabled(dev, "uart");

// 7. Optional + enabled + set rate!
struct clk *devm_clk_get_optional_enabled_with_rate(dev, "uart", 48000000);
```

---

### Bulk Get (Ø¬ÙŠØ¨ Ù…Ø¬Ù…ÙˆØ¹Ø© Ù…Ø±Ø© ÙˆØ§Ø­Ø¯Ø©):

```c
struct clk_bulk_data clks[] = {
    { .id = "ahb" },
    { .id = "apb" },
    { .id = "cpu" },
};

// Ø¬ÙŠØ¨Ù‡Ù… ÙƒÙ„Ù‡Ù… Ø¯ÙØ¹Ø© ÙˆØ§Ø­Ø¯Ø©
int ret = clk_bulk_get(dev, ARRAY_SIZE(clks), clks);

// Ø£Ùˆ Ø§Ù„Ù€ managed version
devm_clk_bulk_get(dev, ARRAY_SIZE(clks), clks);

// Ø´ØºÙ‘Ù„Ù‡Ù… ÙƒÙ„Ù‡Ù…
clk_bulk_prepare_enable(ARRAY_SIZE(clks), clks);
```

---

### Get All Clocks:
```c
struct clk_bulk_data *clks;
int num_clks;

// Ø¬ÙŠØ¨ **ÙƒÙ„** Ø§Ù„Ù€ clocks Ø§Ù„Ù„ÙŠ ÙÙŠ Ø§Ù„Ù€ device tree
num_clks = clk_bulk_get_all(dev, &clks);

pr_info("Found %d clocks!\n", num_clks);
```

---

## 6ï¸âƒ£ Enable/Disable (Ø§Ù„ØªØ´ØºÙŠÙ„/Ø§Ù„Ø¥ÙŠÙ‚Ø§Ù) ğŸ”Œ

```c
int clk_enable(struct clk *clk);
void clk_disable(struct clk *clk);
```

### Ø§Ù„Ù‚ÙˆØ§Ø¹Ø¯ Ø§Ù„Ù…Ù‡Ù…Ø©:

âœ… **ÙŠÙØ³Ù…Ø­** Ø¨Ø§Ø³ØªØ®Ø¯Ø§Ù…Ù‡Ù… ÙÙŠ **atomic context**
âœ… **Ø³Ø±ÙŠØ¹ÙŠÙ† Ø¬Ø¯Ø§Ù‹** (nanoseconds)
âŒ **Ù…Ù…Ù†ÙˆØ¹ ÙŠÙ†Ø§Ù…** Ø¯Ø§Ø®Ù„Ù‡Ù…

```c
// ÙÙŠ interrupt handler
static irqreturn_t my_interrupt(int irq, void *data)
{
    // Ø¯Ù‡ safe! âœ…
    clk_enable(dma_clk);

    // Ø§Ø³ØªØ®Ø¯Ù… Ø§Ù„Ù€ DMA...

    clk_disable(dma_clk);
    return IRQ_HANDLED;
}
```

### Reference Counting Ù…Ù‡Ù… Ø¬Ø¯Ø§Ù‹! ğŸ”¢

```c
clk_enable(clk);   // count = 1 âœ… Ø´ØºÙ‘Ù„
clk_enable(clk);   // count = 2 (Ù„Ø³Ù‡ Ø´ØºØ§Ù„)
clk_enable(clk);   // count = 3 (Ù„Ø³Ù‡ Ø´ØºØ§Ù„)

clk_disable(clk);  // count = 2 (Ù„Ø³Ù‡ Ø´ØºØ§Ù„)
clk_disable(clk);  // count = 1 (Ù„Ø³Ù‡ Ø´ØºØ§Ù„)
clk_disable(clk);  // count = 0 âŒ Ø¯Ù„ÙˆÙ‚ØªÙŠ Ù‚ÙÙ„!
```

**Ù„ÙŠÙ‡ØŸ** Ø¹Ø´Ø§Ù† Ù„Ùˆ **3 drivers** Ø¨ÙŠØ³ØªØ®Ø¯Ù…ÙˆØ§ Ù†ÙØ³ Ø§Ù„Ù€ clockØŒ Ù…Ø§ ÙŠÙ‚ÙÙ„ÙˆØ´ Ø¹Ù„Ù‰ Ø¨Ø¹Ø¶!

---

## 7ï¸âƒ£ Rate Control (Ø§Ù„ØªØ­ÙƒÙ… ÙÙŠ Ø§Ù„Ø³Ø±Ø¹Ø©) ğŸï¸

### Ø£) Get Rate (Ø§Ø¹Ø±Ù Ø§Ù„Ø³Ø±Ø¹Ø©):
```c
unsigned long clk_get_rate(struct clk *clk);
```

```c
unsigned long rate = clk_get_rate(cpu_clk);
pr_info("CPU running at %lu Hz (%lu MHz)\n",
        rate, rate / 1000000);
```

---

### Ø¨) Set Rate (ØºÙŠÙ‘Ø± Ø§Ù„Ø³Ø±Ø¹Ø©):
```c
int clk_set_rate(struct clk *clk, unsigned long rate);
```

```c
// Ø¹Ø§ÙŠØ² USB ÙŠØ´ØªØºÙ„ Ø¹Ù„Ù‰ 48 MHz
int ret = clk_set_rate(usb_clk, 48000000);
if (ret) {
    pr_err("Failed to set rate!\n");
    return ret;
}

// ØªØ£ÙƒØ¯
unsigned long actual = clk_get_rate(usb_clk);
pr_info("USB clock = %lu Hz\n", actual);
```

---

### Ø¬) Round Rate (Ø¥ÙŠÙ‡ Ø£Ù‚Ø±Ø¨ Ø³Ø±Ø¹Ø© Ù…Ù…ÙƒÙ†Ø©ØŸ):
```c
long clk_round_rate(struct clk *clk, unsigned long rate);
```

**Ù„ÙŠÙ‡ Ù…Ø­ØªØ§Ø¬ÙŠÙ†Ù‡ØŸ** Ù„Ø£Ù† Ù…Ø´ ÙƒÙ„ Ø³Ø±Ø¹Ø© Ù…Ù…ÙƒÙ†Ø©!

```c
// Ø¹Ø§ÙŠØ² 133 MHz
long rounded = clk_round_rate(my_clk, 133000000);

if (rounded != 133000000) {
    pr_info("Can't do 133 MHz, closest is %ld Hz\n", rounded);
    // Maybe: 125000000 Hz (125 MHz)
}

// Ø®Ù„ÙŠÙ‡Ø§ Ø£Ù‚Ø±Ø¨ Ø­Ø§Ø¬Ø©
clk_set_rate(my_clk, rounded);
```

---

### Ø¯) Set Range (Ø­Ø¯Ø¯ Ù†Ø·Ø§Ù‚):
```c
int clk_set_rate_range(struct clk *clk, unsigned long min, unsigned long max);
int clk_set_min_rate(struct clk *clk, unsigned long rate);
int clk_set_max_rate(struct clk *clk, unsigned long rate);
```

```c
// Ø§Ù„Ù€ SD card Ù…Ø­ØªØ§Ø¬ Ø¨ÙŠÙ† 400 KHz Ùˆ 50 MHz
clk_set_rate_range(sdmmc_clk, 400000, 50000000);

// Ø£Ùˆ Ø­Ø¯Ø¯ minimum Ø¨Ø³
clk_set_min_rate(cpu_clk, 400000000); // Ù…Ø´ Ø£Ù‚Ù„ Ù…Ù† 400 MHz

// Ø£Ùˆ maximum Ø¨Ø³
clk_set_max_rate(cpu_clk, 1200000000); // Ù…Ø´ Ø£Ø¹Ù„Ù‰ Ù…Ù† 1.2 GHz
```

---

### Ù‡Ù€) Set Rate Exclusive:
```c
int clk_set_rate_exclusive(struct clk *clk, unsigned long rate);
```

**Ø¯Ù‡ Ø§Ø®ØªØµØ§Ø± Ù„Ù€:**
```c
clk_rate_exclusive_get(clk);
clk_set_rate(clk, rate);
// Ù„Ø§Ø²Ù… ØªØ¹Ù…Ù„ clk_rate_exclusive_put() Ø¨Ø¹Ø¯ÙŠÙ†
```

---

## 8ï¸âƒ£ Parent Control (Ø§Ù„ØªØ­ÙƒÙ… ÙÙŠ Ø§Ù„Ø£Ø¨) ğŸ‘¨â€ğŸ‘¦

### Get Parent (Ù…ÙŠÙ† Ø§Ù„Ø£Ø¨ØŸ):
```c
struct clk *clk_get_parent(struct clk *clk);
```

```c
struct clk *parent = clk_get_parent(usb_clk);
pr_info("USB clock parent: %s\n", __clk_get_name(parent));
// Output: USB clock parent: pll2
```

---

### Set Parent (ØºÙŠÙ‘Ø± Ø§Ù„Ø£Ø¨):
```c
int clk_set_parent(struct clk *clk, struct clk *parent);
```

```c
// Ø¹Ù†Ø¯Ù†Ø§ Ù…ØµØ¯Ø±ÙŠÙ† Ù…Ø­ØªÙ…Ù„ÙŠÙ†
struct clk *pll1 = clk_get(dev, "pll1");  // 800 MHz
struct clk *pll2 = clk_get(dev, "pll2");  // 600 MHz

// Ø®Ù„Ù‘ÙŠ USB ÙŠÙŠØ¬ÙŠ Ù…Ù† PLL2
clk_set_parent(usb_clk, pll2);
```

---

### Check if Possible Parent:
```c
bool clk_has_parent(const struct clk *clk, const struct clk *parent);
```

```c
if (clk_has_parent(usb_clk, pll1)) {
    pr_info("PLL1 is a valid parent for USB\n");
    clk_set_parent(usb_clk, pll1);
} else {
    pr_err("Can't use PLL1 for USB!\n");
}
```

---

## 9ï¸âƒ£ Device Tree Integration ğŸŒ³

### of_clk_get Functions:

```c
struct clk *of_clk_get(struct device_node *np, int index);
struct clk *of_clk_get_by_name(struct device_node *np, const char *name);
```

**Ù…Ù† Ø§Ù„Ù€ Device Tree:**
```dts
uart0: serial@12340000 {
    compatible = "vendor,uart";
    clocks = <&cru UART_CLK>, <&cru APB_CLK>;
    clock-names = "uart", "apb";
};
```

**ÙÙŠ Ø§Ù„Ù€ Driver:**
```c
struct clk *uart_clk, *apb_clk;

// Ø·Ø±ÙŠÙ‚Ø© 1: Ø¨Ø§Ù„Ù€ index
uart_clk = of_clk_get(np, 0);  // Ø£ÙˆÙ„ clock
apb_clk = of_clk_get(np, 1);   // ØªØ§Ù†ÙŠ clock

// Ø·Ø±ÙŠÙ‚Ø© 2: Ø¨Ø§Ù„Ø§Ø³Ù… (Ø£Ø­Ø³Ù†!)
uart_clk = of_clk_get_by_name(np, "uart");
apb_clk = of_clk_get_by_name(np, "apb");
```

---

## ğŸ”Ÿ Context Save/Restore (Ù„Ù„Ù€ Suspend/Resume)

```c
int clk_save_context(void);
void clk_restore_context(void);
```

**Ù„ÙŠÙ‡ØŸ** Ù„Ù…Ø§ Ø§Ù„Ù†Ø¸Ø§Ù… ÙŠØ¯Ø®Ù„ **deep sleep**ØŒ Ø§Ù„Ù€ registers Ø¨ØªØªÙ…Ø³Ø­!

```c
// ÙÙŠ suspend
static int my_suspend(struct device *dev)
{
    // Ø§Ø­ÙØ¸ Ø­Ø§Ù„Ø© ÙƒÙ„ Ø§Ù„Ù€ clocks
    clk_save_context();

    // Enter deep sleep...

    return 0;
}

// ÙÙŠ resume
static int my_resume(struct device *dev)
{
    // Ø§Ø±Ø¬Ø¹ Ø­Ø§Ù„Ø© Ø§Ù„Ù€ clocks Ø²ÙŠ Ù…Ø§ ÙƒØ§Ù†Øª
    clk_restore_context();

    return 0;
}
```

---

## 1ï¸âƒ£1ï¸âƒ£ Helper Functions (Ù…Ø³Ø§Ø¹Ø¯ÙŠÙ†)

### clk_is_match:
```c
bool clk_is_match(const struct clk *p, const struct clk *q);
```

**Ø¨ÙŠØ´ÙˆÙ** Ù„Ùˆ Ø§Ù„Ù€ 2 clocks Ø¯ÙˆÙ„ Ù†ÙØ³ Ø§Ù„Ù€ hardware ÙˆÙ„Ø§ Ù„Ø£.

```c
struct clk *clk1 = clk_get(dev, "uart");
struct clk *clk2 = clk_get(dev, "uart");

if (clk_is_match(clk1, clk2)) {
    pr_info("Same hardware clock!\n");
}
```

---

### clk_drop_range:
```c
int clk_drop_range(struct clk *clk);
```

**Ø¨ÙŠÙ„ØºÙŠ** Ø£ÙŠ range Ø­Ø·ÙŠØªÙ‡ Ù‚Ø¨Ù„ ÙƒØ¯Ù‡.

```c
// ÙƒÙ†Øª Ø­Ø§Ø·Ø· range
clk_set_rate_range(clk, 100000000, 200000000);

// Ø¯Ù„ÙˆÙ‚ØªÙŠ Ø¹Ø§ÙŠØ² Ø£Ù„ØºÙŠÙ‡
clk_drop_range(clk);
// = clk_set_rate_range(clk, 0, ULONG_MAX);
```

---

### clk_get_sys:
```c
struct clk *clk_get_sys(const char *dev_id, const char *con_id);
```

Ø²ÙŠ `clk_get` Ø¨Ø³ Ø¨ÙŠØ§Ø®Ø¯ **Ø§Ø³Ù… Ø§Ù„Ù€ device** Ù…Ø´ Ø§Ù„Ù€ **device** Ù†ÙØ³Ù‡.

```c
// Ø¨Ø¯Ù„
struct clk *clk = clk_get(dev, "uart");

// ØªÙ‚Ø¯Ø±
struct clk *clk = clk_get_sys("12340000.serial", "uart");
```

---

## Ù…Ø«Ø§Ù„ ÙƒØ§Ù…Ù„ ÙˆØ§Ù‚Ø¹ÙŠ: UART Driver ğŸ“

```c
struct my_uart {
    void __iomem *base;
    struct clk *clk;
    unsigned long baud_rate;
};

static int my_uart_probe(struct platform_device *pdev)
{
    struct my_uart *uart;
    int ret;

    uart = devm_kzalloc(&pdev->dev, sizeof(*uart), GFP_KERNEL);

    // 1. Ø¬ÙŠØ¨ Ø§Ù„Ù€ clock (managed)
    uart->clk = devm_clk_get_enabled(&pdev->dev, "uart");
    if (IS_ERR(uart->clk))
        return PTR_ERR(uart->clk);

    // 2. Ø§Ø¹Ø±Ù Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ø­Ø§Ù„ÙŠØ©
    unsigned long clk_rate = clk_get_rate(uart->clk);
    pr_info("UART clock = %lu Hz\n", clk_rate);

    // 3. Ø³Ø¬Ù‘Ù„ notifier Ø¹Ø´Ø§Ù† ØªØ¹Ø±Ù Ù„Ùˆ Ø§Ù„Ø³Ø±Ø¹Ø© Ø§ØªØºÙŠØ±Øª
    uart->nb.notifier_call = uart_clk_notifier;
    devm_clk_notifier_register(&pdev->dev, uart->clk, &uart->nb);

    // 4. Ø§Ø¶Ø¨Ø· Ø§Ù„Ù€ baud rate
    uart_set_baud_rate(uart, 115200);

    return 0;
}

static int uart_clk_notifier(struct notifier_block *nb,
                             unsigned long event, void *data)
{
    struct my_uart *uart = container_of(nb, struct my_uart, nb);
    struct clk_notifier_data *ndata = data;

    if (event == POST_RATE_CHANGE) {
        // Ø§Ù„Ø³Ø±Ø¹Ø© Ø§ØªØºÙŠØ±Øª! Ø§Ø­Ø³Ø¨ Ø§Ù„Ù€ baud rate ØªØ§Ù†ÙŠ
        uart_recalc_baud_rate(uart, ndata->new_rate);
    }

    return NOTIFY_OK;
}

// Ù„Ù…Ø§ Ø§Ù„Ù€ device ÙŠØªØ´Ø§Ù„
// ÙƒÙ„ Ø­Ø§Ø¬Ø© Ù‡ØªØªØ¹Ù…Ù„ automatically Ù„Ø£Ù†Ù†Ø§ Ø§Ø³ØªØ®Ø¯Ù…Ù†Ø§ devm_*
```

---

## Ø§Ù„Ø®Ù„Ø§ØµØ© Ø§Ù„Ù†Ù‡Ø§Ø¦ÙŠØ© ğŸ“

### Ø§Ù„Ù€ Clock API Ù…Ù‚Ø³ÙˆÙ…Ø© Ù„Ù€:

1. **Lifecycle**: get/put, prepare/unprepare, enable/disable
2. **Configuration**: set_rate, set_parent, set_phase
3. **Query**: get_rate, get_parent, get_accuracy
4. **Constraints**: set_range, rate_exclusive
5. **Notifications**: register/unregister notifier
6. **Bulk operations**: Ø¹Ø´Ø§Ù† ØªØ¹Ù…Ù„ operation Ø¹Ù„Ù‰ Ù…Ø¬Ù…ÙˆØ¹Ø© clocks
7. **Managed (devm)**: automatic cleanup

### Ø§Ù„Ù‚ÙˆØ§Ø¹Ø¯ Ø§Ù„Ø°Ù‡Ø¨ÙŠØ©:

âœ… Ø§Ø³ØªØ®Ø¯Ù… **devm_*** variants Ø¹Ø´Ø§Ù† ØªØªØ¬Ù†Ø¨ leaks
âœ… **prepare** ÙÙŠ process contextØŒ **enable** ÙÙŠ atomic
âœ… Ø¨Ù„Ù‘Ø´ Ø§Ù„Ù€ **enable/disable** calls
âœ… Ø§Ø³ØªØ®Ø¯Ù… **notifiers** Ù„Ùˆ Ù…Ø­ØªØ§Ø¬ ØªØ¹Ø±Ù Ø¨ØªØºÙŠÙŠØ±Ø§Øª
âœ… Ø§Ø³ØªØ®Ø¯Ù… **rate_exclusive** Ù„Ùˆ Ø¹Ø§ÙŠØ² ØªØ¶Ù…Ù† stability

**Ø§Ù„Ù€ typical flow:**
```c
clk = devm_clk_get_enabled(dev, "my_clk");  // Get + prepare + enable
// Use the clock...
// (automatic cleanup when device removed)
```

ÙƒÙ„ Ø¯ÙŠ Ø§Ù„Ø£Ø¯ÙˆØ§Øª Ø§Ù„Ù„ÙŠ Ù…Ø­ØªØ§Ø¬Ù‡Ø§ Ø¹Ø´Ø§Ù† **ØªØªØ­ÙƒÙ… ÙÙŠ Ø§Ù„Ù€ clocks** ÙÙŠ Ø§Ù„Ù†Ø¸Ø§Ù… Ø¨ÙƒÙØ§Ø¡Ø©! ğŸ’ª

---

# Clock Subsystem Debugging Cheatsheet ğŸ”§ğŸ›

## ğŸ“‹ Table of Contents
1. [Kernel Config & Build](#kernel-config)
2. [DebugFS Interface](#debugfs)
3. [SysFS Interface](#sysfs)
4. [Tracing & Logging](#tracing)
5. [Hardware Debugging](#hardware)
6. [Common Problems](#problems)
7. [Tools & Scripts](#tools)

---

## 1ï¸âƒ£ Kernel Config & Build {#kernel-config}

### Enable Debugging Options ÙÙŠ Ø§Ù„Ù€ `.config`:

```bash
# Essential options
CONFIG_COMMON_CLK=y
CONFIG_DEBUG_FS=y              # Ù„Ø§Ø²Ù… Ù„Ù„Ù€ debugfs
CONFIG_COMMON_CLK_DEBUG=y      # Ù…Ø¹Ù„ÙˆÙ…Ø§Øª Ø£ÙƒØªØ± ÙÙŠ debugfs

# Advanced debugging
CONFIG_DEBUG_KERNEL=y
CONFIG_DYNAMIC_DEBUG=y         # Ø¹Ø´Ø§Ù† dynamic pr_debug
CONFIG_FTRACE=y                # Ù„Ù„Ù€ function tracing
CONFIG_KPROBES=y               # Ù„Ù„Ù€ kprobe tracing
CONFIG_PRINTK_TIME=y           # timestamps ÙÙŠ dmesg

# Clock-specific debugging
CONFIG_CLK_SUNXI=y             # Ù…Ø«Ø§Ù„: Ù„Ùˆ Ø¨ØªØ´ØªØºÙ„ Ø¹Ù„Ù‰ Allwinner
CONFIG_CLK_ROCKCHIP=y          # Ù…Ø«Ø§Ù„: Ù„Ùˆ Ø¨ØªØ´ØªØºÙ„ Ø¹Ù„Ù‰ Rockchip
```

### Enable via menuconfig:

```bash
make menuconfig

# Navigate to:
Device Drivers --->
  Common Clock Framework --->
    [*] DebugFS representation of clock tree
    [*] Enable clock framework debugging

Kernel hacking --->
  [*] Debug Filesystem
  [*] Tracers --->
    [*] Kernel Function Tracer
```

### Build Ù…Ø¹ Debug Symbols:

```bash
# ÙÙŠ Ø§Ù„Ù€ Makefile Ø£Ùˆ .config
CONFIG_DEBUG_INFO=y
CFLAGS += -g -O0    # disable optimization Ù„Ù„Ù€ debugging

# Build
make -j$(nproc) ARCH=arm64 CROSS_COMPILE=aarch64-linux-gnu-
```

---

## 2ï¸âƒ£ DebugFS Interface {#debugfs}

### Mount DebugFS:

```bash
# Check if mounted
mount | grep debugfs

# Mount manually
mount -t debugfs none /sys/kernel/debug

# Or add to /etc/fstab
echo "debugfs /sys/kernel/debug debugfs defaults 0 0" >> /etc/fstab
```

---

### ğŸŒ³ Clock Tree Summary

```bash
# Ø¹Ø±Ø¶ ÙƒÙ„ Ø§Ù„Ù€ clocks ÙÙŠ Ø§Ù„Ù†Ø¸Ø§Ù…
cat /sys/kernel/debug/clk/clk_summary

# Output example:
#    clock                         enable_cnt  prepare_cnt  rate        accuracy phase
# ----------------------------------------------------------------------------------------
#  xin24m                          3           3            24000000    0        0
#     cpll                         1           1            1200000000  0        0
#        aclk_vop                  1           1            400000000   0        0
#        hclk_vop                  1           1            200000000   0        0
#     gpll                         2           2            1188000000  0        0
#        aclk_bus                  0           0            396000000   0        0
```

**Understanding the columns:**
- `enable_cnt`: ÙƒØ§Ù… Ù…Ø±Ø© Ø§ØªØ¹Ù…Ù„ enable (reference count)
- `prepare_cnt`: ÙƒØ§Ù… Ù…Ø±Ø© Ø§ØªØ¹Ù…Ù„ prepare
- `rate`: Ø§Ù„Ø³Ø±Ø¹Ø© Ø§Ù„Ø­Ø§Ù„ÙŠØ© Ø¨Ø§Ù„Ù€ Hz
- `accuracy`: Ø§Ù„Ø¯Ù‚Ø© Ø¨Ø§Ù„Ù€ ppb
- `phase`: phase shift Ø¨Ø§Ù„Ø¯Ø±Ø¬Ø§Øª

---

### ğŸ” Individual Clock Details

```bash
# Navigate to specific clock
cd /sys/kernel/debug/clk/uart0

# Available files:
ls -la
# clk_accuracy
# clk_duty_cycle
# clk_enable_count
# clk_flags
# clk_max_rate
# clk_min_rate
# clk_notifier_count
# clk_parent
# clk_phase
# clk_possible_parents
# clk_prepare_count
# clk_rate

# Read current rate
cat clk_rate
# 100000000

# Read parent
cat clk_parent
# apb_clk

# Read possible parents (if mux)
cat clk_possible_parents
# pll1 pll2 xin24m

# Read enable count
cat clk_enable_count
# 2

# Read flags
cat clk_flags
# 0x00000006  # CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED
```

---

### ğŸ“Š Clock Flags Decoder

```c
// Ù…Ù† include/linux/clk-provider.h
#define CLK_SET_RATE_GATE       BIT(0)  // 0x01 - Ù„Ø§Ø²Ù… ÙŠÙƒÙˆÙ† disabled Ø¹Ø´Ø§Ù† ØªØºÙŠØ± rate
#define CLK_SET_PARENT_GATE     BIT(1)  // 0x02 - Ù„Ø§Ø²Ù… ÙŠÙƒÙˆÙ† disabled Ø¹Ø´Ø§Ù† ØªØºÙŠØ± parent
#define CLK_SET_RATE_PARENT     BIT(2)  // 0x04 - Ù„Ùˆ ØºÙŠØ±Øª rateØŒ ØºÙŠØ± Ø§Ù„Ø£Ø¨ ÙƒÙ…Ø§Ù†
#define CLK_IGNORE_UNUSED       BIT(3)  // 0x08 - Ù…Ø§ ØªÙ‚ÙÙ„ÙˆØ´ Ù„Ùˆ Ù…Ø´ Ù…Ø³ØªØ®Ø¯Ù…
#define CLK_GET_RATE_NOCACHE    BIT(6)  // 0x40 - Ø¯Ø§ÙŠÙ…Ø§Ù‹ Ø§Ù‚Ø±Ø§ Ù…Ù† hardware
#define CLK_SET_RATE_NO_REPARENT BIT(7) // 0x80 - Ù…Ø§ ØªØºÙŠØ±Ø´ parent Ù„Ù…Ø§ ØªØºÙŠØ± rate
```

**Script Ù„ÙÙƒ Ø§Ù„Ù€ flags:**
```bash
#!/bin/bash
FLAGS=$(cat /sys/kernel/debug/clk/uart0/clk_flags)
HEX_FLAGS=$((FLAGS))

echo "Flags: 0x$(printf '%08x' $HEX_FLAGS)"
[ $(($HEX_FLAGS & 0x01)) -ne 0 ] && echo "  - CLK_SET_RATE_GATE"
[ $(($HEX_FLAGS & 0x02)) -ne 0 ] && echo "  - CLK_SET_PARENT_GATE"
[ $(($HEX_FLAGS & 0x04)) -ne 0 ] && echo "  - CLK_SET_RATE_PARENT"
[ $(($HEX_FLAGS & 0x08)) -ne 0 ] && echo "  - CLK_IGNORE_UNUSED"
[ $(($HEX_FLAGS & 0x40)) -ne 0 ] && echo "  - CLK_GET_RATE_NOCACHE"
```

---

### ğŸ”¬ Clock Tree Visualization

```bash
# Print tree structure
cd /sys/kernel/debug/clk
tree -L 3

# Or custom script
#!/bin/bash
function print_clk_tree() {
    local CLK=$1
    local INDENT=$2

    echo "${INDENT}${CLK}"

    for CHILD in /sys/kernel/debug/clk/*/clk_parent; do
        PARENT=$(cat $CHILD)
        if [ "$PARENT" = "$CLK" ]; then
            CHILD_NAME=$(dirname $CHILD | xargs basename)
            print_clk_tree $CHILD_NAME "${INDENT}  "
        fi
    done
}

# Start from root clocks
for CLK in /sys/kernel/debug/clk/*; do
    NAME=$(basename $CLK)
    PARENT=$(cat $CLK/clk_parent 2>/dev/null)
    [ -z "$PARENT" ] && print_clk_tree $NAME ""
done
```

---

## 3ï¸âƒ£ SysFS Interface {#sysfs}

### Device-Specific Clocks

```bash
# Ù„ÙƒÙ„ device ÙÙŠ Ø§Ù„Ù†Ø¸Ø§Ù…
cd /sys/devices/platform/

# Example: UART device
cd 12340000.serial

# Clock info
cat clk/clk_rate
cat clk/clk_enable_count

# Ø£Ùˆ
cd /sys/class/tty/ttyS0/device/clk/
```

---

### Assigned Clocks (Ù…Ù† Device Tree)

```bash
# Ø´ÙˆÙ Ø§Ù„Ù€ clocks Ø§Ù„Ù…Ø­Ø¯Ø¯Ø© ÙÙŠ DT
cat /proc/device-tree/soc/uart@12340000/assigned-clocks
cat /proc/device-tree/soc/uart@12340000/assigned-clock-rates
```

---

## 4ï¸âƒ£ Tracing & Logging {#tracing}

### A) Dynamic Debug (pr_debug)

```bash
# Enable all clock framework debug messages
echo "file drivers/clk/clk.c +p" > /sys/kernel/debug/dynamic_debug/control

# Enable for specific function
echo "func clk_set_rate +p" > /sys/kernel/debug/dynamic_debug/control

# Enable for specific module
echo "module clk_rockchip +p" > /sys/kernel/debug/dynamic_debug/control

# Disable
echo "file drivers/clk/clk.c -p" > /sys/kernel/debug/dynamic_debug/control

# View current settings
cat /sys/kernel/debug/dynamic_debug/control | grep clk
```

---

### B) Kernel Messages (dmesg)

```bash
# Watch clock messages in real-time
dmesg -w | grep -i "clk\|clock"

# Look for errors
dmesg | grep -E "clk.*error|clk.*fail|clk.*warn"

# Common patterns
dmesg | grep "clk_set_rate"
dmesg | grep "clk_enable"
dmesg | grep "CLK:"

# With timestamps
dmesg -T | grep clk
```

---

### C) Ftrace (Function Tracer)

#### Setup:
```bash
cd /sys/kernel/debug/tracing

# Enable function tracer
echo function > current_tracer

# Filter only clock functions
echo '*clk*' > set_ftrace_filter

# Or specific functions
echo clk_enable >> set_ftrace_filter
echo clk_disable >> set_ftrace_filter
echo clk_set_rate >> set_ftrace_filter

# Start tracing
echo 1 > tracing_on

# Do your operation...
# (e.g., modprobe driver, or cat /dev/ttyS0)

# Stop tracing
echo 0 > tracing_on

# View trace
cat trace | less

# Clear trace
echo > trace
```

#### Example Trace Output:
```
# tracer: function
#
#           TASK-PID   CPU#   TIMESTAMP  FUNCTION
#              | |       |       |         |
     kworker/0:1-123   [000]   100.123456: clk_prepare <-uart_probe
     kworker/0:1-123   [000]   100.123789: clk_enable <-uart_probe
     kworker/0:1-123   [000]   100.124001: clk_set_rate <-uart_set_baud
```

---

### D) Trace Events

```bash
cd /sys/kernel/debug/tracing

# List available clock events
ls events/clk/

# Example events:
# - clk_enable
# - clk_disable
# - clk_set_rate
# - clk_set_parent
# - clk_prepare
# - clk_unprepare

# Enable all clock events
echo 1 > events/clk/enable

# Or enable specific event
echo 1 > events/clk/clk_set_rate/enable

# Start tracing
echo 1 > tracing_on

# View trace
cat trace_pipe
# Or
cat trace

# Filter by specific clock
echo 'name == "uart0"' > events/clk/clk_set_rate/filter
```

#### Example Event Output:
```
<idle>-0     [000] d... 104.567890: clk_set_rate: uart0 100000000 -> 115200
<idle>-0     [000] d... 104.567901: clk_enable: uart0
```

---

### E) Kprobe Dynamic Tracing

```bash
cd /sys/kernel/debug/tracing

# Add probe on clk_set_rate function
echo 'p:myprobe clk_set_rate clk=%di rate=%si' > kprobe_events
# %di = first argument (RDI register)
# %si = second argument (RSI register)

# Enable the probe
echo 1 > events/kprobes/myprobe/enable

# View trace
cat trace_pipe

# Remove probe
echo 0 > events/kprobes/myprobe/enable
echo '-:myprobe' > kprobe_events
```

---

## 5ï¸âƒ£ Hardware-Level Debugging {#hardware}

### A) Register Dumps

#### ÙÙŠ Ø§Ù„Ù€ Driver Code:
```c
// Add to your clock driver
static void dump_clock_registers(void __iomem *base)
{
    pr_info("=== Clock Registers Dump ===\n");
    pr_info("CRU_CLKSEL_CON0  = 0x%08x\n", readl(base + 0x0000));
    pr_info("CRU_CLKSEL_CON1  = 0x%08x\n", readl(base + 0x0004));
    pr_info("CRU_CLKGATE_CON0 = 0x%08x\n", readl(base + 0x0200));
    pr_info("CRU_CLKGATE_CON1 = 0x%08x\n", readl(base + 0x0204));
    pr_info("CRU_PLL_CON0     = 0x%08x\n", readl(base + 0x0400));
    pr_info("============================\n");
}
```

---

#### Via devmem (Ù…Ù† userspace):
```bash
# Install devmem2 tool
apt-get install devmem2

# Read register (32-bit)
devmem2 0x12340000
# Output: Value at address 0x12340000: 0xABCD1234

# Write register
devmem2 0x12340000 w 0x12345678

# Read multiple registers (bash script)
#!/bin/bash
BASE=0x12340000
for i in {0..15}; do
    ADDR=$(printf "0x%08x" $((BASE + i*4)))
    echo -n "[$ADDR] = "
    devmem2 $ADDR | grep Value
done
```

---

### B) Logic Analyzer / Oscilloscope

#### ØªØ¬Ù‡ÙŠØ² Ø§Ù„Ù€ Hardware:

```
Signals to probe:
â”œâ”€â”€ Clock Output Pin (CLKO)
â”œâ”€â”€ Crystal/Oscillator (XIN/XOUT)
â”œâ”€â”€ PLL Output (if accessible)
â””â”€â”€ Peripheral Clock Input

Equipment needed:
â”œâ”€â”€ Logic Analyzer (Saleae, cheaplogic, etc.)
â”œâ”€â”€ Oscilloscope (100MHz+ for high-speed clocks)
â””â”€â”€ Probes (10:1 for oscilloscope)
```

#### Measurements:

```bash
# 1. Frequency Measurement
# Expected: 24 MHz crystal
# Measure: Should see stable 24.000 MHz Â± 50 ppm

# 2. Duty Cycle
# Expected: 50% (for most clocks)
# Measure: Time_high / Period

# 3. Jitter
# Expected: < 50 ps RMS (for good clock)
# Measure: Use oscilloscope's jitter analysis

# 4. Rise/Fall Time
# Expected: < 10% of period
# For 100 MHz: < 1 ns
```

---

### C) JTAG Debugging

```bash
# Connect OpenOCD
openocd -f interface/jlink.cfg -f target/stm32mp15x.cfg

# In OpenOCD console:
> halt
> mdw 0x50000000 0x100    # Memory Display Word (dump 256 registers)

# Read specific register
> mdw 0x50000000          # RCC_TZCR register
0x50000000: abcd1234

# Write register
> mww 0x50000000 0x12345678

# Resume
> resume
```

---

### D) Using /dev/mem (Direct Memory Access)

```c
// Example C program to read registers
#include <stdio.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <stdint.h>

#define CRU_BASE 0x12340000
#define CRU_SIZE 0x1000

int main() {
    int fd = open("/dev/mem", O_RDWR | O_SYNC);

    volatile uint32_t *cru = mmap(NULL, CRU_SIZE,
                                   PROT_READ | PROT_WRITE,
                                   MAP_SHARED, fd, CRU_BASE);

    printf("CRU_CLKSEL_CON0 = 0x%08x\n", cru[0x0000/4]);
    printf("CRU_CLKGATE_CON0 = 0x%08x\n", cru[0x0200/4]);

    munmap((void*)cru, CRU_SIZE);
    close(fd);
    return 0;
}

# Compile and run
gcc -o read_regs read_regs.c
./read_regs
```

---

## 6ï¸âƒ£ Common Problems & Solutions {#problems}

### âŒ Problem 1: Clock Not Enabling

**Symptoms:**
```bash
# Enable count = 0 even after clk_enable()
cat /sys/kernel/debug/clk/usb_clk/clk_enable_count
# 0

dmesg | grep usb_clk
# usb_clk: failed to enable
```

**Debug Steps:**

```bash
# 1. Check if clock is gated by parent
cat /sys/kernel/debug/clk/usb_clk/clk_parent
cat /sys/kernel/debug/clk/apb_clk/clk_enable_count  # Should be > 0

# 2. Check power domain
cat /sys/kernel/debug/pm_genpd/pm_genpd_summary
# usb_pd should be "on"

# 3. Enable dynamic debug
echo "func clk_enable +p" > /sys/kernel/debug/dynamic_debug/control
echo "func clk_gate_enable +p" > /sys/kernel/debug/dynamic_debug/control

# 4. Check register directly
devmem2 0x12340200  # CRU_CLKGATE_CON
# Bit should be 0 (enabled)
```

**Solution:**
```c
// In driver code, add error checking:
ret = clk_prepare_enable(clk);
if (ret) {
    dev_err(dev, "Failed to enable clock: %d\n", ret);
    // Check parent
    struct clk *parent = clk_get_parent(clk);
    dev_err(dev, "Parent: %s, enabled: %d\n",
            __clk_get_name(parent),
            __clk_is_enabled(parent));
}
```

---

### âŒ Problem 2: Wrong Clock Rate

**Symptoms:**
```bash
# Expected: 48 MHz, Got: 47.923 MHz
cat /sys/kernel/debug/clk/usb_clk/clk_rate
# 47923076
```

**Debug Steps:**

```bash
# 1. Trace the clock tree
cd /sys/kernel/debug/clk/usb_clk
cat clk_parent     # pll2
cd ../pll2
cat clk_rate       # 1200000000
cat clk_parent     # xin24m
cd ../xin24m
cat clk_rate       # 24000000

# 2. Calculate expected rate
# PLL2 = 24M * (M/N) = 24M * (50/1) = 1200M
# USB = PLL2 / 25 = 1200M / 25 = 48M

# 3. Check divider register
devmem2 0x12340010  # USB_CLKDIV register
# Should be 25 (0x19)

# 4. Enable rate tracing
echo 1 > /sys/kernel/debug/tracing/events/clk/clk_set_rate/enable
```

**Solution:**
```c
// Use clk_round_rate to check
long rounded = clk_round_rate(usb_clk, 48000000);
dev_info(dev, "Requested: 48000000, Rounded: %ld\n", rounded);

if (rounded != 48000000) {
    dev_warn(dev, "Can't achieve exact 48MHz\n");
}

clk_set_rate(usb_clk, rounded);
```

---

### âŒ Problem 3: Clock Glitches / Instability

**Symptoms:**
```bash
# UART receiving garbage data
# Devices resetting randomly
# Kernel crashes during clock change
```

**Debug Steps:**

```bash
# 1. Check for clock glitches with oscilloscope
# Look for:
#   - Frequency spikes
#   - Missing pulses
#   - Voltage drops

# 2. Check if CLK_SET_RATE_GATE is needed
cat /sys/kernel/debug/clk/uart_clk/clk_flags
# Should have 0x01 if gate required

# 3. Check notifiers
cat /sys/kernel/debug/clk/uart_clk/clk_notifier_count
# Should be > 0 if driver registered notifier

# 4. Use ftrace to catch the glitch
cd /sys/kernel/debug/tracing
echo 1 > events/clk/clk_set_rate/enable
echo 1 > events/irq/enable  # Check for spurious IRQs
cat trace_pipe
```

**Solution:**
```c
// Add CLK_SET_RATE_GATE flag
static struct clk_init_data uart_clk_init = {
    .name = "uart_clk",
    .ops = &clk_divider_ops,
    .flags = CLK_SET_RATE_GATE,  // Disable before changing
};

// Or register notifier
static int uart_clk_notifier(struct notifier_block *nb,
                             unsigned long event, void *data)
{
    if (event == PRE_RATE_CHANGE) {
        // Pause UART transfers
        uart_stop_tx(uart);
    } else if (event == POST_RATE_CHANGE) {
        // Recalculate baud rate and resume
        uart_update_baud(uart);
        uart_start_tx(uart);
    }
    return NOTIFY_OK;
}
```

---

### âŒ Problem 4: PLL Not Locking

**Symptoms:**
```bash
dmesg | grep PLL
# PLL2 failed to lock
# Timeout waiting for PLL

cat /sys/kernel/debug/clk/pll2/clk_rate
# 0   # PLL not running
```

**Debug Steps:**

```bash
# 1. Check PLL registers
devmem2 0x12340400  # PLL_CON0
devmem2 0x12340404  # PLL_CON1
devmem2 0x12340408  # PLL_CON2 (lock status)

# 2. Check if lock bit is set
# Bit 31 should be 1 when locked

# 3. Check PLL configuration
# M, N, P values must be in valid range

# 4. Verify input clock
cat /sys/kernel/debug/clk/xin24m/clk_rate
# Should be stable 24000000

# 5. Measure with oscilloscope
# Check if reference clock (XIN) is stable
```

**Solution:**
```c
// Add timeout and retry logic
static int wait_pll_lock(void __iomem *base)
{
    int timeout = 1000;
    u32 val;

    while (timeout--) {
        val = readl(base + PLL_CON2);
        if (val & PLL_LOCK_BIT)
            return 0;
        udelay(10);
    }

    pr_err("PLL failed to lock!\n");
    // Dump PLL registers for debug
    pr_err("PLL_CON0=0x%08x\n", readl(base + PLL_CON0));
    pr_err("PLL_CON1=0x%08x\n", readl(base + PLL_CON1));

    return -ETIMEDOUT;
}
```

---

### âŒ Problem 5: Unused Clock Disabled

**Symptoms:**
```bash
dmesg | grep "unused"
# Disabling unused clock: usb_clk

# Device not working because clock was disabled
```

**Debug Steps:**

```bash
# Check if CLK_IGNORE_UNUSED is set
cat /sys/kernel/debug/clk/usb_clk/clk_flags
# Should have 0x08 bit

# Check enable count at boot
dmesg | grep -A5 "clk_summary"
```

**Solution:**

**Option 1: Add flag in driver:**
```c
static struct clk_init_data usb_clk_init = {
    .name = "usb_clk",
    .ops = &clk_gate_ops,
    .flags = CLK_IGNORE_UNUSED,  // Don't disable at boot
};
```

**Option 2: Boot parameter:**
```bash
# Add to kernel command line
clk_ignore_unused

# In bootloader (U-Boot):
setenv bootargs "... clk_ignore_unused"
saveenv
```

**Option 3: Device Tree:**
```dts
&usb_clk {
    clock-ignore-unused;
};
```

---

## 7ï¸âƒ£ Tools & Scripts {#tools}

### A) Clock Summary Script

```bash
#!/bin/bash
# clock_summary.sh - Enhanced clock summary

echo "=== Clock Tree Summary ==="
echo ""

for CLK in /sys/kernel/debug/clk/*; do
    NAME=$(basename $CLK)

    # Skip if not a directory
    [ ! -d "$CLK" ] && continue

    RATE=$(cat $CLK/clk_rate 2>/dev/null || echo "N/A")
    ENABLE=$(cat $CLK/clk_enable_count 2>/dev/null || echo "N/A")
    PARENT=$(cat $CLK/clk_parent 2>/dev/null || echo "ROOT")

    printf "%-30s %12s Hz  Enable:%s  Parent:%s\n" \
           "$NAME" "$RATE" "$ENABLE" "$PARENT"
done | sort

echo ""
echo "=== Enabled Clocks Only ==="
for CLK in /sys/kernel/debug/clk/*; do
    ENABLE=$(cat $CLK/clk_enable_count 2>/dev/null)
    if [ "$ENABLE" -gt 0 ] 2>/dev/null; then
        NAME=$(basename $CLK)
        RATE=$(cat $CLK/clk_rate)
        printf "%-30s %12s Hz  Count:%d\n" "$NAME" "$RATE" "$ENABLE"
    fi
done
```

---

### B) Clock Rate Converter

```bash
#!/bin/bash
# rate_converter.sh - Convert Hz to human-readable

convert_rate() {
    RATE=$1

    if [ $RATE -ge 1000000000 ]; then
        echo "$(awk "BEGIN {printf \"%.3f\", $RATE/1000000000}") GHz"
    elif [ $RATE -ge 1000000 ]; then
        echo "$(awk "BEGIN {printf \"%.3f\", $RATE/1000000}") MHz"
    elif [ $RATE -ge 1000 ]; then
        echo "$(awk "BEGIN {printf \"%.3f\", $RATE/1000}") KHz"
    else
        echo "$RATE Hz"
    fi
}

# Usage
for CLK in /sys/kernel/debug/clk/*; do
    [ -d "$CLK" ] || continue
    NAME=$(basename $CLK)
    RATE=$(cat $CLK/clk_rate 2>/dev/null)
    [ -z "$RATE" ] && continue

    printf "%-30s : %s\n" "$NAME" "$(convert_rate $RATE)"
done
```

---

### C) Monitor Clock Changes

```bash
#!/bin/bash
# clock_monitor.sh - Monitor clock rate changes

CLOCK=$1
INTERVAL=${2:-1}  # Default 1 second

echo "Monitoring clock: $CLOCK (Ctrl+C to stop)"
echo "Time                Rate           Change"
echo "================================================"

LAST_RATE=$(cat /sys/kernel/debug/clk/$CLOCK/clk_rate)

while true; do
    RATE=$(cat /sys/kernel/debug/clk/$CLOCK/clk_rate)
    TIME=$(date '+%H:%M:%S')

    if [ "$RATE" != "$LAST_RATE" ]; then
        CHANGE=$((RATE - LAST_RATE))
        printf "%s   %12d   %+d\n" "$TIME" "$RATE" "$CHANGE"
        LAST_RATE=$RATE
    fi

    sleep $INTERVAL
done

# Usage:
# ./clock_monitor.sh uart0 1
```

---

### D) PLL Calculator

```python
#!/usr/bin/env python3
# pll_calc.py - Calculate PLL parameters

def calculate_pll(ref_clk, target_freq, max_m=512, max_n=16, max_p=8):
    """
    Calculate PLL parameters: freq = (ref_clk * M) / (N * P)
    """
    best_diff = float('inf')
    best_params = None

    for m in range(1, max_m + 1):
        for n in range(1, max_n + 1):
            for p in range(1, max_p + 1):
                freq = (ref_clk * m) / (n * p)
                diff = abs(freq - target_freq)

                if diff < best_diff:
                    best_diff = diff
                    best_params = (m, n, p, freq)

                    if diff == 0:
                        return best_params

    return best_params

# Example
ref = 24_000_000  # 24 MHz crystal
target = 800_000_000  # 800 MHz target

m, n, p, actual = calculate_pll(ref, target)
print(f"Target: {target/1e6:.3f} MHz")
print(f"Actual: {actual/1e6:.3f} MHz")
print(f"M={m}, N={n}, P={p}")
print(f"Error: {abs(actual-target)} Hz ({abs(actual-target)/target*100:.4f}%)")

# Output:
# Target: 800.000 MHz
# Actual: 800.000 MHz
# M=100, N=3, P=1
# Error: 0 Hz (0.0000%)
```

---

### E) Register Bit Decoder

```bash
#!/bin/bash
# decode_reg.sh - Decode register bits

decode_clkgate_reg() {
    REG_VAL=$1

    echo "Clock Gate Register: 0x$(printf '%08x' $REG_VAL)"
    echo "Bit  Clock       Status"
    echo "=========================="

    CLOCKS=(
        "UART0" "UART1" "UART2" "UART3"
        "I2C0" "I2C1" "SPI0" "SPI1"
        "USB" "SDMMC" "EMMC" "GMAC"
        "GPU" "VPU" "VOPL" "VOPB"
    )

    for i in {0..15}; do
        BIT=$((REG_VAL & (1 << i)))
        if [ $BIT -eq 0 ]; then
            STATUS="ENABLED"
        else
            STATUS="DISABLED"
        fi
        printf "%2d   %-10s %s\n" $i "${CLOCKS[$i]}" "$STATUS"
    done
}

# Usage
REG=$(devmem2 0x12340200 | grep Value | awk '{print $NF}')
decode_clkgate_reg $REG
```

---

### F) Full System Clock Report

```bash
#!/bin/bash
# clock_report.sh - Generate comprehensive report

OUTPUT="clock_report_$(date +%Y%m%d_%H%M%S).txt"

{
    echo "==============================================="
    echo "Clock System Report"
    echo "Generated: $(date)"
    echo "Kernel: $(uname -r)"
    echo "==============================================="
    echo ""

    echo "=== Clock Summary ==="
    cat /sys/kernel/debug/clk/clk_summary
    echo ""

    echo "=== Enabled Clocks ==="
    for CLK in /sys/kernel/debug/clk/*; do
        EN=$(cat $CLK/clk_enable_count 2>/dev/null)
        if [ "$EN" -gt 0 ] 2>/dev/null; then
            NAME=$(basename $CLK)
            RATE=$(cat $CLK/clk_rate)
            PARENT=$(cat $CLK/clk_parent)
            echo "$NAME: $RATE Hz (enable_count=$EN, parent=$PARENT)"
        fi
    done
    echo ""

    echo "=== Recent Clock Messages ==="
    dmesg | grep -i clk | tail -50
    echo ""

    echo "=== Clock Drivers Loaded ==="
    lsmod | grep clk
    echo ""

    echo "=== Device Tree Clocks ==="
    find /proc/device-tree -name "*clock*" -type f 2>/dev/null | \
    while read F; do
        echo "$F: $(xxd -p $F | tr -d '\n')"
    done

} > "$OUTPUT"

echo "Report saved to: $OUTPUT"
```

---

## ğŸ¯ Quick Reference Card

### Essential Commands:
```bash
# View all clocks
cat /sys/kernel/debug/clk/clk_summary

# Check specific clock
cat /sys/kernel/debug/clk/uart0/clk_rate
cat /sys/kernel/debug/clk/uart0/clk_enable_count

# Enable debug messages
echo "file drivers/clk/*.c +p" > /sys/kernel/debug/dynamic_debug/control

# Trace clock operations
echo 1 > /sys/kernel/debug/tracing/events/clk/enable
cat /sys/kernel/debug/tracing/trace_pipe

# Read register
devmem2 0x12340000

# Monitor dmesg
dmesg -w | grep -i clk
```

---

## ğŸ“š References

```
Documentation:
â”œâ”€â”€ Kernel Docs: Documentation/driver-api/clk.rst
â”œâ”€â”€ Device Tree: Documentation/devicetree/bindings/clock/
â”œâ”€â”€ Ftrace: Documentation/trace/ftrace.rst
â””â”€â”€ DebugFS: Documentation/filesystems/debugfs.txt

Source Code:
â”œâ”€â”€ Core: drivers/clk/clk.c
â”œâ”€â”€ Providers: drivers/clk/clk-*.c
â”œâ”€â”€ Platform: drivers/clk/<vendor>/
â””â”€â”€ Headers: include/linux/clk*.h
```

---

## ğŸ”¥ Pro Tips

1. **Always enable CONFIG_COMMON_CLK_DEBUG** ÙÙŠ development builds
2. **Use ftrace events** Ø£Ø³Ù‡Ù„ Ù…Ù† printk debugging
3. **Check parent chain** Ù„Ù…Ø§ Ø§Ù„Ø³Ø±Ø¹Ø© ØºÙ„Ø·
4. **Verify hardware** Ù…Ø¹ oscilloscope Ù„Ù„Ù€ critical clocks
5. **Test with stress** - ØºÙŠØ± Ø§Ù„Ø³Ø±Ø¹Ø© ÙƒØªÙŠØ± ÙˆØ´ÙˆÙ stability
6. **Document findings** - Ø§Ø¹Ù…Ù„ script ÙŠØ·Ù„Ø¹ report
7. **Compare with working board** Ù„Ùˆ Ø¹Ù†Ø¯Ùƒ reference
8. **Read TRM carefully** - Ø§Ù„Ù€ Technical Reference Manual ÙÙŠÙ‡ ÙƒÙ„ Ø­Ø§Ø¬Ø©

---

Ø§Ù„Ù€ Cheatsheet Ø¯Ù‡ ÙŠÙƒÙÙŠÙƒ Ù„ØªØ¹Ù…Ù„ debug Ù„Ø£ÙŠ Ù…Ø´ÙƒÙ„Ø© ÙÙŠ Ø§Ù„Ù€ clock subsystem! ğŸ“ğŸ’ª
