Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : qr_decode
Version: R-2020.09-SP5
Date   : Mon Nov 22 00:27:03 2021
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
qr_decode              70000             saed32hvt_ss0p95v125c
detect_rotation        8000              saed32hvt_ss0p95v125c
log_mydesign_6         8000              saed32hvt_ss0p95v125c
antilog_mydesign_18    8000              saed32hvt_ss0p95v125c
antilog_mydesign_17    8000              saed32hvt_ss0p95v125c
antilog_mydesign_16    8000              saed32hvt_ss0p95v125c
antilog_mydesign_15    8000              saed32hvt_ss0p95v125c
antilog_mydesign_14    8000              saed32hvt_ss0p95v125c
antilog_mydesign_13    8000              saed32hvt_ss0p95v125c
antilog_mydesign_12    8000              saed32hvt_ss0p95v125c
antilog_mydesign_11    8000              saed32hvt_ss0p95v125c
antilog_mydesign_10    8000              saed32hvt_ss0p95v125c
antilog_mydesign_9     8000              saed32hvt_ss0p95v125c
antilog_mydesign_8     8000              saed32hvt_ss0p95v125c
antilog_mydesign_7     8000              saed32hvt_ss0p95v125c
error_position         8000              saed32hvt_ss0p95v125c
antilog_mydesign_6     8000              saed32hvt_ss0p95v125c
systolic               16000             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_78
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_77
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_76
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_74
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_73
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_72
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_71
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_70
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_69
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_68
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_67
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_66
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_65
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_64
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_63
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_62
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_61
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_60
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_59
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_58
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_57
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_56
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_55
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_54
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_53
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_52
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_51
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_50
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_49
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_48
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_47
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_46
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_45
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_44
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_43
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_42
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_41
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_40
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_39
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_38
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_37
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_36
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_35
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_34
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_33
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_32
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_31
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_30
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_29
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_28
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_27
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
antilog_mydesign_5     8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
circle                 8000              saed32hvt_ss0p95v125c
rect_mydesign_3        8000              saed32hvt_ss0p95v125c
rect_mydesign_2        8000              saed32hvt_ss0p95v125c
rect_mydesign_1        8000              saed32hvt_ss0p95v125c
rect_mydesign_0        8000              saed32hvt_ss0p95v125c
log_mydesign_5         8000              saed32hvt_ss0p95v125c
antilog_mydesign_4     8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
log_mydesign_4         8000              saed32hvt_ss0p95v125c
log_mydesign_3         8000              saed32hvt_ss0p95v125c
antilog_mydesign_3     8000              saed32hvt_ss0p95v125c
log_mydesign_2         8000              saed32hvt_ss0p95v125c
antilog_mydesign_2     8000              saed32hvt_ss0p95v125c
log_mydesign_1         8000              saed32hvt_ss0p95v125c
antilog_mydesign_1     8000              saed32hvt_ss0p95v125c
log_mydesign_0         8000              saed32hvt_ss0p95v125c
antilog_mydesign_0     8000              saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
qr_decode                                74.642 1.68e+03 5.75e+08 2.33e+03 100.0
  sys1 (systolic)                         2.190  723.994 2.06e+08  932.276  40.0
    anti_new (antilog_mydesign_4)         0.000    0.000 4.50e+06    4.498   0.2
    log_new (log_mydesign_5)              0.000    0.000 8.79e+06    8.791   0.4
    p15 (rect_mydesign_0)                 0.128   29.832 2.17e+07   51.611   2.2
      u2 (antilog_mydesign_0)          1.47e-02 2.06e-02 4.50e+06    4.533   0.2
      u1 (log_mydesign_0)                 0.000    0.000 8.23e+06    8.225   0.4
    p14 (rect_mydesign_1)                 0.130   29.924 2.06e+07   50.691   2.2
      u2 (antilog_mydesign_1)          1.60e-02 2.34e-02 4.50e+06    4.537   0.2
      u1 (log_mydesign_1)                 0.000    0.000 8.89e+06    8.888   0.4
    p13 (rect_mydesign_2)                 0.205   30.027 2.10e+07   51.212   2.2
      u2 (antilog_mydesign_2)          6.15e-02 9.78e-02 4.50e+06    4.656   0.2
      u1 (log_mydesign_2)              2.39e-02 4.50e-02 8.69e+06    8.762   0.4
    p12 (rect_mydesign_3)              5.77e-02   29.677 2.22e+07   51.911   2.2
      u2 (antilog_mydesign_3)          1.87e-02 2.91e-02 4.50e+06    4.545   0.2
      u1 (log_mydesign_3)                 0.000    0.000 8.49e+06    8.495   0.4
    p11 (circle)                       1.80e-02   13.940 1.68e+07   30.767   1.3
      u1 (log_mydesign_4)                 0.000    0.000 1.20e+07   12.024   0.5
  aaa (antilog_mydesign_6)                0.000    0.000 5.77e+06    5.769   0.2
  epu1 (error_position)                   3.819   54.631 2.78e+07   86.269   3.7
    anti1 (antilog_mydesign_5)         1.23e-02 1.94e-02 5.87e+06    5.905   0.3
  aa4 (antilog_mydesign_7)                0.000    0.000 4.51e+06    4.511   0.2
  aa3 (antilog_mydesign_8)                0.000    0.000 4.51e+06    4.511   0.2
  aa2 (antilog_mydesign_9)             4.58e-03 4.85e-03 4.45e+06    4.457   0.2
  aa1 (antilog_mydesign_10)            4.82e-03 5.63e-03 4.45e+06    4.458   0.2
  anti_u8 (antilog_mydesign_11)           0.377    0.413 4.84e+06    5.628   0.2
  anti_u7 (antilog_mydesign_12)           0.320    0.396 4.68e+06    5.394   0.2
  anti_u6 (antilog_mydesign_13)           0.215    0.228 4.66e+06    5.103   0.2
  anti_u5 (antilog_mydesign_14)           0.180    0.221 4.49e+06    4.891   0.2
  anti_u4 (antilog_mydesign_15)           0.204    0.237 4.88e+06    5.319   0.2
  anti_u3 (antilog_mydesign_16)           0.180    0.240 4.52e+06    4.940   0.2
  anti_u2 (antilog_mydesign_17)        5.67e-02 4.33e-02 4.90e+06    4.998   0.2
  anti_u1 (antilog_mydesign_18)           0.000    0.000 4.50e+06    4.498   0.2
  log_u1 (log_mydesign_6)                 0.000    0.000 6.77e+06    6.766   0.3
  u1 (detect_rotation)                   23.627  180.509 2.36e+07  227.761   9.8
1
