module wideexpr_00886(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((ctrl[1]?((s3)+((!(^(u0)))>>({4{(ctrl[6]?(3'sb111)>>(2'b10):2'sb10)}})))>>>((2'sb01)<<((-((1'b1)<<($signed(s3))))>>>((ctrl[1]?(ctrl[1]?(ctrl[5]?6'sb111010:s1):(2'sb11)-(6'sb001001)):$signed({4{2'b10}}))))):2'b10))>>>({|(((((6'sb000110)>>(+(6'sb110001)))^~($signed(~|(s3))))>>>(s3))&($signed($signed($unsigned(s5))))),3'sb011,($signed(2'sb00))|(-($signed({6'sb111011,$unsigned((s0)<=(u2)),s4})))}))<=(s2);
  assign y1 = {1{((ctrl[1]?s3:({2{$unsigned(2'sb00)}})>>((s6)>>>((s5)^~($signed((ctrl[4]?u3:3'b001)))))))>({((6'sb011001)>>(u4))&(((ctrl[3]?($signed(2'sb11))^~((6'sb000011)>>>(s6)):(ctrl[7]?(1'sb1)<<<(s1):s4)))^(($signed(u4))>>(3'b010))),{$signed(1'sb0)}})}};
  assign y2 = +(((ctrl[0]?(s7)<<(((s1)|(-(1'sb0)))>((2'sb01)^(s3))):$signed(($signed((4'sb0111)<<(6'sb010100)))!=(s4))))>((+(2'sb01))+($signed(($unsigned({2'b00}))-(({s7,s3,u3,1'b0})>>((ctrl[7]?2'b11:6'b001011)))))));
  assign y3 = $signed($signed(u7));
  assign y4 = $unsigned((ctrl[2]?(+(((4'sb0100)>>>((((5'sb01010)<<<(5'sb01010))>>((4'sb0110)>>>(s7)))<<(s0)))<<<(s3)))&(-((ctrl[7]?$signed(3'sb111):$unsigned($signed(s4))))):(6'sb111111)>>(1'sb1)));
  assign y5 = ($unsigned({($unsigned({s3}))<(s4),2'sb00,+($signed($signed(((1'sb0)|((ctrl[4]?4'sb0001:2'sb00)))>>>(1'sb0))))}))!=(3'sb101);
  assign y6 = $signed(-(3'sb110));
  assign y7 = 5'b00000;
endmodule
