[2025-09-18 06:13:23] START suite=qualcomm_srv trace=srv532_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2575894 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4998323 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4998323 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4998324 heartbeat IPC: 4.128 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13079770 heartbeat IPC: 1.237 cumulative IPC: 1.237 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21177922 heartbeat IPC: 1.235 cumulative IPC: 1.236 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29270279 heartbeat IPC: 1.236 cumulative IPC: 1.236 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 37367311 heartbeat IPC: 1.235 cumulative IPC: 1.236 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45480561 heartbeat IPC: 1.233 cumulative IPC: 1.235 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 53655605 heartbeat IPC: 1.223 cumulative IPC: 1.233 (Simulation time: 00 hr 07 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 61816225 heartbeat IPC: 1.225 cumulative IPC: 1.232 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 69993145 heartbeat IPC: 1.223 cumulative IPC: 1.231 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 78156851 heartbeat IPC: 1.225 cumulative IPC: 1.23 (Simulation time: 00 hr 11 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 81352785 cumulative IPC: 1.229 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 81352785 cumulative IPC: 1.229 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.229 instructions: 100000003 cycles: 81352785
CPU 0 Branch Prediction Accuracy: 92.7% MPKI: 12.96 Average ROB Occupancy at Mispredict: 31.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08511
BRANCH_INDIRECT: 0.3692
BRANCH_CONDITIONAL: 11.14
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.5439
BRANCH_RETURN: 0.4048


====Backend Stall Breakdown====
ROB_STALL: 2542
LQ_STALL: 0
SQ_STALL: 31308


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 192
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 1.8784219

== Total ==
ADDR_TRANS: 192
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 2333

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1242

cpu0->cpu0_STLB TOTAL        ACCESS:    2115317 HIT:    2114601 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115317 HIT:    2114601 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 110.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9612973 HIT:    8911017 MISS:     701956 MSHR_MERGE:      38497
cpu0->cpu0_L2C LOAD         ACCESS:    7721370 HIT:    7164954 MISS:     556416 MSHR_MERGE:        476
cpu0->cpu0_L2C RFO          ACCESS:     580686 HIT:     515479 MISS:      65207 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     162992 HIT:     106486 MISS:      56506 MSHR_MERGE:      38021
cpu0->cpu0_L2C WRITE        ACCESS:    1146679 HIT:    1123648 MISS:      23031 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1246 HIT:        450 MISS:        796 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     114349 ISSUED:     106597 USEFUL:       1343 USELESS:       4877
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15855406 HIT:    7723036 MISS:    8132370 MSHR_MERGE:    2036786
cpu0->cpu0_L1I LOAD         ACCESS:   15855406 HIT:    7723036 MISS:    8132370 MSHR_MERGE:    2036786
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30853355 HIT:   26857645 MISS:    3995710 MSHR_MERGE:    1731513
cpu0->cpu0_L1D LOAD         ACCESS:   16647270 HIT:   14521014 MISS:    2126256 MSHR_MERGE:     500470
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     344894 HIT:     247782 MISS:      97112 MSHR_MERGE:      40634
cpu0->cpu0_L1D WRITE        ACCESS:   13859755 HIT:   12088692 MISS:    1771063 MSHR_MERGE:    1190376
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1436 HIT:        157 MISS:       1279 MSHR_MERGE:         33
cpu0->cpu0_L1D PREFETCH REQUESTED:     527008 ISSUED:     344894 USEFUL:      12900 USELESS:      36388
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12990568 HIT:   10691407 MISS:    2299161 MSHR_MERGE:    1169619
cpu0->cpu0_ITLB LOAD         ACCESS:   12990568 HIT:   10691407 MISS:    2299161 MSHR_MERGE:    1169619
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28982895 HIT:   27651080 MISS:    1331815 MSHR_MERGE:     346040
cpu0->cpu0_DTLB LOAD         ACCESS:   28982895 HIT:   27651080 MISS:    1331815 MSHR_MERGE:     346040
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->LLC TOTAL        ACCESS:     766976 HIT:     756515 MISS:      10461 MSHR_MERGE:        249
cpu0->LLC LOAD         ACCESS:     555940 HIT:     548269 MISS:       7671 MSHR_MERGE:         38
cpu0->LLC RFO          ACCESS:      65205 HIT:      65202 MISS:          3 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18485 HIT:      15874 MISS:       2611 MSHR_MERGE:        211
cpu0->LLC WRITE        ACCESS:     126550 HIT:     126538 MISS:         12 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        796 HIT:        632 MISS:        164 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:      10185
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         12
  FULL:          0
Channel 0 REFRESHES ISSUED:       6779

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543555       529748        71496          561
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           64           83            8
  STLB miss resolved @ L2C                0           52          136          322           28
  STLB miss resolved @ LLC                0           41          183          408           43
  STLB miss resolved @ MEM                0            1           44          124           73

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201026        57391      1571210        96616            8
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12           11            0
  STLB miss resolved @ L2C                0            6           15            3            0
  STLB miss resolved @ LLC                0           17           39           45            0
  STLB miss resolved @ MEM                0            0            1            9            2
[2025-09-18 06:25:34] END   suite=qualcomm_srv trace=srv532_ap (rc=0)
