Coverage Report by instance with details

=================================================================================
=== Instance: /tb_Question5/dut/u_adder/BLK[1]/u4
=== Design Unit: work.cla_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     43        38         5    88.37%

================================Expression Details================================

Expression Coverage for instance /tb_Question5/dut/u_adder/BLK[1]/u4 --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/cla_4bit.sv


----------------Focused Expression View-----------------
Line       15 Item    1  (((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) | (((p[2] & p[1]) & p[0]) & cin))
Expression totals: 6 of 7 input terms covered = 85.71%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        g[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  g[2]_0                (~(((p[2] & p[1]) & p[0]) & cin) && ~((g[0] & p[2]) & p[1]) && ~(g[1] & p[2]))
  Row   2:          1  g[2]_1                (~(((p[2] & p[1]) & p[0]) & cin) && ~((g[0] & p[2]) & p[1]) && ~(g[1] & p[2]))
  Row   3:          1  g[1]_0                (~(((p[2] & p[1]) & p[0]) & cin) && ~((g[0] & p[2]) & p[1]) && ~g[2] && p[2])
  Row   4:          1  g[1]_1                (~(((p[2] & p[1]) & p[0]) & cin) && ~((g[0] & p[2]) & p[1]) && ~g[2] && p[2])
  Row   5:          1  p[2]_0                (~g[2] && g[1]), (~(g[2] | (g[1] & p[2])) && p[1] && g[0]), (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && p[0] && p[1])
  Row   6:          1  p[2]_1                (~(((p[2] & p[1]) & p[0]) & cin) && ~((g[0] & p[2]) & p[1]) && ~g[2] && g[1]), (~(((p[2] & p[1]) & p[0]) & cin) && ~(g[2] | (g[1] & p[2])) && p[1] && g[0]), (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && p[0] && p[1])
  Row   7:          1  g[0]_0                (~(((p[2] & p[1]) & p[0]) & cin) && ~(g[2] | (g[1] & p[2])) && p[1] && p[2])
  Row   8:    ***0***  g[0]_1                (~(((p[2] & p[1]) & p[0]) & cin) && ~(g[2] | (g[1] & p[2])) && p[1] && p[2])
  Row   9:          1  p[1]_0                (~(g[2] | (g[1] & p[2])) && (g[0] & p[2])), (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && p[0] && p[2])
 Row   10:          1  p[1]_1                (~(((p[2] & p[1]) & p[0]) & cin) && ~(g[2] | (g[1] & p[2])) && (g[0] & p[2])), (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && p[0] && p[2])
 Row   11:          1  p[0]_0                (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && (p[2] & p[1]))
 Row   12:          1  p[0]_1                (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && cin && (p[2] & p[1]))
 Row   13:          1  cin_0                 (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && ((p[2] & p[1]) & p[0]))
 Row   14:          1  cin_1                 (~((g[2] | (g[1] & p[2])) | ((g[0] & p[2]) & p[1])) && ((p[2] & p[1]) & p[0]))

----------------Focused Expression View-----------------
Line       16 Item    1  ((((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) | ((((p[3] & p[2]) & p[1]) & p[0]) & cin))
Expression totals: 7 of 9 input terms covered = 77.77%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        g[0]         N  '_1' not hit             Hit '_1'
        p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  g[3]_0                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   2:          1  g[3]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   3:          1  g[2]_0                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   4:          1  g[2]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   5:          1  p[3]_0                (~g[3] && g[2]), (~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0]), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && p[1] && p[2])
  Row   6:          1  p[3]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && g[2]), (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0]), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && p[1] && p[2])
  Row   7:          1  g[1]_0                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   8:          1  g[1]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   9:          1  p[2]_0                (~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3])), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && p[1] && p[3])
 Row   10:          1  p[2]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3])), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && p[1] && p[3])
 Row   11:          1  g[0]_0                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   12:    ***0***  g[0]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   13:    ***0***  p[1]_0                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2])), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && (p[3] & p[2]))
 Row   14:          1  p[1]_1                (~((((p[3] & p[2]) & p[1]) & p[0]) & cin) && ~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2])), (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && p[0] && (p[3] & p[2]))
 Row   15:          1  p[0]_0                (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && ((p[3] & p[2]) & p[1]))
 Row   16:          1  p[0]_1                (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && cin && ((p[3] & p[2]) & p[1]))
 Row   17:          1  cin_0                 (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && (((p[3] & p[2]) & p[1]) & p[0]))
 Row   18:          1  cin_1                 (~(((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1])) && (((p[3] & p[2]) & p[1]) & p[0]))






----------------Focused Expression View-----------------
Line       23 Item    1  (((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1]))
Expression totals: 5 of 7 input terms covered = 71.42%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        g[0]         N  '_1' not hit             Hit '_1'
        p[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  g[3]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   2:          1  g[3]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   3:          1  g[2]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   4:          1  g[2]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   5:          1  p[3]_0                (~g[3] && g[2]), (~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0])
  Row   6:          1  p[3]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && g[2]), (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0])
  Row   7:          1  g[1]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   8:          1  g[1]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   9:          1  p[2]_0                (~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3]))
 Row   10:          1  p[2]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3]))
 Row   11:          1  g[0]_0                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   12:    ***0***  g[0]_1                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   13:    ***0***  p[1]_0                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2]))
 Row   14:    ***0***  p[1]_1                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2]))



=================================================================================
=== Instance: /tb_Question5/dut/u_adder/BLK[0]/u4
=== Design Unit: work.cla_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     43        42         1    97.67%

================================Expression Details================================

Expression Coverage for instance /tb_Question5/dut/u_adder/BLK[0]/u4 --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/cla_4bit.sv









----------------Focused Expression View-----------------
Line       23 Item    1  (((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) | (((g[0] & p[3]) & p[2]) & p[1]))
Expression totals: 6 of 7 input terms covered = 85.71%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        p[1]         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  g[3]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   2:          1  g[3]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~(g[2] & p[3]))
  Row   3:          1  g[2]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   4:          1  g[2]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && p[3])
  Row   5:          1  p[3]_0                (~g[3] && g[2]), (~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0])
  Row   6:          1  p[3]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~((g[1] & p[3]) & p[2]) && ~g[3] && g[2]), (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && g[1]), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && g[0])
  Row   7:          1  g[1]_0                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   8:          1  g[1]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && p[2] && p[3])
  Row   9:          1  p[2]_0                (~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3]))
 Row   10:          1  p[2]_1                (~(((g[0] & p[3]) & p[2]) & p[1]) && ~(g[3] | (g[2] & p[3])) && (g[1] & p[3])), (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && (g[0] & p[3]))
 Row   11:          1  g[0]_0                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   12:          1  g[0]_1                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && p[1] && p[2] && p[3])
 Row   13:    ***0***  p[1]_0                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2]))
 Row   14:          1  p[1]_1                (~((g[3] | (g[2] & p[3])) | ((g[1] & p[3]) & p[2])) && ((g[0] & p[3]) & p[2]))



=================================================================================
=== Instance: /tb_Question5/dut
=== Design Unit: work.alu_8bit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        21        20         1    95.23%

================================Branch Details================================

Branch Coverage for instance /tb_Question5/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/alu_8bit.sv
------------------------------------CASE Branch------------------------------------
    33              1                    ***0***                 default: Op2 = 8'b0;
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        15         1    93.75%

================================Statement Details================================

Statement Coverage for instance /tb_Question5/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/alu_8bit.sv
    33              1                 default: Op2 = 8'b0;

=================================================================================
=== Instance: /tb_Question5
=== Design Unit: work.tb_Question5
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17        12         5    70.58%

================================Branch Details================================

Branch Coverage for instance /tb_Question5

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/03_test/Question5/tb_Question5.sv
------------------------------------CASE Branch------------------------------------
    69              1                    ***0***                 default: Op2 = 8'h00;
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    107                                      100     Count coming in to IF
    107             1                    ***0***             if ((F !== expF) || (Cout !== expC)) begin
    110             1                        100             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                      100     Count coming in to IF
    121             1                    ***0***             if (passfail == "FAIL") begin
                                             100     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    205                                        1     Count coming in to IF
    205             1                    ***0***             pass_rate = (test_count == 0) ? 0.0 : (100.0 * test_pass) / test_count;
    205             2                          1             pass_rate = (test_count == 0) ? 0.0 : (100.0 * test_pass) / test_count;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                        1     Count coming in to IF
    209             1                          1             if (errors == 0) begin
    212             1                    ***0***             end else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         3         5    37.50%

================================Condition Details================================

Condition Coverage for instance /tb_Question5 --

  File /home/noname/Documents/project_tiny/Ex3/03_test/Question5/tb_Question5.sv

----------------Focused Condition View-------------------
Line       107 Item    1  ((F !== expF) || (Cout !== expC))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
     (F !== expF)         N  '_1' not hit             Hit '_1'
  (Cout !== expC)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (F !== expF)_0        ~(Cout !== expC)              
  Row   2:    ***0***  (F !== expF)_1        -                             
  Row   3:          1  (Cout !== expC)_0     ~(F !== expF)                 
  Row   4:    ***0***  (Cout !== expC)_1     ~(F !== expF)                 

----------------Focused Condition View-------------------
Line       121 Item    1  (passfail == 1178683724)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (passfail == 1178683724)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (passfail == 1178683724)_0  -                             
  Row   2:    ***0***  (passfail == 1178683724)_1  -                             


----------------Focused Condition View-------------------
Line       205 Item    1  (test_count == 0)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (test_count == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (test_count == 0)_0   -                             
  Row   2:    ***0***  (test_count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       209 Item    1  (errors == 0)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (errors == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (errors == 0)_0       -                             
  Row   2:          1  (errors == 0)_1       -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      91        85         6    93.40%

================================Statement Details================================

Statement Coverage for instance /tb_Question5 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/03_test/Question5/tb_Question5.sv
    69              1                 default: Op2 = 8'h00;
    108             1                 passfail = "FAIL";
    109             1                 errors++;
    122             1                 $display("    >>> MISMATCH: Expected F=%02h Cout=%b | Got F=%02h Cout=%b",
    213             1                 $display("FAIL: %0d errors detected.", errors);
    214             1                 $fatal;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        376       148       228    39.36%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question5 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            A[0-7]           1           1      100.00 
                                            B[0-7]           1           1      100.00 
                                               Cin           1           1      100.00 
                                              Cout           1           1      100.00 
                                            F[0-7]           1           1      100.00 
                                                S0           1           1      100.00 
                                                S1           1           1      100.00 
                                      errors[0-31]           0           0        0.00 
                                        seed[0-23]           1           1      100.00 
                                       seed[24-25]           0           1       50.00 
                                          seed[26]           0           0        0.00 
                                          seed[27]           0           1       50.00 
                                       seed[28-29]           0           0        0.00 
                                       seed[30-31]           0           1       50.00 
                                   test_count[0-5]           1           1      100.00 
                                     test_count[6]           0           1       50.00 
                                  test_count[7-31]           0           0        0.00 
                                    test_pass[0-5]           1           1      100.00 
                                      test_pass[6]           0           1       50.00 
                                   test_pass[7-31]           0           0        0.00 
                                  total_tests[0-5]           1           1      100.00 
                                    total_tests[6]           0           1       50.00 
                                 total_tests[7-31]           0           0        0.00 

Total Node Count     =        188 
Toggled Node Count   =         70 
Untoggled Node Count =        118 

Toggle Coverage      =      39.36% (148 of 376 bins)


Total Coverage By Instance (filtered view): 69.51%

