{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 15:14:16 2022 " "Info: Processing started: Thu Nov 03 15:14:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bit_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder4bit_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4bit_BeachWilliam-LogicFunc " "Info: Found design unit 1: fullAdder4bit_BeachWilliam-LogicFunc" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4bit_BeachWilliam " "Info: Found entity 1: fullAdder4bit_BeachWilliam" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8bit_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder8bit_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8Bit_BeachWilliam-LogicFunc " "Info: Found design unit 1: fullAdder8Bit_BeachWilliam-LogicFunc" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8Bit_BeachWilliam " "Info: Found entity 1: fullAdder8Bit_BeachWilliam" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bitbeachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_1bitbeachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1BitBeachWilliam-LogicFunc " "Info: Found design unit 1: FullAdder_1BitBeachWilliam-LogicFunc" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1BitBeachWilliam " "Info: Found entity 1: FullAdder_1BitBeachWilliam" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderpackage.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fulladderpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderPackage " "Info: Found design unit 1: fullAdderPackage" {  } { { "fullAdderPackage.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/fullAdderPackage.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file halfadder_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder_BeachWilliam-LogicFunc " "Info: Found design unit 1: HalfAdder_BeachWilliam-LogicFunc" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_BeachWilliam " "Info: Found entity 1: HalfAdder_BeachWilliam" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16bit_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder16bit_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder16Bit_BeachWilliam-LogicFunc " "Info: Found design unit 1: FullAdder16Bit_BeachWilliam-LogicFunc" {  } { { "FullAdder16Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder16Bit_BeachWilliam.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder16Bit_BeachWilliam " "Info: Found entity 1: FullAdder16Bit_BeachWilliam" {  } { { "FullAdder16Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder16Bit_BeachWilliam.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullAdder16Bit_BeachWilliam " "Info: Elaborating entity \"FullAdder16Bit_BeachWilliam\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder8Bit_BeachWilliam fullAdder8Bit_BeachWilliam:adder1 " "Info: Elaborating entity \"fullAdder8Bit_BeachWilliam\" for hierarchy \"fullAdder8Bit_BeachWilliam:adder1\"" {  } { { "FullAdder16Bit_BeachWilliam.vhd" "adder1" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder16Bit_BeachWilliam.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4bit_BeachWilliam fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1 " "Info: Elaborating entity \"fullAdder4bit_BeachWilliam\" for hierarchy \"fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1\"" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "adder1" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1BitBeachWilliam fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder1 " "Info: Elaborating entity \"FullAdder_1BitBeachWilliam\" for hierarchy \"fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder1\"" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "adder1" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Info: Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "42 " "Info: Implemented 42 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "41 " "Info: Implemented 41 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 15:14:22 2022 " "Info: Processing ended: Thu Nov 03 15:14:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 15:14:24 2022 " "Info: Processing started: Thu Nov 03 15:14:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FullAdder16Bit_BeachWilliam EPM3064ATC100-4 " "Info: Selected device EPM3064ATC100-4 for design \"FullAdder16Bit_BeachWilliam\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 15:14:24 2022 " "Info: Processing ended: Thu Nov 03 15:14:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 15:14:26 2022 " "Info: Processing started: Thu Nov 03 15:14:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 15:14:27 2022 " "Info: Processing ended: Thu Nov 03 15:14:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 15:14:30 2022 " "Info: Processing started: Thu Nov 03 15:14:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FullAdder16Bit_BeachWilliam -c FullAdder16Bit_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] cout 9.700 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"cout\" is 9.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns A\[0\] 1 PIN PIN_85 19 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_85; Fanout = 19; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "FullAdder16Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder16Bit_BeachWilliam.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.800 ns) 3.500 ns fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder4\|s~1 2 COMB SEXP41 4 " "Info: 2: + IC(1.100 ns) + CELL(1.800 ns) = 3.500 ns; Loc. = SEXP41; Fanout = 4; COMB Node = 'fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder4\|s~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[0] fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1 } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 5.600 ns fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder2\|cout~13 3 COMB LC34 16 " "Info: 3: + IC(0.000 ns) + CELL(2.100 ns) = 5.600 ns; Loc. = LC34; Fanout = 16; COMB Node = 'fullAdder8Bit_BeachWilliam:adder1\|fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder2\|cout~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1 fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(2.100 ns) 8.900 ns fullAdder8Bit_BeachWilliam:adder2\|fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder4\|cout~10 4 COMB LC24 1 " "Info: 4: + IC(1.200 ns) + CELL(2.100 ns) = 8.900 ns; Loc. = LC24; Fanout = 1; COMB Node = 'fullAdder8Bit_BeachWilliam:adder2\|fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder4\|cout~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 fullAdder8Bit_BeachWilliam:adder2|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~10 } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 9.700 ns cout 5 PIN PIN_29 0 " "Info: 5: + IC(0.000 ns) + CELL(0.800 ns) = 9.700 ns; Loc. = PIN_29; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { fullAdder8Bit_BeachWilliam:adder2|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~10 cout } "NODE_NAME" } } { "FullAdder16Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder16Bit_BeachWilliam.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 76.29 % ) " "Info: Total cell delay = 7.400 ns ( 76.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.71 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { A[0] fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1 fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 fullAdder8Bit_BeachWilliam:adder2|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~10 cout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.700 ns" { A[0] {} A[0]~out {} fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1 {} fullAdder8Bit_BeachWilliam:adder1|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 {} fullAdder8Bit_BeachWilliam:adder2|fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~10 {} cout {} } { 0.000ns 0.000ns 1.100ns 0.000ns 1.200ns 0.000ns } { 0.000ns 0.600ns 1.800ns 2.100ns 2.100ns 0.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 15:14:31 2022 " "Info: Processing ended: Thu Nov 03 15:14:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Info: Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
