// Seed: 3037053544
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  assign module_1.type_1 = 0;
  always @(1)
    case (1'b0)
      1: begin : LABEL_0
        id_4 = id_4;
      end
      1: id_4 = id_4;
      default: id_3 = 1;
    endcase
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input wand id_5
    , id_7
);
  uwire id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
