<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>blinky_sd</design>
	<target_verilog>/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.vm</target_verilog>
</SynplifyOutput>
