0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/lab1_tb.v,1374174548,verilog,,,,lab1_tb,,,,,,,,
C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1710851052,verilog,,C:/Users/bobby/DATA/Git/Verilog/Lab_1/Lab_1.sim/lab1_tb.v,,glbl;lab1,,,,,,,,
