<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan  8 01:31:01 2025" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="ramTop" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="addrAOut" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_addrOutA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="addrOutA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="addrBOut" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_addrOutB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="addrOutB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_alu">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemInputCtrl_0" PORT="aluIn"/>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="addrB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemInputCtrl_0" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="doutA" RIGHT="0" SIGIS="undef" SIGNAME="MemOutputCtrl_0_instr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="instr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="doutB" RIGHT="0" SIGIS="undef" SIGNAME="MemOutputCtrl_0_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enA" SIGIS="undef" SIGNAME="External_Ports_enA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="enA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="instrAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_instrAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="addrA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memOp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemInputCtrl_0" PORT="memOp"/>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="memOpIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memSize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemInputCtrl_0" PORT="memSize"/>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="memSizeIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="readValidA" SIGIS="undef" SIGNAME="MemoryMappedIO_0_readValidA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="readValidA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="readValidB" SIGIS="undef" SIGNAME="MemoryMappedIO_0_readValidB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="readValidB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="MemoryMappedIO_0_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="busErr" SIGIS="undef" SIGNAME="MemInputCtrl_0_busErr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MemInputCtrl_0" PORT="busErr"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/MemInputCtrl_0" HWVERSION="1.0" INSTANCE="MemInputCtrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MemInputCtrl" VLNV="xilinx.com:module_ref:MemInputCtrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="ramTop_MemInputCtrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wen" RIGHT="0" SIGIS="undef" SIGNAME="MemInputCtrl_0_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="weB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enB" SIGIS="undef" SIGNAME="MemInputCtrl_0_enB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="enB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="MemInputCtrl_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="dinB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busErr" SIGIS="undef" SIGNAME="MemInputCtrl_0_busErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="busErr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MemOutputCtrl_0" HWVERSION="1.0" INSTANCE="MemOutputCtrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MemOutputCtrl" VLNV="xilinx.com:module_ref:MemOutputCtrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="ramTop_MemOutputCtrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="memInstr" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="doutA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memOut" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_addrOutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="addrOutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemoryMappedIO_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="MemOutputCtrl_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="doutA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="MemOutputCtrl_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MemoryMappedIO_0" HWVERSION="1.0" INSTANCE="MemoryMappedIO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MemoryMappedIO" VLNV="xilinx.com:module_ref:MemoryMappedIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_UPPER_ADDR" VALUE="0x7FFFFFFF"/>
        <PARAMETER NAME="RAM_UPPER_ADDR" VALUE="0x8001FFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ramTop_MemoryMappedIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enA" SIGIS="undef" SIGNAME="External_Ports_enA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_instrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="instrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutA" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="memInstr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addrOutA" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_addrOutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addrAOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readValidA" SIGIS="undef" SIGNAME="MemoryMappedIO_0_readValidA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="readValidA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enB" SIGIS="undef" SIGNAME="MemInputCtrl_0_enB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemInputCtrl_0" PORT="enB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="weB" RIGHT="0" SIGIS="undef" SIGNAME="MemInputCtrl_0_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemInputCtrl_0" PORT="wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinB" RIGHT="0" SIGIS="undef" SIGNAME="MemInputCtrl_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemInputCtrl_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutB" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="memOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addrOutB" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_addrOutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addrBOut"/>
            <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="aluIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readValidB" SIGIS="undef" SIGNAME="MemoryMappedIO_0_readValidB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="readValidB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="MemoryMappedIO_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOpIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSizeIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="MemoryMappedIO_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOutputCtrl_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
