site_name: RISC-V Steel Core
site_author: Rafael Calcada
site_description: RISC-V Steel Core is a free and open 32-bit processor core that implements the RV32I instruction set of the RISC-V architecture. It is designed so you can easily reuse it in new RISC-V based hardware designs, from small embedded projects to complex systems on a chip.
repo_url: https://github.com/riscv-steel/riscv-steel-core
edit_uri: edit/main/docs/source/
markdown_extensions:
    - attr_list
    - md_in_html
    - tables
    - footnotes
    - admonition
    - pymdownx.details
    - pymdownx.superfences
    - pymdownx.superfences
    - pymdownx.tabbed:
        alternate_style: true 
    - pymdownx.highlight:
        anchor_linenums: true
    - pymdownx.inlinehilite
    - pymdownx.snippets
    - def_list
    - pymdownx.tasklist:
        custom_checkbox: true
    - pymdownx.emoji:
        emoji_index: !!python/name:materialx.emoji.twemoji
        emoji_generator: !!python/name:materialx.emoji.to_svg
        options:
          custom_icons:
            - overrides/.icons
theme: 
    icon:
        logo: bootstrap/cpu
        favicon: bootstrap/cpu
    name: material
    custom_dir: overrides
    highlightjs: true
    palette:
        scheme: default
    features:
        - navigation.tabs
        - navigation.top
        - content.tabs.link
    hljs_languages:
        - verilog
        - console
extra:
    analytics:
        provider: google
        property: G-6380GKCWC3
extra_css: [extra.css]
plugins:
    - search
docs_dir: source/
copyright: Copyright &copy; 2020-2023 Rafael Calcada
nav:
    - Home: 'index.md'
    - Getting started: 'getting-started.md'
    #- 'About the project':       
    - License: 'license.md'
    #- User Guide:
    #  - Hardware guide: 'hardware.md'      
    #  - Software guide: 'software.md'
    #- 'Documentation':      
    #  - Configuration: 'config.md'
    #  - I/O signals: 'steelio.md'
    #  - Timing diagrams: 'timing.md'      
    #  - Example system: 'examplesoc.md'
    #  - Exceptions and interrupts: 'traps.md'
    #  - Microarchitecture: 'uarch.md'
    #  - Implementation details: 'details.md'    
