

================================================================
== Vivado HLS Report for 'iiccommmod'
================================================================
* Date:           Thu Aug 16 00:37:06 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccommmod
* Solution:       iiccommmod
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   60|   60|   60|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_readData_fu_188  |readData  |   20|   20|   20|   20|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      4|    1225|   1392|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    647|
|Register         |        -|      -|     145|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      4|    1370|   2047|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |iiccommmod_AXILiteS_s_axi_U  |iiccommmod_AXILiteS_s_axi  |        0|      0|  378|  616|
    |iiccommmod_iic_m_axi_U       |iiccommmod_iic_m_axi       |        2|      0|  512|  580|
    |grp_readData_fu_188          |readData                   |        0|      4|  335|  196|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|      4| 1225| 1392|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ap_block_state10_io  |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  185|         42|    1|         42|
    |ap_sig_ioackin_iic_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_WREADY   |    9|          2|    1|          2|
    |iic_ARADDR                  |   27|          5|   32|        160|
    |iic_ARBURST                 |    9|          2|    2|          4|
    |iic_ARCACHE                 |    9|          2|    4|          8|
    |iic_ARID                    |    9|          2|    1|          2|
    |iic_ARLEN                   |   15|          3|   32|         96|
    |iic_ARLOCK                  |    9|          2|    2|          4|
    |iic_ARPROT                  |    9|          2|    3|          6|
    |iic_ARQOS                   |    9|          2|    4|          8|
    |iic_ARREGION                |    9|          2|    4|          8|
    |iic_ARSIZE                  |    9|          2|    3|          6|
    |iic_ARUSER                  |    9|          2|    1|          2|
    |iic_ARVALID                 |   15|          3|    1|          3|
    |iic_AWADDR                  |   27|          5|   32|        160|
    |iic_AWBURST                 |    9|          2|    2|          4|
    |iic_AWCACHE                 |    9|          2|    4|          8|
    |iic_AWID                    |    9|          2|    1|          2|
    |iic_AWLEN                   |   15|          3|   32|         96|
    |iic_AWLOCK                  |    9|          2|    2|          4|
    |iic_AWPROT                  |    9|          2|    3|          6|
    |iic_AWQOS                   |    9|          2|    4|          8|
    |iic_AWREGION                |    9|          2|    4|          8|
    |iic_AWSIZE                  |    9|          2|    3|          6|
    |iic_AWUSER                  |    9|          2|    1|          2|
    |iic_AWVALID                 |   15|          3|    1|          3|
    |iic_BREADY                  |   15|          3|    1|          3|
    |iic_RREADY                  |   15|          3|    1|          3|
    |iic_WDATA                   |   27|          5|   32|        160|
    |iic_WID                     |    9|          2|    1|          2|
    |iic_WLAST                   |    9|          2|    1|          2|
    |iic_WSTRB                   |   15|          3|    4|         12|
    |iic_WUSER                   |    9|          2|    1|          2|
    |iic_WVALID                  |   15|          3|    1|          3|
    |iic_blk_n_AR                |    9|          2|    1|          2|
    |iic_blk_n_AW                |    9|          2|    1|          2|
    |iic_blk_n_B                 |    9|          2|    1|          2|
    |iic_blk_n_R                 |    9|          2|    1|          2|
    |iic_blk_n_W                 |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  647|        139|  229|        859|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  41|   0|   41|          0|
    |ap_reg_grp_readData_fu_188_ap_start           |   1|   0|    1|          0|
    |ap_reg_ioackin_ctrl_reg_outValue_dummy_ack    |   1|   0|    1|          0|
    |ap_reg_ioackin_empty_pirq_outValue_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ioackin_full_pirq_outValue_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_ARREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_AWREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_WREADY                     |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue1_dummy_ack   |   1|   0|    1|          0|
    |iic_addr_2_read_reg_253                       |  32|   0|   32|          0|
    |iic_addr_4_read_reg_270                       |  32|   0|   32|          0|
    |iic_addr_read_reg_236                         |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 145|   0|  145|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |  iiccommmod  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  iiccommmod  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  iiccommmod  | return value |
|m_axi_iic_AWVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WVALID        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WREADY        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WDATA         | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WSTRB         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WLAST         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WID           | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WUSER         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RDATA         |  in |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RLAST         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 268436552"
ST_1 : Operation 43 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 44 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 45 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 46 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 47 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 48 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 49 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 50 [1/1] (3.50ns)   --->   "%iic_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 51 [1/1] (3.50ns)   --->   "%iic_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 52 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue, i32 %iic_addr_read)" [iiccommmod.cpp:72]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 53 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr, i32 15, i4 -1)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 54 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue, i32 15)" [iiccommmod.cpp:77]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436544"
ST_10 : Operation 56 [1/1] (3.50ns)   --->   "%iic_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 57 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue, i32 1)" [iiccommmod.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 11> : 3.50ns
ST_11 : Operation 58 [5/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 59 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr_1, i32 1, i4 -1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 60 [4/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 61 [5/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 62 [3/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 63 [4/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 64 [2/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 65 [3/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 66 [1/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 67 [2/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 68 [1/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436545"
ST_17 : Operation 70 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 71 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 72 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 73 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 74 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 75 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 76 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 77 [1/1] (3.50ns)   --->   "%iic_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr_2)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 268436546"
ST_24 : Operation 79 [1/1] (3.50ns)   --->   "%iic_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 80 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1, i32 %iic_addr_2_read)" [iiccommmod.cpp:89]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 81 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr_3, i32 36, i4 -1)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 82 [5/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 83 [4/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 84 [3/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 85 [2/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 86 [1/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_3)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 0.00ns
ST_31 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @readData(i32* %iic)" [iiccommmod.cpp:112]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 32> : 0.00ns
ST_32 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @readData(i32* %iic)" [iiccommmod.cpp:112]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 33> : 3.50ns
ST_33 : Operation 89 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 268436547"
ST_33 : Operation 90 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 91 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 92 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 93 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 94 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 95 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 96 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 97 [1/1] (3.50ns)   --->   "%iic_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:114]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 1.00ns
ST_41 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !26"
ST_41 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1) nounwind, !map !32"
ST_41 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue) nounwind, !map !36"
ST_41 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue) nounwind, !map !40"
ST_41 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2) nounwind, !map !44"
ST_41 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3) nounwind, !map !48"
ST_41 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4) nounwind, !map !52"
ST_41 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue) nounwind, !map !56"
ST_41 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue) nounwind, !map !60"
ST_41 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue) nounwind, !map !64"
ST_41 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @iiccommmod_str) nounwind"
ST_41 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:55]
ST_41 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_41 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:59]
ST_41 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:60]
ST_41 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:61]
ST_41 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:62]
ST_41 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:63]
ST_41 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:64]
ST_41 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:65]
ST_41 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:66]
ST_41 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:67]
ST_41 : Operation 120 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue, i32 %iic_addr_4_read)" [iiccommmod.cpp:115]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_41 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [iiccommmod.cpp:117]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ empty_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ full_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctrl_reg_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_addr        (getelementptr) [ 001111111111111100000000000000000000000000]
iic_load_req    (readreq      ) [ 000000000000000000000000000000000000000000]
iic_addr_read   (read         ) [ 000000000110000000000000000000000000000000]
iic_addr_req    (writereq     ) [ 000000000000000000000000000000000000000000]
StgValue_52     (write        ) [ 000000000000000000000000000000000000000000]
StgValue_53     (write        ) [ 000000000000000000000000000000000000000000]
StgValue_54     (write        ) [ 000000000000000000000000000000000000000000]
iic_addr_1      (getelementptr) [ 000000000001111110000000000000000000000000]
iic_addr_1_req  (writereq     ) [ 000000000000000000000000000000000000000000]
StgValue_57     (write        ) [ 000000000000000000000000000000000000000000]
StgValue_59     (write        ) [ 000000000000000000000000000000000000000000]
iic_addr_resp   (writeresp    ) [ 000000000000000000000000000000000000000000]
iic_addr_1_resp (writeresp    ) [ 000000000000000000000000000000000000000000]
iic_addr_2      (getelementptr) [ 000000000000000000111111100000000000000000]
iic_load_1_req  (readreq      ) [ 000000000000000000000000000000000000000000]
iic_addr_2_read (read         ) [ 000000000000000000000000010000000000000000]
iic_addr_3      (getelementptr) [ 000000000000000000000000011111100000000000]
iic_addr_3_req  (writereq     ) [ 000000000000000000000000000000000000000000]
StgValue_80     (write        ) [ 000000000000000000000000000000000000000000]
StgValue_81     (write        ) [ 000000000000000000000000000000000000000000]
iic_addr_3_resp (writeresp    ) [ 000000000000000000000000000000000000000000]
StgValue_88     (call         ) [ 000000000000000000000000000000000000000000]
iic_addr_4      (getelementptr) [ 000000000000000000000000000000000011111110]
iic_load_2_req  (readreq      ) [ 000000000000000000000000000000000000000000]
iic_addr_4_read (read         ) [ 000000000000000000000000000000000000000001]
StgValue_98     (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_99     (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_100    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_101    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_102    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_103    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_104    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_105    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_106    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_107    (specbitsmap  ) [ 000000000000000000000000000000000000000000]
StgValue_108    (spectopmodule) [ 000000000000000000000000000000000000000000]
StgValue_109    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_110    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_111    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_112    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_113    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_114    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_115    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_116    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_117    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_118    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_119    (specinterface) [ 000000000000000000000000000000000000000000]
StgValue_120    (write        ) [ 000000000000000000000000000000000000000000]
StgValue_121    (ret          ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_pirq_outValue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_pirq_outValue">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stat_reg_outValue3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stat_reg_outValue4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_fifo_outValue">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_fifo_outValue">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ctrl_reg_outValue">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readData"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccommmod_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_writeresp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_load_req/1 iic_addr_req/9 iic_addr_resp/11 "/>
</bind>
</comp>

<comp id="77" class="1004" name="iic_addr_read_read_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="7"/>
<pin id="80" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_read/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_52_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="2"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_53_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="9"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_54_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/10 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_writeresp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_1_req/10 iic_addr_1_resp/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_57_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_59_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="1" slack="0"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_readreq_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_1_req/17 "/>
</bind>
</comp>

<comp id="140" class="1004" name="iic_addr_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="7"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_2_read/24 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_writeresp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_req/24 iic_addr_3_resp/26 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_80_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/25 "/>
</bind>
</comp>

<comp id="159" class="1004" name="StgValue_81_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/25 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_readreq_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_2_req/33 "/>
</bind>
</comp>

<comp id="176" class="1004" name="iic_addr_4_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="7"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_4_read/40 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_120_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/41 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readData_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/31 "/>
</bind>
</comp>

<comp id="194" class="1004" name="iic_addr_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="iic_addr_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_1/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="iic_addr_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/17 "/>
</bind>
</comp>

<comp id="215" class="1004" name="iic_addr_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_3/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="iic_addr_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_4/33 "/>
</bind>
</comp>

<comp id="229" class="1005" name="iic_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="iic_addr_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2"/>
<pin id="238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="iic_addr_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="iic_addr_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="iic_addr_2_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="iic_addr_3_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="iic_addr_4_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="iic_addr_4_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="232"><net_src comp="194" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="239"><net_src comp="77" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="244"><net_src comp="201" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="250"><net_src comp="208" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="256"><net_src comp="140" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="261"><net_src comp="215" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="267"><net_src comp="222" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="273"><net_src comp="176" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="181" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic | {9 10 11 12 13 14 15 16 24 25 26 27 28 29 30 31 32 }
	Port: stat_reg_outValue1 | {25 }
	Port: empty_pirq_outValue | {10 }
	Port: full_pirq_outValue | {10 }
	Port: rx_fifo_outValue | {41 }
	Port: ctrl_reg_outValue | {10 }
 - Input state : 
	Port: iiccommmod : iic | {1 2 3 4 5 6 7 8 17 18 19 20 21 22 23 24 31 32 33 34 35 36 37 38 39 40 }
  - Chain level:
	State 1
		iic_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		iic_addr_1_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		iic_load_1_req : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		iic_addr_3_req : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		iic_load_2_req : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |     grp_readData_fu_188     |    4    | 3.58375 |   343   |    28   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     grp_writeresp_fu_70     |    0    |    0    |    0    |    0    |
| writeresp|     grp_writeresp_fu_107    |    0    |    0    |    0    |    0    |
|          |     grp_writeresp_fu_145    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   iic_addr_read_read_fu_77  |    0    |    0    |    0    |    0    |
|   read   | iic_addr_2_read_read_fu_140 |    0    |    0    |    0    |    0    |
|          | iic_addr_4_read_read_fu_176 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   StgValue_52_write_fu_83   |    0    |    0    |    0    |    0    |
|          |   StgValue_53_write_fu_90   |    0    |    0    |    0    |    0    |
|          |   StgValue_54_write_fu_99   |    0    |    0    |    0    |    0    |
|   write  |   StgValue_57_write_fu_114  |    0    |    0    |    0    |    0    |
|          |   StgValue_59_write_fu_123  |    0    |    0    |    0    |    0    |
|          |   StgValue_80_write_fu_152  |    0    |    0    |    0    |    0    |
|          |   StgValue_81_write_fu_159  |    0    |    0    |    0    |    0    |
|          |  StgValue_120_write_fu_181  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|  readreq |      grp_readreq_fu_133     |    0    |    0    |    0    |    0    |
|          |      grp_readreq_fu_169     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    4    | 3.58375 |   343   |    28   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   iic_addr_1_reg_241  |   32   |
|iic_addr_2_read_reg_253|   32   |
|   iic_addr_2_reg_247  |   32   |
|   iic_addr_3_reg_258  |   32   |
|iic_addr_4_read_reg_270|   32   |
|   iic_addr_4_reg_264  |   32   |
| iic_addr_read_reg_236 |   32   |
|    iic_addr_reg_229   |   32   |
+-----------------------+--------+
|         Total         |   256  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_70 |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_70 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_107 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_107 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_133  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_145 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_145 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_169  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   327  || 14.1977 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |   343  |   28   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   45   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   599  |   73   |
+-----------+--------+--------+--------+--------+
