

================================================================
== Vivado HLS Report for 'flashSetPathNoFilter'
================================================================
* Date:           Fri Nov  9 23:11:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.347|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      96|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|     422|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     422|     234|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_68_i_fu_160_p2                |     +    |      0|  0|  20|           1|          13|
    |ap_condition_353                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_472                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_473                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |memWrCmd_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |memWrCmd_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |memWrData_V_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |memWrData_V_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |memWrCmd_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |memWrData_V_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_197_i_fu_154_p2               |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |setCtrlWord_count_V_fu_166_p3     |  select  |      0|  0|  13|           1|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  96|          39|          61|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm               |  15|          3|    2|          6|
    |ap_NS_iter2_fsm               |  15|          3|    2|          6|
    |ap_done                       |   9|          2|    1|          2|
    |flashDemux2setPathMe_1_blk_n  |   9|          2|    1|          2|
    |flashDemux2setPathVa_1_blk_n  |   9|          2|    1|          2|
    |memWrCmd_V_1_data_out         |   9|          2|   48|         96|
    |memWrCmd_V_1_state            |  15|          3|    2|          6|
    |memWrCmd_V_TDATA_blk_n        |   9|          2|    1|          2|
    |memWrData_V_V_1_data_in       |  15|          3|   64|        192|
    |memWrData_V_V_1_data_out      |   9|          2|   64|        128|
    |memWrData_V_V_1_state         |  15|          3|    2|          6|
    |memWrData_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 138|         29|  189|        450|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                           |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                           |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |flashSetState                             |   1|   0|    1|          0|
    |flashSetState_load_reg_221                |   1|   0|    1|          0|
    |flashSetState_load_reg_221_pp0_iter1_reg  |   1|   0|    1|          0|
    |memWrCmd_V_1_payload_A                    |  48|   0|   48|          0|
    |memWrCmd_V_1_payload_B                    |  48|   0|   48|          0|
    |memWrCmd_V_1_sel_rd                       |   1|   0|    1|          0|
    |memWrCmd_V_1_sel_wr                       |   1|   0|    1|          0|
    |memWrCmd_V_1_state                        |   2|   0|    2|          0|
    |memWrData_V_V_1_payload_A                 |  64|   0|   64|          0|
    |memWrData_V_V_1_payload_B                 |  64|   0|   64|          0|
    |memWrData_V_V_1_sel_rd                    |   1|   0|    1|          0|
    |memWrData_V_V_1_sel_wr                    |   1|   0|    1|          0|
    |memWrData_V_V_1_state                     |   2|   0|    2|          0|
    |setCtrlWord_address_s_reg_233             |  32|   0|   32|          0|
    |setCtrlWord_count_V_reg_238               |  13|   0|   13|          0|
    |tmp_445_reg_225                           |   1|   0|    1|          0|
    |tmp_445_reg_225_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_448_reg_229                           |   1|   0|    1|          0|
    |tmp_448_reg_229_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_451_reg_248                           |   1|   0|    1|          0|
    |tmp_451_reg_248_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_V_54_reg_243                          |  64|   0|   64|          0|
    |tmp_V_reg_256                             |  64|   0|   64|          0|
    |tmp_reg_252                               |   1|   0|    1|          0|
    |tmp_reg_252_pp0_iter1_reg                 |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 422|   0|  422|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_start                        |  in |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_done                         | out |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_idle                         | out |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|ap_ready                        | out |    1| ap_ctrl_none |  flashSetPathNoFilter  | return value |
|flashDemux2setPathMe_1_dout     |  in |   48|    ap_fifo   | flashDemux2setPathMe_1 |    pointer   |
|flashDemux2setPathMe_1_empty_n  |  in |    1|    ap_fifo   | flashDemux2setPathMe_1 |    pointer   |
|flashDemux2setPathMe_1_read     | out |    1|    ap_fifo   | flashDemux2setPathMe_1 |    pointer   |
|flashDemux2setPathVa_1_dout     |  in |   66|    ap_fifo   | flashDemux2setPathVa_1 |    pointer   |
|flashDemux2setPathVa_1_empty_n  |  in |    1|    ap_fifo   | flashDemux2setPathVa_1 |    pointer   |
|flashDemux2setPathVa_1_read     | out |    1|    ap_fifo   | flashDemux2setPathVa_1 |    pointer   |
|memWrCmd_V_TREADY               |  in |    1|     axis     |       memWrCmd_V       |    pointer   |
|memWrCmd_V_TDATA                | out |   48|     axis     |       memWrCmd_V       |    pointer   |
|memWrCmd_V_TVALID               | out |    1|     axis     |       memWrCmd_V       |    pointer   |
|memWrData_V_V_TREADY            |  in |    1|     axis     |      memWrData_V_V     |    pointer   |
|memWrData_V_V_TDATA             | out |   64|     axis     |      memWrData_V_V     |    pointer   |
|memWrData_V_V_TVALID            | out |    1|     axis     |      memWrData_V_V     |    pointer   |
+--------------------------------+-----+-----+--------------+------------------------+--------------+

