ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 1
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                              1 
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 2
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                              2         .include "settings.asm"
                              1 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              2 ; You will need to adjust these variables for different targets
                              3 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              4 
                              5 ; RAM SETTINGS
                              6 
                     DFF0     7 RAMADDR .equ    0xdff0      ; Start of RAM variables - need only 4 bytes here, but we have 16
                              8                             ; Stack will grow towards 0 from this point
                              9 
                             10 ; ROM SETTINGS - usually the first 2K of memory for z80
                             11 
                     0000    12 STRTADD .equ    0x0000      ; start of chip memory mapping
                     0038    13 IRQ1ADD .equ    0x0038      ; IRQ
                     0066    14 NMIADD  .equ    0x0066      ; location of NMI handler
                     0800    15 ENDADD  .equ    0x0800      ; end of chip memory mapping (+1)
                             16 
                             17 ; TIMER SETTING
                     0180    18 BIGDEL  .equ    0x0180      ;delay factor
                             19 
                             20 ; I2C ADDRESSING
                     0011    21 I2CRADR .equ    0x11        ; I2C read address  - I2C address 0x08
                     0010    22 I2CWADR .equ    0x10        ; I2C write address - I2C address 0x08
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 3
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                              3         
                              4         ; This section must end before NMI Handler
                              5         .bank   first   (base=STRTADD, size=NMIADD-STRTADD)
                              6         .area   first   (ABS, BANK=first)
                              7 
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 4
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                              8         .include "../z80/startup.asm"
                              1 
   0000 F3            [ 4]    2 START:  DI                  ; Disable interrupts - we don't handle them
   0001 C3 35 01      [10]    3         JP      INIT        ; go to initialization code
                              4 
                              5 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              6 ; This function is called once, and should be used do any game-specific
                              7 ; initialization that is required
                              8 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              9 
   0004                      10 ONCE:   
                             11 ;       YOUR CODE CAN GO HERE
   0004 C9            [10]   12         RET
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 5
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                              9         .include "irq.asm"
                              1 
   0038                       2         .org    IRQ1ADD
                              3 
   0038 F5            [11]    4         PUSH    af
   0039 3E 01         [ 7]    5         ld      a,0x01
   003B 32 01 DF      [13]    6         ld      (0xdf01),A
   003E F1            [10]    7         POP     af
   003F ED 4D         [14]    8         RETI
                              9         
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 6
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             10 
                             11 	; This section must end before the end of the chip
                             12         .bank   second   (base=NMIADD, size=ENDADD-NMIADD)
                             13         .area   second   (ABS, BANK=second)
                             14 
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 7
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             15         .include "../z80/nmi.asm"
   0000 ED 45         [14]    1 NMI:    RETN
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 8
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             16 
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                  Page 9
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             17         .include "../z80/romio.asm" 
                     0400     1 IOREGR   .equ	STRTADD+0x0400    ;reserved region for IO READ
                     0500     2 IOREGW   .equ	STRTADD+0x0500    ;reserved region for IO WRITE
                              3 
                              4 ; Set the SCL pin high
                              5 ; D is the global coin counter buffer
                              6 ; Destroys A
   0002                       7 SETSCL:
   0002 7A            [ 4]    8         LD      A,D
   0003 F6 01         [ 7]    9         OR      0x01
   0005 57            [ 4]   10         LD      D,A
   0006 E5            [11]   11         PUSH    HL
   0007 26 05         [ 7]   12         LD      H,#>IOREGW
   0009 6F            [ 4]   13         LD      L,A
   000A 7E            [ 7]   14         LD      A,(HL)
   000B E1            [10]   15         POP     HL
   000C CD 44 00      [17]   16         CALL    I2CDELAY
   000F C9            [10]   17         RET
                             18     
                             19 ; Set the SCL pin low
                             20 ; D is the global coin counter buffer
                             21 ; Destroys A
   0010                      22 CLRSCL:
   0010 7A            [ 4]   23         LD      A,D
   0011 E6 FE         [ 7]   24         AND     0xFE
   0013 57            [ 4]   25         LD      D,A
   0014 E5            [11]   26         PUSH    HL
   0015 26 05         [ 7]   27         LD      H,#>IOREGW
   0017 6F            [ 4]   28         LD      L,A
   0018 7E            [ 7]   29         LD      A,(HL)
   0019 E1            [10]   30         POP     HL
   001A C9            [10]   31         RET
                             32 
                             33 ; Set the DOUT pin low
                             34 ; D is the global coin counter buffer
                             35 ; Destroys A 
   001B                      36 SETSDA:
   001B 7A            [ 4]   37         LD      A,D
   001C E6 FD         [ 7]   38         AND     0xFD
   001E 57            [ 4]   39         LD      D,A
   001F E5            [11]   40         PUSH    HL
   0020 26 05         [ 7]   41         LD      H,#>IOREGW
   0022 6F            [ 4]   42         LD      L,A
   0023 7E            [ 7]   43         LD      A,(HL)
   0024 E1            [10]   44         POP     HL
   0025 CD 44 00      [17]   45         CALL    I2CDELAY
   0028 C9            [10]   46         RET
                             47 
                             48 ; Set the DOUT pin high
                             49 ; D is the global coin counter buffer
                             50 ; Destroys A  
   0029                      51 CLRSDA:
   0029 7A            [ 4]   52         LD      A,D
   002A F6 02         [ 7]   53         OR      0x02
   002C 57            [ 4]   54         LD      D,A
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 10
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



   002D E5            [11]   55         PUSH    HL
   002E 26 05         [ 7]   56         LD      H,#>IOREGW
   0030 6F            [ 4]   57         LD      L,A
   0031 7E            [ 7]   58         LD      A,(HL)
   0032 E1            [10]   59         POP     HL
   0033 CD 44 00      [17]   60         CALL    I2CDELAY
   0036 C9            [10]   61         RET
                             62 
                             63 ; Read the DIN pin 
                             64 ; returns bit in carry flag    
   0037                      65 READSDA:
   0037 7A            [ 4]   66         LD      A,D
   0038 E5            [11]   67         PUSH    HL
   0039 26 04         [ 7]   68         LD      H,#>IOREGR
   003B 6F            [ 4]   69         LD      L,A
   003C 7E            [ 7]   70         LD      A,(HL)
   003D E1            [10]   71         POP     HL
   003E CB 3F         [ 8]   72         SRL     A           ;carry flag
   0040 C9            [10]   73         RET
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 11
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             18         .include "loop.asm"
   0041                       1 EVERY:  
   0041 DB 10         [11]    2 	IN	A,(0x10)    ; hit watchdog
   0043 C9            [10]    3         RET
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 12
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             19 
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 13
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             20         .include "../z80/main.asm"
                              1 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              2 ; RAM Variables	
                              3 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              4 
                     DFF0     5 CMDBUF  .equ    RAMADDR         ; Need only 4 bytes of ram for command buffer
                              6 
                              7 ; Delay for half a bit time
   0044                       8 I2CDELAY:
   0044 C9            [10]    9         RET     ; This is plenty
                             10 
                             11 ; I2C Start Condition
                             12 ; Uses HL
                             13 ; Destroys A
   0045                      14 I2CSTART:
   0045 CD 29 00      [17]   15         CALL    CLRSDA      
   0048 CD 10 00      [17]   16         CALL    CLRSCL
   004B C9            [10]   17         RET
                             18 
                             19 ; I2C Stop Condition
                             20 ; Uses HL
                             21 ; Destroys A
   004C                      22 I2CSTOP:
   004C CD 29 00      [17]   23         CALL    CLRSDA
   004F CD 02 00      [17]   24         CALL    SETSCL
   0052 CD 1B 00      [17]   25         CALL    SETSDA
   0055 C9            [10]   26         RET
                             27 
                             28 ; I2C Read Bit routine
                             29 ; Returns bit in carry blag
                             30 ; Destroys A
   0056                      31 I2CRBIT:
   0056 CD 1B 00      [17]   32         CALL    SETSDA
   0059 CD 02 00      [17]   33         CALL    SETSCL
   005C CD 37 00      [17]   34         CALL    READSDA
   005F F5            [11]   35         PUSH    AF          ; save carry flag
   0060 CD 10 00      [17]   36         CALL    CLRSCL
   0063 F1            [10]   37         POP     AF          ; rv in carry flag
   0064 C9            [10]   38         RET
                             39 
                             40 ; I2C Write Bit routine
                             41 ; Takes carry flag
                             42 ; Destroys A
   0065                      43 I2CWBIT:
   0065 30 05         [12]   44         JR      NC,DOCLR
   0067 CD 1B 00      [17]   45         CALL    SETSDA
   006A 18 03         [12]   46         JR      AHEAD
   006C                      47 DOCLR:
   006C CD 29 00      [17]   48         CALL    CLRSDA
   006F                      49 AHEAD:
   006F CD 02 00      [17]   50         CALL    SETSCL
   0072 CD 10 00      [17]   51         CALL    CLRSCL
   0075 C9            [10]   52         RET
                             53 
                             54 ; I2C Write Byte routine
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 14
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             55 ; Takes A
                             56 ; Destroys B
                             57 ; Returns carry bit
   0076                      58 I2CWBYTE:
   0076 06 08         [ 7]   59         LD      B,8
   0078                      60 ILOOP:
   0078 C5            [11]   61         PUSH    BC          ; save B
   0079 CB 07         [ 8]   62         RLC     A    
   007B F5            [11]   63         PUSH    AF          ; save A
   007C CD 65 00      [17]   64         CALL    I2CWBIT
   007F F1            [10]   65         POP     AF
   0080 C1            [10]   66         POP     BC
   0081 10 F5         [13]   67         DJNZ    ILOOP
   0083 CD 56 00      [17]   68         CALL    I2CRBIT
   0086 C9            [10]   69         RET
                             70 
                             71 ; I2C Read Byte routine
                             72 ; Destroys BC
                             73 ; Returns A
   0087                      74 I2CRBYTE:
   0087 06 08         [ 7]   75         LD      B,8
   0089 0E 00         [ 7]   76         LD      C,0
   008B                      77 LOOP3:
   008B C5            [11]   78         PUSH    BC
   008C CD 56 00      [17]   79         CALL    I2CRBIT     ; get bit in carry flag
   008F C1            [10]   80         POP     BC
   0090 CB 11         [ 8]   81         RL      C           ; rotate carry into bit0 of C register
   0092 10 F7         [13]   82         DJNZ    LOOP3
   0094 AF            [ 4]   83         XOR     A           ; clear carry flag              
   0095 C5            [11]   84         PUSH    BC
   0096 CD 65 00      [17]   85         CALL    I2CWBIT
   0099 C1            [10]   86         POP     BC
   009A 79            [ 4]   87         LD      A,C
   009B C9            [10]   88         RET
                             89 ;
                             90 
                             91 ; Read 4-byte I2C Command from device into CMDBUF
                             92 ; Uses HL
                             93 ; Destroys A,BC,HL
   009C                      94 I2CRREQ:
   009C CD 45 00      [17]   95         CALL    I2CSTART
   009F 3E 11         [ 7]   96         LD      A,I2CRADR
   00A1 CD 76 00      [17]   97         CALL    I2CWBYTE
   00A4 38 1A         [12]   98         JR      C,SKIP
   00A6 CD 87 00      [17]   99         CALL    I2CRBYTE
   00A9 DD 77 00      [19]  100         LD      (IX),A
   00AC CD 87 00      [17]  101         CALL    I2CRBYTE
   00AF DD 77 01      [19]  102         LD      (IX+1),A  
   00B2 CD 87 00      [17]  103         CALL    I2CRBYTE
   00B5 DD 77 02      [19]  104         LD      (IX+2),A
   00B8 CD 87 00      [17]  105         CALL    I2CRBYTE
   00BB DD 77 03      [19]  106         LD      (IX+3),A
   00BE 18 14         [12]  107         JR      ENDI2C
                            108     
   00C0                     109 SKIP:                       ; If no device present, fake an idle response
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 15
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



   00C0 3E 2E         [ 7]  110         LD      A,0x2e  ; '.'
   00C2 DD 77 00      [19]  111         LD      (IX),A
   00C5 18 0D         [12]  112         JR      ENDI2C
                            113 
   00C7                     114 I2CSRESP:
   00C7 F5            [11]  115         PUSH    AF
   00C8 CD 45 00      [17]  116         CALL    I2CSTART
   00CB 3E 10         [ 7]  117         LD      A,I2CWADR
   00CD CD 76 00      [17]  118         CALL    I2CWBYTE
   00D0 F1            [10]  119         POP     AF
   00D1 CD 76 00      [17]  120         CALL    I2CWBYTE
   00D4                     121 ENDI2C:
   00D4 CD 4C 00      [17]  122         CALL    I2CSTOP
   00D7 C9            [10]  123         RET
                            124 ;
                            125 
                            126 ; Main Polling loop
                            127 ; Return carry flag if we got a valid command (not idle)
   00D8                     128 POLL:
   00D8 CD 9C 00      [17]  129         CALL    I2CRREQ
   00DB DD 7E 00      [19]  130         LD      A,(IX)
   00DE FE 52         [ 7]  131         CP      0x52    ; 'R' - Read memory
   00E0 28 1B         [12]  132         JR      Z,MREAD
   00E2 FE 57         [ 7]  133         CP      0x57    ; 'W' - Write memory
   00E4 28 1D         [12]  134         JR      Z,MWRITE
   00E6 FE 49         [ 7]  135         CP      0x49    ; 'I' - Input from port
   00E8 28 2D         [12]  136         JR      Z,PREAD
   00EA FE 4F         [ 7]  137         CP      0x4F    ; 'O' - Output from port
   00EC 28 30         [12]  138         JR      Z,PWRITE
   00EE FE 43         [ 7]  139         CP      0x43    ; 'C' - Call subroutine
   00F0 28 3B         [12]  140         JR      Z,REMCALL
   00F2 3F            [ 4]  141         CCF
   00F3 C9            [10]  142         RET
   00F4                     143 LOADHL:
   00F4 DD 7E 01      [19]  144         LD      A,(IX+1)
   00F7 67            [ 4]  145         LD      H,A
   00F8 DD 7E 02      [19]  146         LD      A,(IX+2)
   00FB 6F            [ 4]  147         LD      L,A
   00FC C9            [10]  148         RET    
   00FD                     149 MREAD:
   00FD CD 0E 01      [17]  150         CALL    LOADBC
   0100 0A            [ 7]  151         LD      A,(BC)
   0101 18 25         [12]  152         JR      SRESP
   0103                     153 MWRITE:
   0103 CD 0E 01      [17]  154         CALL    LOADBC
   0106 DD 7E 03      [19]  155         LD      A,(IX+3)
   0109 02            [ 7]  156         LD      (BC),A
   010A 3E 57         [ 7]  157         LD      A,0x57  ;'W'
   010C 18 1A         [12]  158         JR      SRESP
   010E                     159 LOADBC:
   010E DD 7E 01      [19]  160         LD      A,(IX+1)
   0111 47            [ 4]  161         LD      B,A
   0112 DD 7E 02      [19]  162         LD      A,(IX+2)
   0115 4F            [ 4]  163         LD      C,A
   0116 C9            [10]  164         RET
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 16
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



   0117                     165 PREAD:
   0117 CD 0E 01      [17]  166         CALL    LOADBC
   011A ED 78         [12]  167         IN      A,(C)
   011C 18 0A         [12]  168         JR      SRESP
   011E                     169 PWRITE:
   011E CD 0E 01      [17]  170         CALL    LOADBC
   0121 DD 7E 03      [19]  171         LD      A,(IX+3)
   0124 ED 79         [12]  172         OUT     (C),A
   0126 3E 4F         [ 7]  173         LD      A,0x4F  ;'O'
   0128                     174 SRESP:
   0128 CD C7 00      [17]  175         CALL    I2CSRESP
   012B                     176 RHERE:
   012B 37            [ 4]  177         SCF
   012C C9            [10]  178         RET
   012D                     179 REMCALL:
   012D 21 00 00      [10]  180         LD      HL,START
   0130 E5            [11]  181         PUSH    HL
   0131 CD F4 00      [17]  182         CALL    LOADHL
   0134 E9            [ 4]  183         JP      (HL)
                            184     
   0135                     185 INIT:
   0135 31 F0 DF      [10]  186         LD      SP,RAMADDR  ; have to set valid SP
   0138 DD 21 F0 DF   [14]  187         LD      IX,CMDBUF   ; Easy to index command buffer
                            188         
   013C CD 04 00      [17]  189         CALL    ONCE
                            190 
                            191 ; Main routine
   013F                     192 MAIN:
   013F CD 41 00      [17]  193         CALL    EVERY
   0142 CD D8 00      [17]  194         CALL    POLL
   0145 38 F8         [12]  195         JR      C,MAIN
                            196         
   0147 01 80 01      [10]  197         LD      BC,BIGDEL
   014A                     198 DLOOP:
   014A 0B            [ 6]  199         DEC     BC
   014B 79            [ 4]  200         LD      A,C
   014C B0            [ 4]  201         OR      B
   014D 20 FB         [12]  202         JR      NZ,DLOOP
   014F 18 EE         [12]  203         JR      MAIN
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 17
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             21 
                             22         .bank   third   (base=STRTADD+0x0500, size=0x100)
                             23         .area   third   (ABS, BANK=third)
                             24         
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 18
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



                             25         .include "../z80/romiow.asm"
                              1 
                              2 ; 
                              3 ; In earlier hardware designs, I tried to capture the address bus bits on a 
                              4 ; read cycle, to use to write to the Arduino.  But it turns out it is impossible
                              5 ; to know exactly when to sample these address bits across all platforms, designs, and 
                              6 ; clock speeds
                              7 ;
                              8 ; The solution I came up with was to make sure the data bus contains the same information
                              9 ; as the lower address bus during these read cycles, so that I can sample the data bus just like the 
                             10 ; CPU would.
                             11 ;
                             12 ; This block of memory, starting at 0x0500, is filled with consecutive integers.
                             13 ; When the CPU reads from a location, the data bus matches the lower bits of the address bus.  
                             14 ; And the data bus read by the CPU is also written to the Arduino.
                             15 ; 
                             16 ; Note: Currently, only the bottom two bits are used, but reserving the memory
                             17 ; this way insures that up to 8 bits could be used 
                             18 ; 
   0000 00 01 02 03 04 05    19         .DB     0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0a,0x0b,0x0c,0x0d,0x0e,0x0f
        06 07 08 09 0A 0B
        0C 0D 0E 0F
   0010 10 11 12 13 14 15    20         .DB     0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17,0x18,0x19,0x1a,0x1b,0x1c,0x1d,0x1e,0x1f
        16 17 18 19 1A 1B
        1C 1D 1E 1F
   0020 20 21 22 23 24 25    21         .DB     0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f
        26 27 28 29 2A 2B
        2C 2D 2E 2F
   0030 30 31 32 33 34 35    22         .DB     0x30,0x31,0x32,0x33,0x34,0x35,0x36,0x37,0x38,0x39,0x3a,0x3b,0x3c,0x3d,0x3e,0x3f
        36 37 38 39 3A 3B
        3C 3D 3E 3F
   0040 40 41 42 43 44 45    23         .DB     0x40,0x41,0x42,0x43,0x44,0x45,0x46,0x47,0x48,0x49,0x4a,0x4b,0x4c,0x4d,0x4e,0x4f
        46 47 48 49 4A 4B
        4C 4D 4E 4F
   0050 50 51 52 53 54 55    24         .DB     0x50,0x51,0x52,0x53,0x54,0x55,0x56,0x57,0x58,0x59,0x5a,0x5b,0x5c,0x5d,0x5e,0x5f
        56 57 58 59 5A 5B
        5C 5D 5E 5F
   0060 60 61 62 63 64 65    25         .DB     0x60,0x61,0x62,0x63,0x64,0x65,0x66,0x67,0x68,0x69,0x6a,0x6b,0x6c,0x6d,0x6e,0x6f
        66 67 68 69 6A 6B
        6C 6D 6E 6F
   0070 70 71 72 73 74 75    26         .DB     0x70,0x71,0x72,0x73,0x74,0x75,0x76,0x77,0x78,0x79,0x7a,0x7b,0x7c,0x7d,0x7e,0x7f
        76 77 78 79 7A 7B
        7C 7D 7E 7F
   0080 80 81 82 83 84 85    27         .DB     0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8a,0x8b,0x8c,0x8d,0x8e,0x8f
        86 87 88 89 8A 8B
        8C 8D 8E 8F
   0090 90 91 92 93 94 95    28         .DB     0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9a,0x9b,0x9c,0x9d,0x9e,0x9f
        96 97 98 99 9A 9B
        9C 9D 9E 9F
   00A0 A0 A1 A2 A3 A4 A5    29         .DB     0xa0,0xa1,0xa2,0xa3,0xa4,0xa5,0xa6,0xa7,0xa8,0xa9,0xaa,0xab,0xac,0xad,0xae,0xaf
        A6 A7 A8 A9 AA AB
        AC AD AE AF
   00B0 B0 B1 B2 B3 B4 B5    30         .DB     0xb0,0xb1,0xb2,0xb3,0xb4,0xb5,0xb6,0xb7,0xb8,0xb9,0xba,0xbb,0xbc,0xbd,0xbe,0xbf
        B6 B7 B8 B9 BA BB
        BC BD BE BF
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 19
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022



   00C0 C0 C1 C2 C3 C4 C5    31         .DB     0xc0,0xc1,0xc2,0xc3,0xc4,0xc5,0xc6,0xc7,0xc8,0xc9,0xca,0xcb,0xcc,0xcd,0xce,0xcf
        C6 C7 C8 C9 CA CB
        CC CD CE CF
   00D0 D0 D1 D2 D3 D4 D5    32         .DB     0xd0,0xd1,0xd2,0xd3,0xd4,0xd5,0xd6,0xd7,0xd8,0xd9,0xda,0xdb,0xdc,0xdd,0xde,0xdf
        D6 D7 D8 D9 DA DB
        DC DD DE DF
   00E0 E0 E1 E2 E3 E4 E5    33         .DB     0xe0,0xe1,0xe2,0xe3,0xe4,0xe5,0xe6,0xe7,0xe8,0xe9,0xea,0xeb,0xec,0xed,0xee,0xef
        E6 E7 E8 E9 EA EB
        EC ED EE EF
   00F0 F0 F1 F2 F3 F4 F5    34         .DB     0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7,0xf8,0xf9,0xfa,0xfb,0xfc,0xfd,0xfe,0xff
        F6 F7 F8 F9 FA FB
        FC FD FE FF
ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 20
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022

Symbol Table

    .__.$$$.       =   2710 L   |     .__.ABS.       =   0000 G
    .__.CPU.       =   0000 L   |     .__.H$L.       =   0000 L
  3 AHEAD              006F R   |     BIGDEL         =   0180 
  3 CLRSCL             0010 R   |   3 CLRSDA             0029 R
    CMDBUF         =   DFF0     |   3 DLOOP              014A R
  3 DOCLR              006C R   |     ENDADD         =   0800 
  3 ENDI2C             00D4 R   |   3 EVERY              0041 R
  3 I2CDELAY           0044 R   |     I2CRADR        =   0011 
  3 I2CRBIT            0056 R   |   3 I2CRBYTE           0087 R
  3 I2CRREQ            009C R   |   3 I2CSRESP           00C7 R
  3 I2CSTART           0045 R   |   3 I2CSTOP            004C R
    I2CWADR        =   0010     |   3 I2CWBIT            0065 R
  3 I2CWBYTE           0076 R   |   3 ILOOP              0078 R
  3 INIT               0135 R   |     IOREGR         =   0400 
    IOREGW         =   0500     |     IRQ1ADD        =   0038 
  3 LOADBC             010E R   |   3 LOADHL             00F4 R
  3 LOOP3              008B R   |   3 MAIN               013F R
  3 MREAD              00FD R   |   3 MWRITE             0103 R
  3 NMI                0000 R   |     NMIADD         =   0066 
  2 ONCE               0004 R   |   3 POLL               00D8 R
  3 PREAD              0117 R   |   3 PWRITE             011E R
    RAMADDR        =   DFF0     |   3 READSDA            0037 R
  3 REMCALL            012D R   |   3 RHERE              012B R
  3 SETSCL             0002 R   |   3 SETSDA             001B R
  3 SKIP               00C0 R   |   3 SRESP              0128 R
  2 START              0000 R   |     STRTADD        =   0000 

ASxxxx Assembler V05.20  (Zilog Z80 / Hitachi HD64180)                 Page 21
Hexadecimal [16-Bits]                                 Mon Apr 04 14:42:36 2022

Area Table

[_CSEG]
   0 _CODE            size    0   flags C080
[_DSEG]
   1 _DATA            size    0   flags C0C0
[first]
   2 first            size   41   flags 8988
[second]
   3 second           size  151   flags 8988
[third]
   4 third            size  100   flags 8988

