// Seed: 1307825373
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    output wand id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    output tri1 id_9,
    output uwire id_10,
    output wor id_11,
    output tri1 id_12,
    output uwire id_13,
    output tri id_14,
    input tri1 id_15,
    output logic id_16,
    output tri1 id_17,
    output wor id_18,
    input tri id_19,
    input wand id_20
);
  always id_16 <= 1 ? {-1, id_19, id_0, id_0, 1, id_8, id_8} && id_20 == id_2 : -1 ? id_15 : id_0;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
