// Seed: 1025827416
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3
);
  logic id_5;
  ;
  wire id_6;
  assign id_5 = id_5;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9,
    output supply0 id_10,
    input wor id_11,
    input wand id_12,
    output supply1 id_13
    , id_29,
    input tri1 id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    input tri1 id_18,
    output uwire id_19,
    input supply1 id_20,
    output tri0 id_21,
    output supply0 id_22,
    output wire id_23,
    output tri1 id_24,
    input wand id_25,
    input uwire id_26,
    output wor id_27
);
  wire id_30;
  xor primCall (
      id_22,
      id_11,
      id_5,
      id_25,
      id_7,
      id_15,
      id_6,
      id_17,
      id_29,
      id_1,
      id_4,
      id_3,
      id_18,
      id_30,
      id_26,
      id_20,
      id_14,
      id_12
  );
  module_0 modCall_1 (
      id_6,
      id_27,
      id_3,
      id_22
  );
endmodule
