Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 13 08:25:27 2022
| Host         : DESKTOP-E6R4O7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (872)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (872)
--------------------------------------------------
 There are 872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  899          inf        0.000                      0                  899           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           899 Endpoints
Min Delay           899 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.341ns  (logic 7.185ns (35.324%)  route 13.156ns (64.676%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.038    14.661    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.146    14.807 r  IDecode1/reg_file1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    16.633    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    20.341 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.341    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.180ns  (logic 6.986ns (34.621%)  route 13.193ns (65.379%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.030    14.653    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.777 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    16.648    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.180 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.180    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.982ns  (logic 6.975ns (34.905%)  route 13.007ns (65.095%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 f  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 f  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 f  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 f  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 f  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 f  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.038    14.661    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.785 r  IDecode1/reg_file1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    16.462    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.982 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.982    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.842ns  (logic 7.196ns (36.266%)  route 12.646ns (63.734%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.680    14.303    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150    14.453 r  IDecode1/reg_file1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674    16.127    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    19.842 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.842    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.715ns  (logic 7.221ns (36.624%)  route 12.495ns (63.376%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.539    14.162    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.150    14.312 r  IDecode1/reg_file1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    15.976    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    19.715 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.715    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.622ns  (logic 6.984ns (35.593%)  route 12.638ns (64.407%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.680    14.303    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    14.427 r  IDecode1/reg_file1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    16.093    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.622 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.622    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.495ns  (logic 6.990ns (35.857%)  route 12.504ns (64.143%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.163 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.009     7.172    EX1/p_2_out_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    EX1/p_2_out_carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  EX1/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.818     8.417    IFetch1/data0[11]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.306     8.723 r  IFetch1/ram_reg_0_0_i_30/O
                         net (fo=2, routed)           0.822     9.545    IFetch1/ram_reg_0_0_i_30_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  IFetch1/ram_reg_0_6_i_1/O
                         net (fo=22, routed)          1.452    11.121    IFetch1/pc_reg[2]_0[10]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.245 r  IFetch1/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.000    11.245    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_1
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.462 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.862    12.324    IDecode1/reg_file1/digit1[3]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.299    12.623 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.539    14.162    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124    14.286 r  IDecode1/reg_file1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673    15.959    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.495 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.495    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch1/pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.467ns  (logic 3.674ns (23.753%)  route 11.793ns (76.247%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     7.055 f  EX1/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.730     7.785    IFetch1/data0[1]
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.303     8.088 f  IFetch1/ram_reg_0_0_i_62/O
                         net (fo=3, routed)           0.809     8.897    IFetch1/ram_reg_0_0_i_62_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.021 f  IFetch1/ram_reg_0_12_i_5/O
                         net (fo=10, routed)          1.738    10.759    IFetch1/pc_reg[2]_0[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I2_O)        0.124    10.883 r  IFetch1/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.988    11.871    IFetch1/plusOp_carry_i_8_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.995 r  IFetch1/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.234    13.229    IFetch1/PCSrc
    SLICE_X39Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.353 r  IFetch1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.353    EX1/pc_reg[7][2]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.751 r  EX1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.751    EX1/plusOp_carry__0_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  EX1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.865    EX1/plusOp_carry__1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.199 r  EX1/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.965    15.164    IFetch1/mux1[13]
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.303    15.467 r  IFetch1/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    15.467    IFetch1/mux2[13]
    SLICE_X40Y24         FDRE                                         r  IFetch1/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch1/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.306ns  (logic 3.656ns (23.885%)  route 11.650ns (76.115%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     7.055 f  EX1/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.730     7.785    IFetch1/data0[1]
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.303     8.088 f  IFetch1/ram_reg_0_0_i_62/O
                         net (fo=3, routed)           0.809     8.897    IFetch1/ram_reg_0_0_i_62_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.021 f  IFetch1/ram_reg_0_12_i_5/O
                         net (fo=10, routed)          1.738    10.759    IFetch1/pc_reg[2]_0[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I2_O)        0.124    10.883 r  IFetch1/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.988    11.871    IFetch1/plusOp_carry_i_8_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.995 r  IFetch1/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.234    13.229    IFetch1/PCSrc
    SLICE_X39Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.353 r  IFetch1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.353    EX1/pc_reg[7][2]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.751 r  EX1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.751    EX1/plusOp_carry__0_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  EX1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.865    EX1/plusOp_carry__1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.178 r  EX1/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.823    15.000    IFetch1/mux1[15]
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.306    15.306 r  IFetch1/pc[15]_i_3/O
                         net (fo=1, routed)           0.000    15.306    IFetch1/mux2[15]
    SLICE_X40Y24         FDRE                                         r  IFetch1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch1/pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.228ns  (logic 3.607ns (23.686%)  route 11.621ns (76.314%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  IFetch1/pc_reg[7]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IFetch1/pc_reg[7]/Q
                         net (fo=2, routed)           0.962     1.418    IFetch1/pc_reg_rep[7]
    SLICE_X40Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.542 f  IFetch1/led_OBUF[14]_inst_i_2/O
                         net (fo=78, routed)          0.970     2.512    IFetch1/led_OBUF[14]_inst_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.636 r  IFetch1/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.973     4.608    IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X42Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.754 r  IDecode1/reg_file1/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.790     5.545    IFetch1/rd2[0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328     5.873 r  IFetch1/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.635     6.507    EX1/ram_reg_0_0_i_64[0]
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     7.055 f  EX1/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.730     7.785    IFetch1/data0[1]
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.303     8.088 f  IFetch1/ram_reg_0_0_i_62/O
                         net (fo=3, routed)           0.809     8.897    IFetch1/ram_reg_0_0_i_62_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.021 f  IFetch1/ram_reg_0_12_i_5/O
                         net (fo=10, routed)          1.738    10.759    IFetch1/pc_reg[2]_0[0]
    SLICE_X42Y27         LUT4 (Prop_lut4_I2_O)        0.124    10.883 r  IFetch1/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.988    11.871    IFetch1/plusOp_carry_i_8_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.995 r  IFetch1/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.234    13.229    IFetch1/PCSrc
    SLICE_X39Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.353 r  IFetch1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.353    EX1/pc_reg[7][2]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.751 r  EX1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.751    EX1/plusOp_carry__0_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  EX1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.865    EX1/plusOp_carry__1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.104 r  EX1/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.793    14.897    IFetch1/mux1[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.331    15.228 r  IFetch1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    15.228    IFetch1/mux2[14]
    SLICE_X40Y24         FDRE                                         r  IFetch1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg2/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg2/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  mpg2/Q1_reg/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg2/Q1_reg/Q
                         net (fo=1, routed)           0.100     0.264    mpg2/Q1_reg_n_0
    SLICE_X37Y17         FDRE                                         r  mpg2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  mpg1/Q2_reg/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.126     0.267    mpg1/Q2
    SLICE_X39Y19         FDRE                                         r  mpg1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg2/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg2/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE                         0.000     0.000 r  mpg2/Q2_reg/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg2/Q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    mpg2/Q2
    SLICE_X37Y17         FDRE                                         r  mpg2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE                         0.000     0.000 r  mpg1/count_int_reg[11]/C
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    mpg1/ssd1/counter_reg[11]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  mpg1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    mpg1/count_int_reg[8]_i_1_n_4
    SLICE_X47Y20         FDRE                                         r  mpg1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE                         0.000     0.000 r  mpg1/count_int_reg[3]/C
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    mpg1/ssd1/counter_reg[3]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  mpg1/count_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    mpg1/count_int_reg[0]_i_1_n_4
    SLICE_X47Y18         FDRE                                         r  mpg1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE                         0.000     0.000 r  mpg1/count_int_reg[7]/C
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    mpg1/ssd1/counter_reg[7]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mpg1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mpg1/count_int_reg[4]_i_1_n_4
    SLICE_X47Y19         FDRE                                         r  mpg1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE                         0.000     0.000 r  mpg1/count_int_reg[4]/C
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    mpg1/ssd1/counter_reg[4]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg1/count_int_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg1/count_int_reg[4]_i_1_n_7
    SLICE_X47Y19         FDRE                                         r  mpg1/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE                         0.000     0.000 r  mpg1/count_int_reg[10]/C
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    mpg1/ssd1/counter_reg[10]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mpg1/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mpg1/count_int_reg[8]_i_1_n_5
    SLICE_X47Y20         FDRE                                         r  mpg1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE                         0.000     0.000 r  mpg1/count_int_reg[2]/C
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    mpg1/ssd1/counter_reg[2]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mpg1/count_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mpg1/count_int_reg[0]_i_1_n_5
    SLICE_X47Y18         FDRE                                         r  mpg1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/count_int_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg1/count_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE                         0.000     0.000 r  mpg1/count_int_reg[8]/C
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg1/count_int_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    mpg1/ssd1/counter_reg[8]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  mpg1/count_int_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    mpg1/count_int_reg[8]_i_1_n_7
    SLICE_X47Y20         FDRE                                         r  mpg1/count_int_reg[8]/D
  -------------------------------------------------------------------    -------------------





