// Seed: 2664098432
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_2();
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1;
  assign id_1 = id_1 - 1;
  module_0();
endmodule
module module_2;
  reg id_1;
  for (id_2 = id_1; id_2; id_1 = 1) begin : id_3
    final begin
      id_1 <= id_2;
    end
  end
  event id_4 (
      .id_0 (id_2),
      .id_1 (1),
      .id_2 (id_1),
      .id_3 ((1) - id_5),
      .id_4 (1'b0),
      .id_5 (id_1),
      .id_6 (((1 + 1))),
      .id_7 (((1'b0))),
      .id_8 (id_2),
      .id_9 (1'h0),
      .id_10(""),
      .id_11(id_5 == ~id_2),
      .id_12(id_5)
  );
  always
    if (1) begin
      id_5 = id_2;
    end
  wire id_6;
endmodule
