Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3afc40aa0cbb4bd3bdd8bbf5fe1aa5ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'clr' [D:/CN/Lab 5/Lab 5.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'clr' [D:/CN/Lab 5/Lab 5.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'clr' [D:/CN/Lab 5/Lab 5.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'clr' [D:/CN/Lab 5/Lab 5.srcs/sources_1/new/top.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.adunare
Compiling module xil_defaultlib.scadere
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
