project open {/home/vlsi/Desktop/Carry Incremental Adder/Carry Incremental Adder}
# Loading project Carry Incremental Adder
# Compile of CIN.v was successful.
# Compile of HalfAdder.v was successful.
# Compile of CIA.v was successful.
# Compile of FullAdder.v was successful.
# Compile of RippleCarryAdder4bit.v was successful.
# Compile of CIA_TB.v was successful.
# Compile of demo_CIA.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# Compile of VerilogAdder.v was successful.
# Compile of demo_VerilogAdder.syn.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of CIN.v was successful.
# Compile of HalfAdder.v was successful.
# Compile of CIA.v was successful.
# Compile of FullAdder.v was successful.
# Compile of RippleCarryAdder4bit.v was successful.
# Compile of CIA_TB.v was successful.
# Compile of demo_CIA.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# Compile of VerilogAdder.v was successful.
# Compile of demo_VerilogAdder.syn.v was successful.
# Compile of VerilogAdder_TB.v was successful.
# 11 compiles, 0 failed with no errors.
vsim work.VerilogAdder_TB
# vsim work.VerilogAdder_TB 
# Start time: 16:14:40 on Oct 31,2022
# Loading work.VerilogAdder_TB
# Loading work.VerilogAdder
# Loading work.datapath
# Loading work.HA_X1
# Loading work.FA_X1
add wave -position end  sim:/VerilogAdder_TB/in1
add wave -position end  sim:/VerilogAdder_TB/in2
add wave -position end  sim:/VerilogAdder_TB/sum
add wave -position end  sim:/VerilogAdder_TB/cout
run
# ================================================ Test Case 1 Over flow negative============================================
# TestCase#1: failed with input 10000000000000000000000000000001 and 10000000000000000000000000000001 and Output 00000000000000000000000000000010 and overflow status 1
# ================================================ Test Case 2 Over flow posetive============================================
# TestCase#2: failed with input 01111111111111111111111111111111 and 01111111111111111111111111111111 and Output 11111111111111111111111111111110 and overflow status 1
# ================================================ Test Case 3 posetive & negative============================================
# TestCase#3:success with input 01110000111111111001111111111100 and 11110010111111011001111111111100 and Output 01100011111111010011111111111000
# ================================================ Test Case 4 posetive & posetive============================================
# TestCase#4:success with input 00001000111100011001111111111100 and 01000010111111011111111110011100 and Output 01001011111011111001111110011000
# ================================================ Test Case 5 negative & negative============================================
# TestCase#5:success with input 11110000111111111001111111111111 and 11110010111111011001111111111100 and Output 11100011111111010011111111111011
# ================================================ Test Case 6 all zeros============================================
# TestCase#6:success with input 00000000000000000000000000000000 and 00000000000000000000000000000000 and Output 00000000000000000000000000000000
# ================================================ Test Case 7 posetive & negative============================================
# TestCase#7:success with input 01110000100000001001111111111100 and 11000010111111010000110100001100 and Output 00110011011111011010110100001000
# ================================================ Test Case 8 posetive & posetive============================================
# TestCase#8: failed with input 01010000110000011011111111111100 and 00110010100111011101111110011100 and Output 10000011010111111001111110011000 and overflow status 1
# ================================================ Test Case 9 negative & negative ============================================
# TestCase#9: failed with input 10010110111111111001001111111111 and 11100010000011011001111100011100 and Output 01111001000011010011001100011011 and overflow status 1
# the total number of success testcases          5 and failure testcases          4
# ** Note: $finish    : /home/vlsi/Desktop/Carry Incremental Adder/VerilogAdder_TB.v(143)
#    Time: 200 ps  Iteration: 0  Instance: /VerilogAdder_TB
# 1
# Break in Module VerilogAdder_TB at /home/vlsi/Desktop/Carry Incremental Adder/VerilogAdder_TB.v line 143
# End time: 16:19:25 on Oct 31,2022, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
