<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='43' type='bool llvm::AMDGPULegalizerInfo::legalizeFceil(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; MIRBuilder) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='718' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='909' ll='936' type='bool llvm::AMDGPULegalizerInfo::legalizeFceil(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B) const'/>
