
TRABALHO_FINAL_EMBARCADOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f04  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00002f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003ec  200000b0  00002fc0  000200b0  2**4
                  ALLOC
  3 .stack        00002004  2000049c  000033ac  000200b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00040206  00000000  00000000  00020131  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004dda  00000000  00000000  00060337  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00008fdc  00000000  00000000  00065111  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006b0  00000000  00000000  0006e0ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b70  00000000  00000000  0006e79d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00009225  00000000  00000000  0006f30d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000125d4  00000000  00000000  00078532  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009156f  00000000  00000000  0008ab06  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000014b8  00000000  00000000  0011c078  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a0 24 00 20 e1 1f 00 00 dd 1f 00 00 dd 1f 00 00     .$. ............
	...
      2c:	dd 1f 00 00 00 00 00 00 00 00 00 00 dd 1f 00 00     ................
      3c:	dd 1f 00 00 dd 1f 00 00 dd 1f 00 00 dd 1f 00 00     ................
      4c:	dd 1f 00 00 dd 1f 00 00 dd 1f 00 00 cd 15 00 00     ................
      5c:	dd 1f 00 00 dd 1f 00 00 e1 19 00 00 f1 19 00 00     ................
      6c:	01 1a 00 00 11 1a 00 00 21 1a 00 00 31 1a 00 00     ........!...1...
      7c:	dd 1f 00 00 dd 1f 00 00 dd 1f 00 00 dd 1f 00 00     ................
      8c:	dd 1f 00 00 dd 1f 00 00 dd 1f 00 00 dd 1f 00 00     ................
      9c:	dd 1f 00 00 dd 1f 00 00 dd 1f 00 00 dd 1f 00 00     ................
      ac:	dd 1f 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000b0 	.word	0x200000b0
      d4:	00000000 	.word	0x00000000
      d8:	00002f04 	.word	0x00002f04

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000b4 	.word	0x200000b4
     108:	00002f04 	.word	0x00002f04
     10c:	00002f04 	.word	0x00002f04
     110:	00000000 	.word	0x00000000

00000114 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b083      	sub	sp, #12
     118:	466b      	mov	r3, sp
     11a:	1ddf      	adds	r7, r3, #7
     11c:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11e:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x38>)
     120:	4c0b      	ldr	r4, [pc, #44]	; (150 <ssd1306_write_command+0x3c>)
     122:	2201      	movs	r2, #1
     124:	0031      	movs	r1, r6
     126:	0020      	movs	r0, r4
     128:	4d0a      	ldr	r5, [pc, #40]	; (154 <ssd1306_write_command+0x40>)
     12a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     12c:	2280      	movs	r2, #128	; 0x80
     12e:	05d2      	lsls	r2, r2, #23
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <ssd1306_write_command+0x44>)
     132:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     134:	2201      	movs	r2, #1
     136:	0039      	movs	r1, r7
     138:	0020      	movs	r0, r4
     13a:	4b08      	ldr	r3, [pc, #32]	; (15c <ssd1306_write_command+0x48>)
     13c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13e:	2200      	movs	r2, #0
     140:	0031      	movs	r1, r6
     142:	0020      	movs	r0, r4
     144:	47a8      	blx	r5
}
     146:	b003      	add	sp, #12
     148:	bdf0      	pop	{r4, r5, r6, r7, pc}
     14a:	46c0      	nop			; (mov r8, r8)
     14c:	200003c4 	.word	0x200003c4
     150:	20000388 	.word	0x20000388
     154:	0000073d 	.word	0x0000073d
     158:	41004480 	.word	0x41004480
     15c:	00000831 	.word	0x00000831

00000160 <ssd1306_init>:
{
     160:	b5f0      	push	{r4, r5, r6, r7, lr}
     162:	b091      	sub	sp, #68	; 0x44
	delay_init();
     164:	4b60      	ldr	r3, [pc, #384]	; (2e8 <ssd1306_init+0x188>)
     166:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     168:	4c60      	ldr	r4, [pc, #384]	; (2ec <ssd1306_init+0x18c>)
     16a:	2331      	movs	r3, #49	; 0x31
     16c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     16e:	2300      	movs	r3, #0
     170:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     172:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     174:	a902      	add	r1, sp, #8
     176:	2201      	movs	r2, #1
     178:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     17a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     17c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     17e:	2031      	movs	r0, #49	; 0x31
     180:	4b5b      	ldr	r3, [pc, #364]	; (2f0 <ssd1306_init+0x190>)
     182:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     184:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     186:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     188:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
     18a:	2900      	cmp	r1, #0
     18c:	d104      	bne.n	198 <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
     18e:	095a      	lsrs	r2, r3, #5
     190:	01d2      	lsls	r2, r2, #7
     192:	4958      	ldr	r1, [pc, #352]	; (2f4 <ssd1306_init+0x194>)
     194:	468c      	mov	ip, r1
     196:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     198:	261f      	movs	r6, #31
     19a:	4033      	ands	r3, r6
     19c:	2501      	movs	r5, #1
     19e:	0029      	movs	r1, r5
     1a0:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
     1a2:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
     1a4:	ac02      	add	r4, sp, #8
     1a6:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1a8:	2300      	movs	r3, #0
     1aa:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1ac:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1ae:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     1b0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     1b2:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
     1b4:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
     1b6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     1b8:	2224      	movs	r2, #36	; 0x24
     1ba:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1bc:	3a18      	subs	r2, #24
     1be:	2100      	movs	r1, #0
     1c0:	a808      	add	r0, sp, #32
     1c2:	4b4d      	ldr	r3, [pc, #308]	; (2f8 <ssd1306_init+0x198>)
     1c4:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1c6:	2380      	movs	r3, #128	; 0x80
     1c8:	025b      	lsls	r3, r3, #9
     1ca:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1cc:	4b4b      	ldr	r3, [pc, #300]	; (2fc <ssd1306_init+0x19c>)
     1ce:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     1d0:	2301      	movs	r3, #1
     1d2:	425b      	negs	r3, r3
     1d4:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     1d6:	4b4a      	ldr	r3, [pc, #296]	; (300 <ssd1306_init+0x1a0>)
     1d8:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     1da:	4b4a      	ldr	r3, [pc, #296]	; (304 <ssd1306_init+0x1a4>)
     1dc:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     1de:	4b4a      	ldr	r3, [pc, #296]	; (308 <ssd1306_init+0x1a8>)
     1e0:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     1e2:	4f4a      	ldr	r7, [pc, #296]	; (30c <ssd1306_init+0x1ac>)
     1e4:	0022      	movs	r2, r4
     1e6:	494a      	ldr	r1, [pc, #296]	; (310 <ssd1306_init+0x1b0>)
     1e8:	0038      	movs	r0, r7
     1ea:	4b4a      	ldr	r3, [pc, #296]	; (314 <ssd1306_init+0x1b4>)
     1ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     1ee:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1f0:	0020      	movs	r0, r4
     1f2:	4b49      	ldr	r3, [pc, #292]	; (318 <ssd1306_init+0x1b8>)
     1f4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1f6:	4006      	ands	r6, r0
     1f8:	40b5      	lsls	r5, r6
     1fa:	4b48      	ldr	r3, [pc, #288]	; (31c <ssd1306_init+0x1bc>)
     1fc:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     1fe:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
     200:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     202:	2b00      	cmp	r3, #0
     204:	d1fc      	bne.n	200 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     206:	6823      	ldr	r3, [r4, #0]
     208:	2202      	movs	r2, #2
     20a:	4313      	orrs	r3, r2
     20c:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20e:	ac01      	add	r4, sp, #4
     210:	2301      	movs	r3, #1
     212:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     214:	2200      	movs	r2, #0
     216:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
     218:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
     21a:	0021      	movs	r1, r4
     21c:	203e      	movs	r0, #62	; 0x3e
     21e:	4d34      	ldr	r5, [pc, #208]	; (2f0 <ssd1306_init+0x190>)
     220:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     222:	0021      	movs	r1, r4
     224:	201b      	movs	r0, #27
     226:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     228:	2000      	movs	r0, #0
     22a:	4b3d      	ldr	r3, [pc, #244]	; (320 <ssd1306_init+0x1c0>)
     22c:	4798      	blx	r3
     22e:	4936      	ldr	r1, [pc, #216]	; (308 <ssd1306_init+0x1a8>)
     230:	4b3c      	ldr	r3, [pc, #240]	; (324 <ssd1306_init+0x1c4>)
     232:	4798      	blx	r3
     234:	0083      	lsls	r3, r0, #2
     236:	1818      	adds	r0, r3, r0
     238:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
     23a:	2280      	movs	r2, #128	; 0x80
     23c:	0512      	lsls	r2, r2, #20
     23e:	4b2d      	ldr	r3, [pc, #180]	; (2f4 <ssd1306_init+0x194>)
     240:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     242:	2800      	cmp	r0, #0
     244:	d04a      	beq.n	2dc <ssd1306_init+0x17c>
		SysTick->LOAD = n;
     246:	4b38      	ldr	r3, [pc, #224]	; (328 <ssd1306_init+0x1c8>)
     248:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     24a:	2200      	movs	r2, #0
     24c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     24e:	0019      	movs	r1, r3
     250:	2280      	movs	r2, #128	; 0x80
     252:	0252      	lsls	r2, r2, #9
     254:	680b      	ldr	r3, [r1, #0]
     256:	4213      	tst	r3, r2
     258:	d0fc      	beq.n	254 <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
     25a:	2280      	movs	r2, #128	; 0x80
     25c:	0512      	lsls	r2, r2, #20
     25e:	4b25      	ldr	r3, [pc, #148]	; (2f4 <ssd1306_init+0x194>)
     260:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
     262:	4b31      	ldr	r3, [pc, #196]	; (328 <ssd1306_init+0x1c8>)
     264:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     266:	2200      	movs	r2, #0
     268:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     26a:	0019      	movs	r1, r3
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0252      	lsls	r2, r2, #9
     270:	680b      	ldr	r3, [r1, #0]
     272:	4213      	tst	r3, r2
     274:	d0fc      	beq.n	270 <ssd1306_init+0x110>
     276:	2280      	movs	r2, #128	; 0x80
     278:	0512      	lsls	r2, r2, #20
     27a:	4b1e      	ldr	r3, [pc, #120]	; (2f4 <ssd1306_init+0x194>)
     27c:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     27e:	20a8      	movs	r0, #168	; 0xa8
     280:	4c2a      	ldr	r4, [pc, #168]	; (32c <ssd1306_init+0x1cc>)
     282:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
     284:	201f      	movs	r0, #31
     286:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     288:	20d3      	movs	r0, #211	; 0xd3
     28a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     28c:	2000      	movs	r0, #0
     28e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     290:	2040      	movs	r0, #64	; 0x40
     292:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     294:	20a1      	movs	r0, #161	; 0xa1
     296:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     298:	20c8      	movs	r0, #200	; 0xc8
     29a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     29c:	20da      	movs	r0, #218	; 0xda
     29e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
     2a0:	2002      	movs	r0, #2
     2a2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     2a4:	2081      	movs	r0, #129	; 0x81
     2a6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     2a8:	208f      	movs	r0, #143	; 0x8f
     2aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2ac:	20a4      	movs	r0, #164	; 0xa4
     2ae:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2b0:	20a6      	movs	r0, #166	; 0xa6
     2b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     2b4:	20d5      	movs	r0, #213	; 0xd5
     2b6:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     2b8:	2080      	movs	r0, #128	; 0x80
     2ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     2bc:	208d      	movs	r0, #141	; 0x8d
     2be:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     2c0:	2014      	movs	r0, #20
     2c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2c4:	20db      	movs	r0, #219	; 0xdb
     2c6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2c8:	2040      	movs	r0, #64	; 0x40
     2ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2cc:	20d9      	movs	r0, #217	; 0xd9
     2ce:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2d0:	20f1      	movs	r0, #241	; 0xf1
     2d2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2d4:	20af      	movs	r0, #175	; 0xaf
     2d6:	47a0      	blx	r4
}
     2d8:	b011      	add	sp, #68	; 0x44
     2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2dc:	2280      	movs	r2, #128	; 0x80
     2de:	0512      	lsls	r2, r2, #20
     2e0:	4b04      	ldr	r3, [pc, #16]	; (2f4 <ssd1306_init+0x194>)
     2e2:	619a      	str	r2, [r3, #24]
     2e4:	e7c7      	b.n	276 <ssd1306_init+0x116>
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	0000037d 	.word	0x0000037d
     2ec:	200003c4 	.word	0x200003c4
     2f0:	00001729 	.word	0x00001729
     2f4:	41004400 	.word	0x41004400
     2f8:	0000228b 	.word	0x0000228b
     2fc:	00300002 	.word	0x00300002
     300:	00360003 	.word	0x00360003
     304:	00370003 	.word	0x00370003
     308:	000f4240 	.word	0x000f4240
     30c:	20000388 	.word	0x20000388
     310:	42001c00 	.word	0x42001c00
     314:	00000529 	.word	0x00000529
     318:	000019b1 	.word	0x000019b1
     31c:	e000e100 	.word	0xe000e100
     320:	00001d6d 	.word	0x00001d6d
     324:	00002119 	.word	0x00002119
     328:	e000e010 	.word	0xe000e010
     32c:	00000115 	.word	0x00000115

00000330 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	466b      	mov	r3, sp
     336:	1ddf      	adds	r7, r3, #7
     338:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     33a:	4e0b      	ldr	r6, [pc, #44]	; (368 <ssd1306_write_data+0x38>)
     33c:	4c0b      	ldr	r4, [pc, #44]	; (36c <ssd1306_write_data+0x3c>)
     33e:	2201      	movs	r2, #1
     340:	0031      	movs	r1, r6
     342:	0020      	movs	r0, r4
     344:	4d0a      	ldr	r5, [pc, #40]	; (370 <ssd1306_write_data+0x40>)
     346:	47a8      	blx	r5
     348:	2280      	movs	r2, #128	; 0x80
     34a:	05d2      	lsls	r2, r2, #23
     34c:	4b09      	ldr	r3, [pc, #36]	; (374 <ssd1306_write_data+0x44>)
     34e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     350:	2201      	movs	r2, #1
     352:	0039      	movs	r1, r7
     354:	0020      	movs	r0, r4
     356:	4b08      	ldr	r3, [pc, #32]	; (378 <ssd1306_write_data+0x48>)
     358:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     35a:	2200      	movs	r2, #0
     35c:	0031      	movs	r1, r6
     35e:	0020      	movs	r0, r4
     360:	47a8      	blx	r5
}
     362:	b003      	add	sp, #12
     364:	bdf0      	pop	{r4, r5, r6, r7, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	200003c4 	.word	0x200003c4
     36c:	20000388 	.word	0x20000388
     370:	0000073d 	.word	0x0000073d
     374:	41004480 	.word	0x41004480
     378:	00000831 	.word	0x00000831

0000037c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     37c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     37e:	2000      	movs	r0, #0
     380:	4b08      	ldr	r3, [pc, #32]	; (3a4 <delay_init+0x28>)
     382:	4798      	blx	r3
     384:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     386:	4c08      	ldr	r4, [pc, #32]	; (3a8 <delay_init+0x2c>)
     388:	21fa      	movs	r1, #250	; 0xfa
     38a:	0089      	lsls	r1, r1, #2
     38c:	47a0      	blx	r4
     38e:	4b07      	ldr	r3, [pc, #28]	; (3ac <delay_init+0x30>)
     390:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     392:	4907      	ldr	r1, [pc, #28]	; (3b0 <delay_init+0x34>)
     394:	0028      	movs	r0, r5
     396:	47a0      	blx	r4
     398:	4b06      	ldr	r3, [pc, #24]	; (3b4 <delay_init+0x38>)
     39a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     39c:	2205      	movs	r2, #5
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <delay_init+0x3c>)
     3a0:	601a      	str	r2, [r3, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	00001d6d 	.word	0x00001d6d
     3a8:	00002119 	.word	0x00002119
     3ac:	20000000 	.word	0x20000000
     3b0:	000f4240 	.word	0x000f4240
     3b4:	20000004 	.word	0x20000004
     3b8:	e000e010 	.word	0xe000e010

000003bc <gfx_mono_ssd1306_put_page>:
	gfx_mono_ssd1306_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_ssd1306_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     3be:	b083      	sub	sp, #12
     3c0:	000c      	movs	r4, r1
     3c2:	0016      	movs	r6, r2
     3c4:	001d      	movs	r5, r3
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_framebuffer_put_page(data, page, column, width);
     3c6:	9001      	str	r0, [sp, #4]
     3c8:	4f0f      	ldr	r7, [pc, #60]	; (408 <gfx_mono_ssd1306_put_page+0x4c>)
     3ca:	47b8      	blx	r7
	address &= 0x0F;
     3cc:	270f      	movs	r7, #15
     3ce:	403c      	ands	r4, r7
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     3d0:	20b0      	movs	r0, #176	; 0xb0
     3d2:	4320      	orrs	r0, r4
     3d4:	4c0d      	ldr	r4, [pc, #52]	; (40c <gfx_mono_ssd1306_put_page+0x50>)
     3d6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     3d8:	0670      	lsls	r0, r6, #25
     3da:	0f40      	lsrs	r0, r0, #29
     3dc:	2310      	movs	r3, #16
     3de:	4318      	orrs	r0, r3
     3e0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     3e2:	4037      	ands	r7, r6
     3e4:	0038      	movs	r0, r7
     3e6:	47a0      	blx	r4
     3e8:	9b01      	ldr	r3, [sp, #4]
     3ea:	001c      	movs	r4, r3
     3ec:	3d01      	subs	r5, #1
     3ee:	b2ed      	uxtb	r5, r5
     3f0:	3501      	adds	r5, #1
     3f2:	469c      	mov	ip, r3
     3f4:	4465      	add	r5, ip
#endif
	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	do {
		ssd1306_write_data(*data++);
     3f6:	4e06      	ldr	r6, [pc, #24]	; (410 <gfx_mono_ssd1306_put_page+0x54>)
     3f8:	7820      	ldrb	r0, [r4, #0]
     3fa:	47b0      	blx	r6
     3fc:	3401      	adds	r4, #1
	} while (--width);
     3fe:	42ac      	cmp	r4, r5
     400:	d1fa      	bne.n	3f8 <gfx_mono_ssd1306_put_page+0x3c>
}
     402:	b003      	add	sp, #12
     404:	bdf0      	pop	{r4, r5, r6, r7, pc}
     406:	46c0      	nop			; (mov r8, r8)
     408:	00000d11 	.word	0x00000d11
     40c:	00000115 	.word	0x00000115
     410:	00000331 	.word	0x00000331

00000414 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
     414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     416:	0004      	movs	r4, r0
     418:	000f      	movs	r7, r1
     41a:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
     41c:	2b00      	cmp	r3, #0
     41e:	d103      	bne.n	428 <gfx_mono_ssd1306_put_byte+0x14>
     420:	4b0d      	ldr	r3, [pc, #52]	; (458 <gfx_mono_ssd1306_put_byte+0x44>)
     422:	4798      	blx	r3
     424:	42a8      	cmp	r0, r5
     426:	d015      	beq.n	454 <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
     428:	002a      	movs	r2, r5
     42a:	0039      	movs	r1, r7
     42c:	0020      	movs	r0, r4
     42e:	4b0b      	ldr	r3, [pc, #44]	; (45c <gfx_mono_ssd1306_put_byte+0x48>)
     430:	4798      	blx	r3
	address &= 0x0F;
     432:	260f      	movs	r6, #15
     434:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     436:	20b0      	movs	r0, #176	; 0xb0
     438:	4320      	orrs	r0, r4
     43a:	4c09      	ldr	r4, [pc, #36]	; (460 <gfx_mono_ssd1306_put_byte+0x4c>)
     43c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     43e:	0678      	lsls	r0, r7, #25
     440:	0f40      	lsrs	r0, r0, #29
     442:	2310      	movs	r3, #16
     444:	4318      	orrs	r0, r3
     446:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     448:	0030      	movs	r0, r6
     44a:	4038      	ands	r0, r7
     44c:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
     44e:	0028      	movs	r0, r5
     450:	4b04      	ldr	r3, [pc, #16]	; (464 <gfx_mono_ssd1306_put_byte+0x50>)
     452:	4798      	blx	r3
}
     454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     456:	46c0      	nop			; (mov r8, r8)
     458:	00000d45 	.word	0x00000d45
     45c:	00000d35 	.word	0x00000d35
     460:	00000115 	.word	0x00000115
     464:	00000331 	.word	0x00000331

00000468 <gfx_mono_ssd1306_init>:
{
     468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
     46a:	480d      	ldr	r0, [pc, #52]	; (4a0 <gfx_mono_ssd1306_init+0x38>)
     46c:	4b0d      	ldr	r3, [pc, #52]	; (4a4 <gfx_mono_ssd1306_init+0x3c>)
     46e:	4798      	blx	r3
	ssd1306_init();
     470:	4b0d      	ldr	r3, [pc, #52]	; (4a8 <gfx_mono_ssd1306_init+0x40>)
     472:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
     474:	2040      	movs	r0, #64	; 0x40
     476:	4b0d      	ldr	r3, [pc, #52]	; (4ac <gfx_mono_ssd1306_init+0x44>)
     478:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     47a:	2500      	movs	r5, #0
{
     47c:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     47e:	4f0c      	ldr	r7, [pc, #48]	; (4b0 <gfx_mono_ssd1306_init+0x48>)
{
     480:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     482:	2301      	movs	r3, #1
     484:	0032      	movs	r2, r6
     486:	0021      	movs	r1, r4
     488:	0028      	movs	r0, r5
     48a:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     48c:	3401      	adds	r4, #1
     48e:	b2e4      	uxtb	r4, r4
     490:	2c80      	cmp	r4, #128	; 0x80
     492:	d1f6      	bne.n	482 <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     494:	3501      	adds	r5, #1
     496:	b2ed      	uxtb	r5, r5
     498:	2d04      	cmp	r5, #4
     49a:	d1f1      	bne.n	480 <gfx_mono_ssd1306_init+0x18>
}
     49c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     49e:	46c0      	nop			; (mov r8, r8)
     4a0:	200000cc 	.word	0x200000cc
     4a4:	00000d05 	.word	0x00000d05
     4a8:	00000161 	.word	0x00000161
     4ac:	00000115 	.word	0x00000115
     4b0:	00000415 	.word	0x00000415

000004b4 <gfx_mono_ssd1306_draw_pixel>:
{
     4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     4b6:	46c6      	mov	lr, r8
     4b8:	b500      	push	{lr}
     4ba:	0004      	movs	r4, r0
     4bc:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     4be:	b243      	sxtb	r3, r0
     4c0:	2b00      	cmp	r3, #0
     4c2:	db01      	blt.n	4c8 <gfx_mono_ssd1306_draw_pixel+0x14>
     4c4:	291f      	cmp	r1, #31
     4c6:	d902      	bls.n	4ce <gfx_mono_ssd1306_draw_pixel+0x1a>
}
     4c8:	bc04      	pop	{r2}
     4ca:	4690      	mov	r8, r2
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     4ce:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     4d0:	00fb      	lsls	r3, r7, #3
     4d2:	1ac9      	subs	r1, r1, r3
     4d4:	2601      	movs	r6, #1
     4d6:	408e      	lsls	r6, r1
     4d8:	b2f3      	uxtb	r3, r6
     4da:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     4dc:	0001      	movs	r1, r0
     4de:	0038      	movs	r0, r7
     4e0:	4b0c      	ldr	r3, [pc, #48]	; (514 <gfx_mono_ssd1306_draw_pixel+0x60>)
     4e2:	4798      	blx	r3
     4e4:	0002      	movs	r2, r0
	switch (color) {
     4e6:	2d01      	cmp	r5, #1
     4e8:	d009      	beq.n	4fe <gfx_mono_ssd1306_draw_pixel+0x4a>
     4ea:	2d00      	cmp	r5, #0
     4ec:	d00b      	beq.n	506 <gfx_mono_ssd1306_draw_pixel+0x52>
     4ee:	2d02      	cmp	r5, #2
     4f0:	d00c      	beq.n	50c <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
     4f2:	2300      	movs	r3, #0
     4f4:	0021      	movs	r1, r4
     4f6:	0038      	movs	r0, r7
     4f8:	4c07      	ldr	r4, [pc, #28]	; (518 <gfx_mono_ssd1306_draw_pixel+0x64>)
     4fa:	47a0      	blx	r4
     4fc:	e7e4      	b.n	4c8 <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
     4fe:	4643      	mov	r3, r8
     500:	4303      	orrs	r3, r0
     502:	b2da      	uxtb	r2, r3
		break;
     504:	e7f5      	b.n	4f2 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
     506:	43b0      	bics	r0, r6
     508:	b2c2      	uxtb	r2, r0
		break;
     50a:	e7f2      	b.n	4f2 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
     50c:	4643      	mov	r3, r8
     50e:	4043      	eors	r3, r0
     510:	b2da      	uxtb	r2, r3
		break;
     512:	e7ee      	b.n	4f2 <gfx_mono_ssd1306_draw_pixel+0x3e>
     514:	00000d45 	.word	0x00000d45
     518:	00000415 	.word	0x00000415

0000051c <gfx_mono_ssd1306_get_byte>:
{
     51c:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
     51e:	4b01      	ldr	r3, [pc, #4]	; (524 <gfx_mono_ssd1306_get_byte+0x8>)
     520:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
     522:	bd10      	pop	{r4, pc}
     524:	00000d45 	.word	0x00000d45

00000528 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     528:	b5f0      	push	{r4, r5, r6, r7, lr}
     52a:	b08b      	sub	sp, #44	; 0x2c
     52c:	0005      	movs	r5, r0
     52e:	000c      	movs	r4, r1
     530:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     532:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     534:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     536:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     538:	079b      	lsls	r3, r3, #30
     53a:	d501      	bpl.n	540 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     53c:	b00b      	add	sp, #44	; 0x2c
     53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     540:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     542:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     544:	07db      	lsls	r3, r3, #31
     546:	d4f9      	bmi.n	53c <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     548:	0008      	movs	r0, r1
     54a:	4b6f      	ldr	r3, [pc, #444]	; (708 <spi_init+0x1e0>)
     54c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     54e:	4a6f      	ldr	r2, [pc, #444]	; (70c <spi_init+0x1e4>)
     550:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     552:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     554:	2301      	movs	r3, #1
     556:	40bb      	lsls	r3, r7
     558:	430b      	orrs	r3, r1
     55a:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     55c:	a909      	add	r1, sp, #36	; 0x24
     55e:	2724      	movs	r7, #36	; 0x24
     560:	5df3      	ldrb	r3, [r6, r7]
     562:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     564:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     566:	b2c3      	uxtb	r3, r0
     568:	9301      	str	r3, [sp, #4]
     56a:	0018      	movs	r0, r3
     56c:	4b68      	ldr	r3, [pc, #416]	; (710 <spi_init+0x1e8>)
     56e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     570:	9801      	ldr	r0, [sp, #4]
     572:	4b68      	ldr	r3, [pc, #416]	; (714 <spi_init+0x1ec>)
     574:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     576:	5df0      	ldrb	r0, [r6, r7]
     578:	2100      	movs	r1, #0
     57a:	4b67      	ldr	r3, [pc, #412]	; (718 <spi_init+0x1f0>)
     57c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     57e:	7833      	ldrb	r3, [r6, #0]
     580:	2b01      	cmp	r3, #1
     582:	d03f      	beq.n	604 <spi_init+0xdc>
	if (config->mode == SPI_MODE_SLAVE) {
     584:	7833      	ldrb	r3, [r6, #0]
     586:	2b00      	cmp	r3, #0
     588:	d103      	bne.n	592 <spi_init+0x6a>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     58a:	6823      	ldr	r3, [r4, #0]
     58c:	2208      	movs	r2, #8
     58e:	4313      	orrs	r3, r2
     590:	6023      	str	r3, [r4, #0]
     592:	002b      	movs	r3, r5
     594:	330c      	adds	r3, #12
     596:	0029      	movs	r1, r5
     598:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
     59a:	2200      	movs	r2, #0
     59c:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     59e:	428b      	cmp	r3, r1
     5a0:	d1fc      	bne.n	59c <spi_init+0x74>
	module->tx_buffer_ptr              = NULL;
     5a2:	2300      	movs	r3, #0
     5a4:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     5a6:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     5a8:	2400      	movs	r4, #0
     5aa:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     5ac:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     5ae:	3336      	adds	r3, #54	; 0x36
     5b0:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     5b2:	3301      	adds	r3, #1
     5b4:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     5b6:	3301      	adds	r3, #1
     5b8:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     5ba:	3b35      	subs	r3, #53	; 0x35
     5bc:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     5be:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     5c0:	6828      	ldr	r0, [r5, #0]
     5c2:	4b51      	ldr	r3, [pc, #324]	; (708 <spi_init+0x1e0>)
     5c4:	4798      	blx	r3
     5c6:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     5c8:	4954      	ldr	r1, [pc, #336]	; (71c <spi_init+0x1f4>)
     5ca:	4b55      	ldr	r3, [pc, #340]	; (720 <spi_init+0x1f8>)
     5cc:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     5ce:	00bf      	lsls	r7, r7, #2
     5d0:	4b54      	ldr	r3, [pc, #336]	; (724 <spi_init+0x1fc>)
     5d2:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
     5d4:	682f      	ldr	r7, [r5, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     5d6:	ab04      	add	r3, sp, #16
     5d8:	2280      	movs	r2, #128	; 0x80
     5da:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     5dc:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     5de:	3a7f      	subs	r2, #127	; 0x7f
     5e0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     5e2:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
     5e4:	7833      	ldrb	r3, [r6, #0]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d102      	bne.n	5f0 <spi_init+0xc8>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     5ea:	2200      	movs	r2, #0
     5ec:	ab04      	add	r3, sp, #16
     5ee:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     5f0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     5f2:	9305      	str	r3, [sp, #20]
     5f4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     5f6:	9306      	str	r3, [sp, #24]
     5f8:	6b33      	ldr	r3, [r6, #48]	; 0x30
     5fa:	9307      	str	r3, [sp, #28]
     5fc:	6b73      	ldr	r3, [r6, #52]	; 0x34
     5fe:	9308      	str	r3, [sp, #32]
     600:	2400      	movs	r4, #0
     602:	e00b      	b.n	61c <spi_init+0xf4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     604:	6823      	ldr	r3, [r4, #0]
     606:	220c      	movs	r2, #12
     608:	4313      	orrs	r3, r2
     60a:	6023      	str	r3, [r4, #0]
     60c:	e7ba      	b.n	584 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     60e:	0038      	movs	r0, r7
     610:	4b45      	ldr	r3, [pc, #276]	; (728 <spi_init+0x200>)
     612:	4798      	blx	r3
     614:	e00a      	b.n	62c <spi_init+0x104>
     616:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     618:	2c04      	cmp	r4, #4
     61a:	d010      	beq.n	63e <spi_init+0x116>
     61c:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
     61e:	00a3      	lsls	r3, r4, #2
     620:	aa02      	add	r2, sp, #8
     622:	200c      	movs	r0, #12
     624:	1812      	adds	r2, r2, r0
     626:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
     628:	2800      	cmp	r0, #0
     62a:	d0f0      	beq.n	60e <spi_init+0xe6>
		if (current_pinmux != PINMUX_UNUSED) {
     62c:	1c43      	adds	r3, r0, #1
     62e:	d0f2      	beq.n	616 <spi_init+0xee>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     630:	a904      	add	r1, sp, #16
     632:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     634:	0c00      	lsrs	r0, r0, #16
     636:	b2c0      	uxtb	r0, r0
     638:	4b3c      	ldr	r3, [pc, #240]	; (72c <spi_init+0x204>)
     63a:	4798      	blx	r3
     63c:	e7eb      	b.n	616 <spi_init+0xee>
	module->mode             = config->mode;
     63e:	7833      	ldrb	r3, [r6, #0]
     640:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     642:	7c33      	ldrb	r3, [r6, #16]
     644:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     646:	7cb3      	ldrb	r3, [r6, #18]
     648:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     64a:	7d33      	ldrb	r3, [r6, #20]
     64c:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
     64e:	2200      	movs	r2, #0
     650:	ab02      	add	r3, sp, #8
     652:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
     654:	7833      	ldrb	r3, [r6, #0]
     656:	2b01      	cmp	r3, #1
     658:	d012      	beq.n	680 <spi_init+0x158>
	if (config->mode == SPI_MODE_SLAVE) {
     65a:	7833      	ldrb	r3, [r6, #0]
     65c:	2b00      	cmp	r3, #0
     65e:	d126      	bne.n	6ae <spi_init+0x186>
		ctrla = config->mode_specific.slave.frame_format;
     660:	69b0      	ldr	r0, [r6, #24]
		ctrlb = config->mode_specific.slave.address_mode;
     662:	8bb2      	ldrh	r2, [r6, #28]
		spi_module->ADDR.reg |=
     664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     666:	7ff1      	ldrb	r1, [r6, #31]
     668:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     66a:	7fb4      	ldrb	r4, [r6, #30]
     66c:	4321      	orrs	r1, r4
		spi_module->ADDR.reg |=
     66e:	4319      	orrs	r1, r3
     670:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
     672:	2320      	movs	r3, #32
     674:	5cf3      	ldrb	r3, [r6, r3]
     676:	2b00      	cmp	r3, #0
     678:	d01b      	beq.n	6b2 <spi_init+0x18a>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     67a:	2340      	movs	r3, #64	; 0x40
     67c:	431a      	orrs	r2, r3
     67e:	e018      	b.n	6b2 <spi_init+0x18a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     680:	6828      	ldr	r0, [r5, #0]
     682:	4b21      	ldr	r3, [pc, #132]	; (708 <spi_init+0x1e0>)
     684:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     686:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     688:	b2c0      	uxtb	r0, r0
     68a:	4b29      	ldr	r3, [pc, #164]	; (730 <spi_init+0x208>)
     68c:	4798      	blx	r3
     68e:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     690:	ab02      	add	r3, sp, #8
     692:	1d9a      	adds	r2, r3, #6
     694:	69b0      	ldr	r0, [r6, #24]
     696:	4b27      	ldr	r3, [pc, #156]	; (734 <spi_init+0x20c>)
     698:	4798      	blx	r3
     69a:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     69c:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     69e:	2b00      	cmp	r3, #0
     6a0:	d000      	beq.n	6a4 <spi_init+0x17c>
     6a2:	e74b      	b.n	53c <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
     6a4:	ab02      	add	r3, sp, #8
     6a6:	3306      	adds	r3, #6
     6a8:	781b      	ldrb	r3, [r3, #0]
     6aa:	733b      	strb	r3, [r7, #12]
     6ac:	e7d5      	b.n	65a <spi_init+0x132>
	uint32_t ctrlb = 0;
     6ae:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
     6b0:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
     6b2:	6873      	ldr	r3, [r6, #4]
     6b4:	68b1      	ldr	r1, [r6, #8]
     6b6:	430b      	orrs	r3, r1
     6b8:	68f1      	ldr	r1, [r6, #12]
     6ba:	430b      	orrs	r3, r1
     6bc:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
     6be:	7c31      	ldrb	r1, [r6, #16]
     6c0:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
     6c2:	7c71      	ldrb	r1, [r6, #17]
     6c4:	2900      	cmp	r1, #0
     6c6:	d103      	bne.n	6d0 <spi_init+0x1a8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     6c8:	491b      	ldr	r1, [pc, #108]	; (738 <spi_init+0x210>)
     6ca:	7889      	ldrb	r1, [r1, #2]
     6cc:	0789      	lsls	r1, r1, #30
     6ce:	d501      	bpl.n	6d4 <spi_init+0x1ac>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     6d0:	2180      	movs	r1, #128	; 0x80
     6d2:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
     6d4:	7cb1      	ldrb	r1, [r6, #18]
     6d6:	2900      	cmp	r1, #0
     6d8:	d002      	beq.n	6e0 <spi_init+0x1b8>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     6da:	2180      	movs	r1, #128	; 0x80
     6dc:	0289      	lsls	r1, r1, #10
     6de:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
     6e0:	7cf1      	ldrb	r1, [r6, #19]
     6e2:	2900      	cmp	r1, #0
     6e4:	d002      	beq.n	6ec <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     6e6:	2180      	movs	r1, #128	; 0x80
     6e8:	0089      	lsls	r1, r1, #2
     6ea:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
     6ec:	7d31      	ldrb	r1, [r6, #20]
     6ee:	2900      	cmp	r1, #0
     6f0:	d002      	beq.n	6f8 <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     6f2:	2180      	movs	r1, #128	; 0x80
     6f4:	0189      	lsls	r1, r1, #6
     6f6:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
     6f8:	6839      	ldr	r1, [r7, #0]
     6fa:	430b      	orrs	r3, r1
     6fc:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
     6fe:	687b      	ldr	r3, [r7, #4]
     700:	431a      	orrs	r2, r3
     702:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
     704:	2000      	movs	r0, #0
     706:	e719      	b.n	53c <spi_init+0x14>
     708:	00001939 	.word	0x00001939
     70c:	40000400 	.word	0x40000400
     710:	00001e85 	.word	0x00001e85
     714:	00001df9 	.word	0x00001df9
     718:	00001775 	.word	0x00001775
     71c:	00000a41 	.word	0x00000a41
     720:	00001975 	.word	0x00001975
     724:	20000480 	.word	0x20000480
     728:	000017c1 	.word	0x000017c1
     72c:	00001f7d 	.word	0x00001f7d
     730:	00001ea1 	.word	0x00001ea1
     734:	0000174d 	.word	0x0000174d
     738:	41002000 	.word	0x41002000

0000073c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     73c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     73e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     740:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
     742:	2c01      	cmp	r4, #1
     744:	d001      	beq.n	74a <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     746:	0018      	movs	r0, r3
     748:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     74a:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
     74c:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
     74e:	2c00      	cmp	r4, #0
     750:	d1f9      	bne.n	746 <spi_select_slave+0xa>
		if (select) {
     752:	2a00      	cmp	r2, #0
     754:	d058      	beq.n	808 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
     756:	784b      	ldrb	r3, [r1, #1]
     758:	2b00      	cmp	r3, #0
     75a:	d044      	beq.n	7e6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     75c:	6803      	ldr	r3, [r0, #0]
     75e:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
     760:	07db      	lsls	r3, r3, #31
     762:	d410      	bmi.n	786 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
     764:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     766:	09d1      	lsrs	r1, r2, #7
		return NULL;
     768:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     76a:	2900      	cmp	r1, #0
     76c:	d104      	bne.n	778 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
     76e:	0953      	lsrs	r3, r2, #5
     770:	01db      	lsls	r3, r3, #7
     772:	492e      	ldr	r1, [pc, #184]	; (82c <spi_select_slave+0xf0>)
     774:	468c      	mov	ip, r1
     776:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     778:	211f      	movs	r1, #31
     77a:	4011      	ands	r1, r2
     77c:	2201      	movs	r2, #1
     77e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     780:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
     782:	2305      	movs	r3, #5
     784:	e7df      	b.n	746 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     786:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     788:	09d4      	lsrs	r4, r2, #7
		return NULL;
     78a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     78c:	2c00      	cmp	r4, #0
     78e:	d104      	bne.n	79a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
     790:	0953      	lsrs	r3, r2, #5
     792:	01db      	lsls	r3, r3, #7
     794:	4c25      	ldr	r4, [pc, #148]	; (82c <spi_select_slave+0xf0>)
     796:	46a4      	mov	ip, r4
     798:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     79a:	241f      	movs	r4, #31
     79c:	4014      	ands	r4, r2
     79e:	2201      	movs	r2, #1
     7a0:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
     7a2:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     7a4:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     7a6:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     7a8:	07d2      	lsls	r2, r2, #31
     7aa:	d501      	bpl.n	7b0 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     7ac:	788a      	ldrb	r2, [r1, #2]
     7ae:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
     7b0:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
     7b2:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
     7b4:	2a00      	cmp	r2, #0
     7b6:	d1c6      	bne.n	746 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
     7b8:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
     7ba:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     7bc:	7e13      	ldrb	r3, [r2, #24]
     7be:	420b      	tst	r3, r1
     7c0:	d0fc      	beq.n	7bc <spi_select_slave+0x80>
     7c2:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
     7c4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     7c6:	0749      	lsls	r1, r1, #29
     7c8:	d5bd      	bpl.n	746 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     7ca:	8b53      	ldrh	r3, [r2, #26]
     7cc:	075b      	lsls	r3, r3, #29
     7ce:	d501      	bpl.n	7d4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     7d0:	2304      	movs	r3, #4
     7d2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     7d4:	7983      	ldrb	r3, [r0, #6]
     7d6:	2b01      	cmp	r3, #1
     7d8:	d002      	beq.n	7e0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     7da:	6a93      	ldr	r3, [r2, #40]	; 0x28
     7dc:	2300      	movs	r3, #0
     7de:	e7b2      	b.n	746 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     7e0:	6a93      	ldr	r3, [r2, #40]	; 0x28
     7e2:	2300      	movs	r3, #0
     7e4:	e7af      	b.n	746 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     7e6:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     7e8:	09d1      	lsrs	r1, r2, #7
		return NULL;
     7ea:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     7ec:	2900      	cmp	r1, #0
     7ee:	d104      	bne.n	7fa <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
     7f0:	0953      	lsrs	r3, r2, #5
     7f2:	01db      	lsls	r3, r3, #7
     7f4:	490d      	ldr	r1, [pc, #52]	; (82c <spi_select_slave+0xf0>)
     7f6:	468c      	mov	ip, r1
     7f8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7fa:	211f      	movs	r1, #31
     7fc:	4011      	ands	r1, r2
     7fe:	2201      	movs	r2, #1
     800:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     802:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
     804:	2300      	movs	r3, #0
     806:	e79e      	b.n	746 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
     808:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     80a:	09d1      	lsrs	r1, r2, #7
		return NULL;
     80c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     80e:	2900      	cmp	r1, #0
     810:	d104      	bne.n	81c <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
     812:	0953      	lsrs	r3, r2, #5
     814:	01db      	lsls	r3, r3, #7
     816:	4905      	ldr	r1, [pc, #20]	; (82c <spi_select_slave+0xf0>)
     818:	468c      	mov	ip, r1
     81a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     81c:	211f      	movs	r1, #31
     81e:	4011      	ands	r1, r2
     820:	2201      	movs	r2, #1
     822:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     824:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
     826:	2300      	movs	r3, #0
     828:	e78d      	b.n	746 <spi_select_slave+0xa>
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	41004400 	.word	0x41004400

00000830 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     830:	b5f0      	push	{r4, r5, r6, r7, lr}
     832:	46de      	mov	lr, fp
     834:	4657      	mov	r7, sl
     836:	464e      	mov	r6, r9
     838:	4645      	mov	r5, r8
     83a:	b5e0      	push	{r5, r6, r7, lr}
     83c:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     83e:	2338      	movs	r3, #56	; 0x38
     840:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
     842:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
     844:	2c05      	cmp	r4, #5
     846:	d002      	beq.n	84e <spi_write_buffer_wait+0x1e>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     848:	3312      	adds	r3, #18
	if (length == 0) {
     84a:	2a00      	cmp	r2, #0
     84c:	d107      	bne.n	85e <spi_write_buffer_wait+0x2e>
			}
		}
	}
#  endif
	return STATUS_OK;
}
     84e:	0018      	movs	r0, r3
     850:	b003      	add	sp, #12
     852:	bc3c      	pop	{r2, r3, r4, r5}
     854:	4690      	mov	r8, r2
     856:	4699      	mov	r9, r3
     858:	46a2      	mov	sl, r4
     85a:	46ab      	mov	fp, r5
     85c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     85e:	7943      	ldrb	r3, [r0, #5]
     860:	2b00      	cmp	r3, #0
     862:	d103      	bne.n	86c <spi_write_buffer_wait+0x3c>
	SercomSpi *const spi_module = &(module->hw->SPI);
     864:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     866:	7e1c      	ldrb	r4, [r3, #24]
     868:	07a4      	lsls	r4, r4, #30
     86a:	d40a      	bmi.n	882 <spi_write_buffer_wait+0x52>
						data_to_send = tx_data[tx_pos++];
     86c:	4693      	mov	fp, r2
     86e:	2400      	movs	r4, #0
				if (spi_is_ready_to_write(module)) {
     870:	2301      	movs	r3, #1
			if (spi_is_write_complete(module)) {
     872:	2502      	movs	r5, #2
     874:	46ac      	mov	ip, r5
					if (spi_is_ready_to_read(module)) {
     876:	3502      	adds	r5, #2
     878:	46a8      	mov	r8, r5
     87a:	3a01      	subs	r2, #1
     87c:	b292      	uxth	r2, r2
     87e:	468a      	mov	sl, r1
     880:	e023      	b.n	8ca <spi_write_buffer_wait+0x9a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     882:	2402      	movs	r4, #2
     884:	761c      	strb	r4, [r3, #24]
     886:	e7f1      	b.n	86c <spi_write_buffer_wait+0x3c>
     888:	7e35      	ldrb	r5, [r6, #24]
			if (spi_is_write_complete(module)) {
     88a:	4661      	mov	r1, ip
     88c:	420d      	tst	r5, r1
     88e:	d12e      	bne.n	8ee <spi_write_buffer_wait+0xbe>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     890:	7e35      	ldrb	r5, [r6, #24]
			if (!spi_is_ready_to_write(module)) {
     892:	421d      	tst	r5, r3
     894:	d100      	bne.n	898 <spi_write_buffer_wait+0x68>
     896:	e0c2      	b.n	a1e <spi_write_buffer_wait+0x1ee>
	SercomSpi *const spi_module = &(module->hw->SPI);
     898:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     89a:	7e35      	ldrb	r5, [r6, #24]
		while (!spi_is_ready_to_write(module)) {
     89c:	421d      	tst	r5, r3
     89e:	d0fc      	beq.n	89a <spi_write_buffer_wait+0x6a>
		uint16_t data_to_send = tx_data[tx_pos++];
     8a0:	1c67      	adds	r7, r4, #1
     8a2:	b2bf      	uxth	r7, r7
     8a4:	4651      	mov	r1, sl
     8a6:	5d0d      	ldrb	r5, [r1, r4]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     8a8:	7981      	ldrb	r1, [r0, #6]
     8aa:	2901      	cmp	r1, #1
     8ac:	d023      	beq.n	8f6 <spi_write_buffer_wait+0xc6>
		uint16_t data_to_send = tx_data[tx_pos++];
     8ae:	b2ad      	uxth	r5, r5
     8b0:	003c      	movs	r4, r7
     8b2:	7e37      	ldrb	r7, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
     8b4:	421f      	tst	r7, r3
     8b6:	d002      	beq.n	8be <spi_write_buffer_wait+0x8e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8b8:	05ed      	lsls	r5, r5, #23
     8ba:	0ded      	lsrs	r5, r5, #23
     8bc:	62b5      	str	r5, [r6, #40]	; 0x28
     8be:	1e55      	subs	r5, r2, #1
     8c0:	b2ad      	uxth	r5, r5
		if (module->receiver_enabled) {
     8c2:	79c6      	ldrb	r6, [r0, #7]
     8c4:	2e00      	cmp	r6, #0
     8c6:	d11d      	bne.n	904 <spi_write_buffer_wait+0xd4>
     8c8:	002a      	movs	r2, r5
	while (length--) {
     8ca:	4d5a      	ldr	r5, [pc, #360]	; (a34 <spi_write_buffer_wait+0x204>)
     8cc:	42aa      	cmp	r2, r5
     8ce:	d070      	beq.n	9b2 <spi_write_buffer_wait+0x182>
		if (module->mode == SPI_MODE_SLAVE) {
     8d0:	7945      	ldrb	r5, [r0, #5]
     8d2:	2d00      	cmp	r5, #0
     8d4:	d1e0      	bne.n	898 <spi_write_buffer_wait+0x68>
	SercomSpi *const spi_module = &(module->hw->SPI);
     8d6:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8d8:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_ready_to_write(module)) {
     8da:	421d      	tst	r5, r3
     8dc:	d1d4      	bne.n	888 <spi_write_buffer_wait+0x58>
     8de:	4d56      	ldr	r5, [pc, #344]	; (a38 <spi_write_buffer_wait+0x208>)
     8e0:	7e37      	ldrb	r7, [r6, #24]
     8e2:	421f      	tst	r7, r3
     8e4:	d1d0      	bne.n	888 <spi_write_buffer_wait+0x58>
     8e6:	3d01      	subs	r5, #1
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     8e8:	2d00      	cmp	r5, #0
     8ea:	d1f9      	bne.n	8e0 <spi_write_buffer_wait+0xb0>
     8ec:	e7cc      	b.n	888 <spi_write_buffer_wait+0x58>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     8ee:	2302      	movs	r3, #2
     8f0:	7633      	strb	r3, [r6, #24]
				return STATUS_ABORTED;
     8f2:	3302      	adds	r3, #2
     8f4:	e7ab      	b.n	84e <spi_write_buffer_wait+0x1e>
			data_to_send |= (tx_data[tx_pos++] << 8);
     8f6:	3402      	adds	r4, #2
     8f8:	b2a4      	uxth	r4, r4
     8fa:	4651      	mov	r1, sl
     8fc:	5dcf      	ldrb	r7, [r1, r7]
     8fe:	023f      	lsls	r7, r7, #8
     900:	433d      	orrs	r5, r7
     902:	e7d6      	b.n	8b2 <spi_write_buffer_wait+0x82>
     904:	4651      	mov	r1, sl
			if (module->mode == SPI_MODE_SLAVE) {
     906:	7945      	ldrb	r5, [r0, #5]
     908:	2d00      	cmp	r5, #0
     90a:	d137      	bne.n	97c <spi_write_buffer_wait+0x14c>
     90c:	4d4b      	ldr	r5, [pc, #300]	; (a3c <spi_write_buffer_wait+0x20c>)
     90e:	9101      	str	r1, [sp, #4]
     910:	e012      	b.n	938 <spi_write_buffer_wait+0x108>
							data_to_send |= (tx_data[tx_pos++] << 8);
     912:	3402      	adds	r4, #2
     914:	b2a4      	uxth	r4, r4
     916:	4649      	mov	r1, r9
     918:	9f01      	ldr	r7, [sp, #4]
     91a:	5c79      	ldrb	r1, [r7, r1]
     91c:	0209      	lsls	r1, r1, #8
     91e:	9f00      	ldr	r7, [sp, #0]
     920:	430f      	orrs	r7, r1
     922:	e01b      	b.n	95c <spi_write_buffer_wait+0x12c>
						length--;
     924:	3a01      	subs	r2, #1
     926:	b292      	uxth	r2, r2
	SercomSpi *const spi_module = &(module->hw->SPI);
     928:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     92a:	7e37      	ldrb	r7, [r6, #24]
					if (spi_is_ready_to_read(module)) {
     92c:	4641      	mov	r1, r8
     92e:	420f      	tst	r7, r1
     930:	d11b      	bne.n	96a <spi_write_buffer_wait+0x13a>
     932:	3d01      	subs	r5, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     934:	2d00      	cmp	r5, #0
     936:	d018      	beq.n	96a <spi_write_buffer_wait+0x13a>
					if (length && spi_is_ready_to_write(module)) {
     938:	2a00      	cmp	r2, #0
     93a:	d0f5      	beq.n	928 <spi_write_buffer_wait+0xf8>
	SercomSpi *const spi_module = &(module->hw->SPI);
     93c:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     93e:	7e37      	ldrb	r7, [r6, #24]
     940:	421f      	tst	r7, r3
     942:	d0f1      	beq.n	928 <spi_write_buffer_wait+0xf8>
						data_to_send = tx_data[tx_pos++];
     944:	1c67      	adds	r7, r4, #1
     946:	b2b9      	uxth	r1, r7
     948:	4689      	mov	r9, r1
     94a:	9901      	ldr	r1, [sp, #4]
     94c:	5d09      	ldrb	r1, [r1, r4]
     94e:	9100      	str	r1, [sp, #0]
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     950:	7981      	ldrb	r1, [r0, #6]
     952:	2901      	cmp	r1, #1
     954:	d0dd      	beq.n	912 <spi_write_buffer_wait+0xe2>
						data_to_send = tx_data[tx_pos++];
     956:	4669      	mov	r1, sp
     958:	880f      	ldrh	r7, [r1, #0]
     95a:	464c      	mov	r4, r9
     95c:	7e31      	ldrb	r1, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
     95e:	4219      	tst	r1, r3
     960:	d0e0      	beq.n	924 <spi_write_buffer_wait+0xf4>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     962:	05ff      	lsls	r7, r7, #23
     964:	0dff      	lsrs	r7, r7, #23
     966:	62b7      	str	r7, [r6, #40]	; 0x28
     968:	e7dc      	b.n	924 <spi_write_buffer_wait+0xf4>
     96a:	9901      	ldr	r1, [sp, #4]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     96c:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_write_complete(module)) {
     96e:	4667      	mov	r7, ip
     970:	423d      	tst	r5, r7
     972:	d118      	bne.n	9a6 <spi_write_buffer_wait+0x176>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     974:	7e35      	ldrb	r5, [r6, #24]
				if (!spi_is_ready_to_read(module)) {
     976:	4646      	mov	r6, r8
     978:	4235      	tst	r5, r6
     97a:	d052      	beq.n	a22 <spi_write_buffer_wait+0x1f2>
	SercomSpi *const spi_module = &(module->hw->SPI);
     97c:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     97e:	7e35      	ldrb	r5, [r6, #24]
			while (!spi_is_ready_to_read(module)) {
     980:	4647      	mov	r7, r8
     982:	423d      	tst	r5, r7
     984:	d0fb      	beq.n	97e <spi_write_buffer_wait+0x14e>
     986:	7e35      	ldrb	r5, [r6, #24]
	if (!spi_is_ready_to_read(module)) {
     988:	423d      	tst	r5, r7
     98a:	d007      	beq.n	99c <spi_write_buffer_wait+0x16c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     98c:	8b75      	ldrh	r5, [r6, #26]
     98e:	423d      	tst	r5, r7
     990:	d000      	beq.n	994 <spi_write_buffer_wait+0x164>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     992:	8377      	strh	r7, [r6, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     994:	7985      	ldrb	r5, [r0, #6]
     996:	2d01      	cmp	r5, #1
     998:	d009      	beq.n	9ae <spi_write_buffer_wait+0x17e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     99a:	6ab5      	ldr	r5, [r6, #40]	; 0x28
			flush_length--;
     99c:	465d      	mov	r5, fp
     99e:	3d01      	subs	r5, #1
     9a0:	b2ad      	uxth	r5, r5
     9a2:	46ab      	mov	fp, r5
     9a4:	e769      	b.n	87a <spi_write_buffer_wait+0x4a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     9a6:	2302      	movs	r3, #2
     9a8:	7633      	strb	r3, [r6, #24]
					return STATUS_ABORTED;
     9aa:	3302      	adds	r3, #2
     9ac:	e74f      	b.n	84e <spi_write_buffer_wait+0x1e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     9ae:	6ab5      	ldr	r5, [r6, #40]	; 0x28
     9b0:	e7f4      	b.n	99c <spi_write_buffer_wait+0x16c>
	if (module->mode == SPI_MODE_MASTER) {
     9b2:	7943      	ldrb	r3, [r0, #5]
     9b4:	2b01      	cmp	r3, #1
     9b6:	d00b      	beq.n	9d0 <spi_write_buffer_wait+0x1a0>
	if (module->mode == SPI_MODE_SLAVE) {
     9b8:	2b00      	cmp	r3, #0
     9ba:	d134      	bne.n	a26 <spi_write_buffer_wait+0x1f6>
		if (module->receiver_enabled) {
     9bc:	79c2      	ldrb	r2, [r0, #7]
     9be:	2a00      	cmp	r2, #0
     9c0:	d100      	bne.n	9c4 <spi_write_buffer_wait+0x194>
     9c2:	e744      	b.n	84e <spi_write_buffer_wait+0x1e>
					if (spi_is_ready_to_read(module)) {
     9c4:	2404      	movs	r4, #4
			while (flush_length) {
     9c6:	465b      	mov	r3, fp
     9c8:	465d      	mov	r5, fp
     9ca:	2b00      	cmp	r3, #0
     9cc:	d119      	bne.n	a02 <spi_write_buffer_wait+0x1d2>
     9ce:	e73e      	b.n	84e <spi_write_buffer_wait+0x1e>
	SercomSpi *const spi_module = &(module->hw->SPI);
     9d0:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
     9d2:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     9d4:	7e0b      	ldrb	r3, [r1, #24]
     9d6:	4213      	tst	r3, r2
     9d8:	d0fc      	beq.n	9d4 <spi_write_buffer_wait+0x1a4>
	return STATUS_OK;
     9da:	2300      	movs	r3, #0
     9dc:	e737      	b.n	84e <spi_write_buffer_wait+0x1e>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     9de:	7e0b      	ldrb	r3, [r1, #24]
				if (!spi_is_ready_to_read(module)) {
     9e0:	4223      	tst	r3, r4
     9e2:	d022      	beq.n	a2a <spi_write_buffer_wait+0x1fa>
     9e4:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_read(module)) {
     9e6:	4223      	tst	r3, r4
     9e8:	d007      	beq.n	9fa <spi_write_buffer_wait+0x1ca>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     9ea:	8b4b      	ldrh	r3, [r1, #26]
     9ec:	4223      	tst	r3, r4
     9ee:	d000      	beq.n	9f2 <spi_write_buffer_wait+0x1c2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     9f0:	834c      	strh	r4, [r1, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     9f2:	7983      	ldrb	r3, [r0, #6]
     9f4:	2b01      	cmp	r3, #1
     9f6:	d010      	beq.n	a1a <spi_write_buffer_wait+0x1ea>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     9f8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
				flush_length--;
     9fa:	3d01      	subs	r5, #1
     9fc:	b2ad      	uxth	r5, r5
			while (flush_length) {
     9fe:	2d00      	cmp	r5, #0
     a00:	d015      	beq.n	a2e <spi_write_buffer_wait+0x1fe>
	SercomSpi *const spi_module = &(module->hw->SPI);
     a02:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a04:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
     a06:	4223      	tst	r3, r4
     a08:	d1e9      	bne.n	9de <spi_write_buffer_wait+0x1ae>
     a0a:	4b0b      	ldr	r3, [pc, #44]	; (a38 <spi_write_buffer_wait+0x208>)
     a0c:	7e0a      	ldrb	r2, [r1, #24]
     a0e:	4222      	tst	r2, r4
     a10:	d1e5      	bne.n	9de <spi_write_buffer_wait+0x1ae>
     a12:	3b01      	subs	r3, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     a14:	2b00      	cmp	r3, #0
     a16:	d1f9      	bne.n	a0c <spi_write_buffer_wait+0x1dc>
     a18:	e7e1      	b.n	9de <spi_write_buffer_wait+0x1ae>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a1a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     a1c:	e7ed      	b.n	9fa <spi_write_buffer_wait+0x1ca>
				return STATUS_ERR_TIMEOUT;
     a1e:	2312      	movs	r3, #18
     a20:	e715      	b.n	84e <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
     a22:	2312      	movs	r3, #18
     a24:	e713      	b.n	84e <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
     a26:	2300      	movs	r3, #0
     a28:	e711      	b.n	84e <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
     a2a:	2312      	movs	r3, #18
     a2c:	e70f      	b.n	84e <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
     a2e:	2300      	movs	r3, #0
     a30:	e70d      	b.n	84e <spi_write_buffer_wait+0x1e>
     a32:	46c0      	nop			; (mov r8, r8)
     a34:	0000ffff 	.word	0x0000ffff
     a38:	00002710 	.word	0x00002710
     a3c:	00002711 	.word	0x00002711

00000a40 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     a42:	0080      	lsls	r0, r0, #2
     a44:	4b85      	ldr	r3, [pc, #532]	; (c5c <_spi_interrupt_handler+0x21c>)
     a46:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     a48:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     a4a:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
     a4c:	5ce3      	ldrb	r3, [r4, r3]
     a4e:	2236      	movs	r2, #54	; 0x36
     a50:	5ca7      	ldrb	r7, [r4, r2]
     a52:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     a54:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     a56:	7db5      	ldrb	r5, [r6, #22]
     a58:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     a5a:	07eb      	lsls	r3, r5, #31
     a5c:	d52e      	bpl.n	abc <_spi_interrupt_handler+0x7c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     a5e:	7963      	ldrb	r3, [r4, #5]
     a60:	2b01      	cmp	r3, #1
     a62:	d025      	beq.n	ab0 <_spi_interrupt_handler+0x70>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     a64:	2b00      	cmp	r3, #0
     a66:	d129      	bne.n	abc <_spi_interrupt_handler+0x7c>
			(module->dir != SPI_DIRECTION_READ))
     a68:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
     a6a:	2b00      	cmp	r3, #0
     a6c:	d026      	beq.n	abc <_spi_interrupt_handler+0x7c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     a6e:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     a70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     a72:	7813      	ldrb	r3, [r2, #0]
     a74:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
     a76:	1c50      	adds	r0, r2, #1
     a78:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a7a:	79a0      	ldrb	r0, [r4, #6]
     a7c:	2801      	cmp	r0, #1
     a7e:	d100      	bne.n	a82 <_spi_interrupt_handler+0x42>
     a80:	e069      	b.n	b56 <_spi_interrupt_handler+0x116>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     a82:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     a84:	05db      	lsls	r3, r3, #23
     a86:	0ddb      	lsrs	r3, r3, #23
     a88:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
     a8a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     a8c:	3b01      	subs	r3, #1
     a8e:	b29b      	uxth	r3, r3
     a90:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     a92:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     a94:	b29b      	uxth	r3, r3
     a96:	2b00      	cmp	r3, #0
     a98:	d110      	bne.n	abc <_spi_interrupt_handler+0x7c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     a9a:	3301      	adds	r3, #1
     a9c:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     a9e:	7a63      	ldrb	r3, [r4, #9]
     aa0:	2b01      	cmp	r3, #1
     aa2:	d10b      	bne.n	abc <_spi_interrupt_handler+0x7c>
     aa4:	79e3      	ldrb	r3, [r4, #7]
     aa6:	2b00      	cmp	r3, #0
     aa8:	d108      	bne.n	abc <_spi_interrupt_handler+0x7c>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     aaa:	3302      	adds	r3, #2
     aac:	75b3      	strb	r3, [r6, #22]
     aae:	e005      	b.n	abc <_spi_interrupt_handler+0x7c>
			(module->dir == SPI_DIRECTION_READ)) {
     ab0:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     ab2:	2b00      	cmp	r3, #0
     ab4:	d03e      	beq.n	b34 <_spi_interrupt_handler+0xf4>
			(module->dir != SPI_DIRECTION_READ))
     ab6:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
     ab8:	2b00      	cmp	r3, #0
     aba:	d1d8      	bne.n	a6e <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     abc:	076b      	lsls	r3, r5, #29
     abe:	d511      	bpl.n	ae4 <_spi_interrupt_handler+0xa4>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     ac0:	8b73      	ldrh	r3, [r6, #26]
     ac2:	075b      	lsls	r3, r3, #29
     ac4:	d551      	bpl.n	b6a <_spi_interrupt_handler+0x12a>
			if (module->dir != SPI_DIRECTION_WRITE) {
     ac6:	7a63      	ldrb	r3, [r4, #9]
     ac8:	2b01      	cmp	r3, #1
     aca:	d008      	beq.n	ade <_spi_interrupt_handler+0x9e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     acc:	221e      	movs	r2, #30
     ace:	2338      	movs	r3, #56	; 0x38
     ad0:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     ad2:	3b35      	subs	r3, #53	; 0x35
     ad4:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     ad6:	3302      	adds	r3, #2
     ad8:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     ada:	073b      	lsls	r3, r7, #28
     adc:	d441      	bmi.n	b62 <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     ade:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     ae0:	2304      	movs	r3, #4
     ae2:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     ae4:	07ab      	lsls	r3, r5, #30
     ae6:	d515      	bpl.n	b14 <_spi_interrupt_handler+0xd4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     ae8:	7963      	ldrb	r3, [r4, #5]
     aea:	2b00      	cmp	r3, #0
     aec:	d10e      	bne.n	b0c <_spi_interrupt_handler+0xcc>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
     aee:	3307      	adds	r3, #7
     af0:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     af2:	3b05      	subs	r3, #5
     af4:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
     af6:	3301      	adds	r3, #1
     af8:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
     afa:	2300      	movs	r3, #0
     afc:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
     afe:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
     b00:	3338      	adds	r3, #56	; 0x38
     b02:	2200      	movs	r2, #0
     b04:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
     b06:	06fb      	lsls	r3, r7, #27
     b08:	d500      	bpl.n	b0c <_spi_interrupt_handler+0xcc>
     b0a:	e07f      	b.n	c0c <_spi_interrupt_handler+0x1cc>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     b0c:	7963      	ldrb	r3, [r4, #5]
     b0e:	2b01      	cmp	r3, #1
     b10:	d100      	bne.n	b14 <_spi_interrupt_handler+0xd4>
     b12:	e07f      	b.n	c14 <_spi_interrupt_handler+0x1d4>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     b14:	072b      	lsls	r3, r5, #28
     b16:	d508      	bpl.n	b2a <_spi_interrupt_handler+0xea>
			if (module->mode == SPI_MODE_SLAVE) {
     b18:	7963      	ldrb	r3, [r4, #5]
     b1a:	2b00      	cmp	r3, #0
     b1c:	d105      	bne.n	b2a <_spi_interrupt_handler+0xea>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     b1e:	3308      	adds	r3, #8
     b20:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     b22:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     b24:	06bb      	lsls	r3, r7, #26
     b26:	d500      	bpl.n	b2a <_spi_interrupt_handler+0xea>
     b28:	e08a      	b.n	c40 <_spi_interrupt_handler+0x200>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     b2a:	b26d      	sxtb	r5, r5
     b2c:	2d00      	cmp	r5, #0
     b2e:	da00      	bge.n	b32 <_spi_interrupt_handler+0xf2>
     b30:	e08a      	b.n	c48 <_spi_interrupt_handler+0x208>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
     b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
     b34:	4b4a      	ldr	r3, [pc, #296]	; (c60 <_spi_interrupt_handler+0x220>)
     b36:	881b      	ldrh	r3, [r3, #0]
     b38:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     b3a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b3c:	3b01      	subs	r3, #1
     b3e:	b29b      	uxth	r3, r3
     b40:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
     b42:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b44:	b29b      	uxth	r3, r3
     b46:	2b00      	cmp	r3, #0
     b48:	d101      	bne.n	b4e <_spi_interrupt_handler+0x10e>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     b4a:	3301      	adds	r3, #1
     b4c:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
     b4e:	7963      	ldrb	r3, [r4, #5]
		if (0
     b50:	2b01      	cmp	r3, #1
     b52:	d0b0      	beq.n	ab6 <_spi_interrupt_handler+0x76>
     b54:	e786      	b.n	a64 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     b56:	7850      	ldrb	r0, [r2, #1]
     b58:	0200      	lsls	r0, r0, #8
     b5a:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
     b5c:	3202      	adds	r2, #2
     b5e:	62e2      	str	r2, [r4, #44]	; 0x2c
     b60:	e790      	b.n	a84 <_spi_interrupt_handler+0x44>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     b62:	0020      	movs	r0, r4
     b64:	69a3      	ldr	r3, [r4, #24]
     b66:	4798      	blx	r3
     b68:	e7b9      	b.n	ade <_spi_interrupt_handler+0x9e>
			if (module->dir == SPI_DIRECTION_WRITE) {
     b6a:	7a63      	ldrb	r3, [r4, #9]
     b6c:	2b01      	cmp	r3, #1
     b6e:	d027      	beq.n	bc0 <_spi_interrupt_handler+0x180>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     b70:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     b74:	05db      	lsls	r3, r3, #23
     b76:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
     b78:	b2da      	uxtb	r2, r3
     b7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     b7c:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
     b7e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     b80:	1c51      	adds	r1, r2, #1
     b82:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     b84:	79a1      	ldrb	r1, [r4, #6]
     b86:	2901      	cmp	r1, #1
     b88:	d033      	beq.n	bf2 <_spi_interrupt_handler+0x1b2>
	module->remaining_rx_buffer_length--;
     b8a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     b8c:	3b01      	subs	r3, #1
     b8e:	b29b      	uxth	r3, r3
     b90:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
     b92:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     b94:	b29b      	uxth	r3, r3
     b96:	2b00      	cmp	r3, #0
     b98:	d1a4      	bne.n	ae4 <_spi_interrupt_handler+0xa4>
					module->status = STATUS_OK;
     b9a:	2200      	movs	r2, #0
     b9c:	3338      	adds	r3, #56	; 0x38
     b9e:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     ba0:	3b34      	subs	r3, #52	; 0x34
     ba2:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     ba4:	7a63      	ldrb	r3, [r4, #9]
     ba6:	2b02      	cmp	r3, #2
     ba8:	d029      	beq.n	bfe <_spi_interrupt_handler+0x1be>
					} else if (module->dir == SPI_DIRECTION_READ) {
     baa:	7a63      	ldrb	r3, [r4, #9]
     bac:	2b00      	cmp	r3, #0
     bae:	d000      	beq.n	bb2 <_spi_interrupt_handler+0x172>
     bb0:	e798      	b.n	ae4 <_spi_interrupt_handler+0xa4>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     bb2:	07bb      	lsls	r3, r7, #30
     bb4:	d400      	bmi.n	bb8 <_spi_interrupt_handler+0x178>
     bb6:	e795      	b.n	ae4 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     bb8:	0020      	movs	r0, r4
     bba:	6923      	ldr	r3, [r4, #16]
     bbc:	4798      	blx	r3
     bbe:	e791      	b.n	ae4 <_spi_interrupt_handler+0xa4>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     bc0:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
     bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     bc4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     bc6:	3b01      	subs	r3, #1
     bc8:	b29b      	uxth	r3, r3
     bca:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
     bcc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     bce:	b29b      	uxth	r3, r3
     bd0:	2b00      	cmp	r3, #0
     bd2:	d000      	beq.n	bd6 <_spi_interrupt_handler+0x196>
     bd4:	e786      	b.n	ae4 <_spi_interrupt_handler+0xa4>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     bd6:	3304      	adds	r3, #4
     bd8:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
     bda:	2200      	movs	r2, #0
     bdc:	3334      	adds	r3, #52	; 0x34
     bde:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     be0:	3b35      	subs	r3, #53	; 0x35
     be2:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
     be4:	07fb      	lsls	r3, r7, #31
     be6:	d400      	bmi.n	bea <_spi_interrupt_handler+0x1aa>
     be8:	e77c      	b.n	ae4 <_spi_interrupt_handler+0xa4>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     bea:	0020      	movs	r0, r4
     bec:	68e3      	ldr	r3, [r4, #12]
     bee:	4798      	blx	r3
     bf0:	e778      	b.n	ae4 <_spi_interrupt_handler+0xa4>
		*(module->rx_buffer_ptr) = (received_data >> 8);
     bf2:	0a1b      	lsrs	r3, r3, #8
     bf4:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
     bf6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     bf8:	3301      	adds	r3, #1
     bfa:	62a3      	str	r3, [r4, #40]	; 0x28
     bfc:	e7c5      	b.n	b8a <_spi_interrupt_handler+0x14a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     bfe:	077b      	lsls	r3, r7, #29
     c00:	d400      	bmi.n	c04 <_spi_interrupt_handler+0x1c4>
     c02:	e76f      	b.n	ae4 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     c04:	0020      	movs	r0, r4
     c06:	6963      	ldr	r3, [r4, #20]
     c08:	4798      	blx	r3
     c0a:	e76b      	b.n	ae4 <_spi_interrupt_handler+0xa4>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
     c0c:	0020      	movs	r0, r4
     c0e:	69e3      	ldr	r3, [r4, #28]
     c10:	4798      	blx	r3
     c12:	e77b      	b.n	b0c <_spi_interrupt_handler+0xcc>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     c14:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     c16:	2b01      	cmp	r3, #1
     c18:	d000      	beq.n	c1c <_spi_interrupt_handler+0x1dc>
     c1a:	e786      	b.n	b2a <_spi_interrupt_handler+0xea>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     c1c:	79e3      	ldrb	r3, [r4, #7]
     c1e:	2b00      	cmp	r3, #0
     c20:	d000      	beq.n	c24 <_spi_interrupt_handler+0x1e4>
     c22:	e782      	b.n	b2a <_spi_interrupt_handler+0xea>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
     c24:	3302      	adds	r3, #2
     c26:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
     c28:	3301      	adds	r3, #1
     c2a:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
     c2c:	2200      	movs	r2, #0
     c2e:	3335      	adds	r3, #53	; 0x35
     c30:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     c32:	07fb      	lsls	r3, r7, #31
     c34:	d400      	bmi.n	c38 <_spi_interrupt_handler+0x1f8>
     c36:	e76d      	b.n	b14 <_spi_interrupt_handler+0xd4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
     c38:	0020      	movs	r0, r4
     c3a:	68e3      	ldr	r3, [r4, #12]
     c3c:	4798      	blx	r3
     c3e:	e769      	b.n	b14 <_spi_interrupt_handler+0xd4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     c40:	0020      	movs	r0, r4
     c42:	6a23      	ldr	r3, [r4, #32]
     c44:	4798      	blx	r3
     c46:	e770      	b.n	b2a <_spi_interrupt_handler+0xea>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     c48:	2380      	movs	r3, #128	; 0x80
     c4a:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     c4c:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     c4e:	067b      	lsls	r3, r7, #25
     c50:	d400      	bmi.n	c54 <_spi_interrupt_handler+0x214>
     c52:	e76e      	b.n	b32 <_spi_interrupt_handler+0xf2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     c54:	6a63      	ldr	r3, [r4, #36]	; 0x24
     c56:	0020      	movs	r0, r4
     c58:	4798      	blx	r3
}
     c5a:	e76a      	b.n	b32 <_spi_interrupt_handler+0xf2>
     c5c:	20000480 	.word	0x20000480
     c60:	200003c8 	.word	0x200003c8

00000c64 <init_OLED_display>:
//struct gfx_mono_spinctrl_spincollection agua_collection;
//struct gfx_mono_spinctrl_spincollection secar_collection;
//struct gfx_mono_spinctrl_spincollection spinners;

//Inicializa o display, com tudo. Inicializando tudo e setando os spinners.
void init_OLED_display(struct gfx_mono_spinctrl_spincollection *spinners){
     c64:	b5f0      	push	{r4, r5, r6, r7, lr}
     c66:	b087      	sub	sp, #28
     c68:	9005      	str	r0, [sp, #20]
	
	//Inicializa o GFX
	gfx_mono_init();
     c6a:	4b18      	ldr	r3, [pc, #96]	; (ccc <init_OLED_display+0x68>)
     c6c:	4798      	blx	r3
	
	// Initialize spinners
	gfx_mono_spinctrl_init(&modo, SPINTYPE_STRING, spinner_modo,
     c6e:	4f18      	ldr	r7, [pc, #96]	; (cd0 <init_OLED_display+0x6c>)
     c70:	2500      	movs	r5, #0
     c72:	9502      	str	r5, [sp, #8]
     c74:	2602      	movs	r6, #2
     c76:	9601      	str	r6, [sp, #4]
     c78:	9500      	str	r5, [sp, #0]
     c7a:	4b16      	ldr	r3, [pc, #88]	; (cd4 <init_OLED_display+0x70>)
     c7c:	4a16      	ldr	r2, [pc, #88]	; (cd8 <init_OLED_display+0x74>)
     c7e:	2100      	movs	r1, #0
     c80:	0038      	movs	r0, r7
     c82:	4c16      	ldr	r4, [pc, #88]	; (cdc <init_OLED_display+0x78>)
     c84:	47a0      	blx	r4
	spinner_choices_modo, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.
	gfx_mono_spinctrl_init(&agua, SPINTYPE_STRING, spinner_agua,
     c86:	9502      	str	r5, [sp, #8]
     c88:	9601      	str	r6, [sp, #4]
     c8a:	9500      	str	r5, [sp, #0]
     c8c:	4b14      	ldr	r3, [pc, #80]	; (ce0 <init_OLED_display+0x7c>)
     c8e:	4a15      	ldr	r2, [pc, #84]	; (ce4 <init_OLED_display+0x80>)
     c90:	2100      	movs	r1, #0
     c92:	4815      	ldr	r0, [pc, #84]	; (ce8 <init_OLED_display+0x84>)
     c94:	47a0      	blx	r4
	spinner_choices_agua, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.
	gfx_mono_spinctrl_init(&secar, SPINTYPE_STRING, spinner_secar,
     c96:	9502      	str	r5, [sp, #8]
     c98:	9601      	str	r6, [sp, #4]
     c9a:	9500      	str	r5, [sp, #0]
     c9c:	4b13      	ldr	r3, [pc, #76]	; (cec <init_OLED_display+0x88>)
     c9e:	4a14      	ldr	r2, [pc, #80]	; (cf0 <init_OLED_display+0x8c>)
     ca0:	2100      	movs	r1, #0
     ca2:	4814      	ldr	r0, [pc, #80]	; (cf4 <init_OLED_display+0x90>)
     ca4:	47a0      	blx	r4
	spinner_choices_secar, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.

	// Initialize spincollection
	gfx_mono_spinctrl_spincollection_init(spinners);
     ca6:	9c05      	ldr	r4, [sp, #20]
     ca8:	0020      	movs	r0, r4
     caa:	4b13      	ldr	r3, [pc, #76]	; (cf8 <init_OLED_display+0x94>)
     cac:	4798      	blx	r3
	//gfx_mono_spinctrl_spincollection_init(&agua_collection);
	//gfx_mono_spinctrl_spincollection_init(&secar_collection);

	// Add spinners to spincollection
	gfx_mono_spinctrl_spincollection_add_spinner(&modo, spinners);
     cae:	0021      	movs	r1, r4
     cb0:	0038      	movs	r0, r7
     cb2:	4f12      	ldr	r7, [pc, #72]	; (cfc <init_OLED_display+0x98>)
     cb4:	47b8      	blx	r7
	gfx_mono_spinctrl_spincollection_add_spinner(&agua, spinners);
     cb6:	0021      	movs	r1, r4
     cb8:	480b      	ldr	r0, [pc, #44]	; (ce8 <init_OLED_display+0x84>)
     cba:	47b8      	blx	r7
	gfx_mono_spinctrl_spincollection_add_spinner(&secar, spinners);
     cbc:	0021      	movs	r1, r4
     cbe:	480d      	ldr	r0, [pc, #52]	; (cf4 <init_OLED_display+0x90>)
     cc0:	47b8      	blx	r7

	// Show spincollection on screen
	gfx_mono_spinctrl_spincollection_show(spinners);
     cc2:	0020      	movs	r0, r4
     cc4:	4b0e      	ldr	r3, [pc, #56]	; (d00 <init_OLED_display+0x9c>)
     cc6:	4798      	blx	r3
	
     cc8:	b007      	add	sp, #28
     cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ccc:	00000469 	.word	0x00000469
     cd0:	200003ec 	.word	0x200003ec
     cd4:	20000014 	.word	0x20000014
     cd8:	00002b3c 	.word	0x00002b3c
     cdc:	000010b1 	.word	0x000010b1
     ce0:	20000008 	.word	0x20000008
     ce4:	00002b34 	.word	0x00002b34
     ce8:	200003cc 	.word	0x200003cc
     cec:	20000020 	.word	0x20000020
     cf0:	00002b44 	.word	0x00002b44
     cf4:	2000040c 	.word	0x2000040c
     cf8:	000010e1 	.word	0x000010e1
     cfc:	000010ef 	.word	0x000010ef
     d00:	00001125 	.word	0x00001125

00000d04 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     d04:	4b01      	ldr	r3, [pc, #4]	; (d0c <gfx_mono_set_framebuffer+0x8>)
     d06:	6018      	str	r0, [r3, #0]
}
     d08:	4770      	bx	lr
     d0a:	46c0      	nop			; (mov r8, r8)
     d0c:	200002cc 	.word	0x200002cc

00000d10 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     d10:	b530      	push	{r4, r5, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     d12:	01c9      	lsls	r1, r1, #7
     d14:	1889      	adds	r1, r1, r2
	gfx_coord_t *framebuffer_pt = fbpointer +
     d16:	4a06      	ldr	r2, [pc, #24]	; (d30 <gfx_mono_framebuffer_put_page+0x20>)
     d18:	6812      	ldr	r2, [r2, #0]
     d1a:	1852      	adds	r2, r2, r1
     d1c:	3b01      	subs	r3, #1
     d1e:	b2db      	uxtb	r3, r3
     d20:	3301      	adds	r3, #1
     d22:	2400      	movs	r4, #0

	do {
		*framebuffer_pt++ = *data_pt++;
     d24:	5d05      	ldrb	r5, [r0, r4]
     d26:	5515      	strb	r5, [r2, r4]
     d28:	3401      	adds	r4, #1
	} while (--width > 0);
     d2a:	429c      	cmp	r4, r3
     d2c:	d1fa      	bne.n	d24 <gfx_mono_framebuffer_put_page+0x14>
}
     d2e:	bd30      	pop	{r4, r5, pc}
     d30:	200002cc 	.word	0x200002cc

00000d34 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     d34:	4b02      	ldr	r3, [pc, #8]	; (d40 <gfx_mono_framebuffer_put_byte+0xc>)
     d36:	681b      	ldr	r3, [r3, #0]
     d38:	01c0      	lsls	r0, r0, #7
     d3a:	1818      	adds	r0, r3, r0
     d3c:	5442      	strb	r2, [r0, r1]
}
     d3e:	4770      	bx	lr
     d40:	200002cc 	.word	0x200002cc

00000d44 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     d44:	4b02      	ldr	r3, [pc, #8]	; (d50 <gfx_mono_framebuffer_get_byte+0xc>)
     d46:	681b      	ldr	r3, [r3, #0]
     d48:	01c0      	lsls	r0, r0, #7
     d4a:	1818      	adds	r0, r3, r0
     d4c:	5c40      	ldrb	r0, [r0, r1]
}
     d4e:	4770      	bx	lr
     d50:	200002cc 	.word	0x200002cc

00000d54 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d56:	46ce      	mov	lr, r9
     d58:	4647      	mov	r7, r8
     d5a:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     d5c:	1884      	adds	r4, r0, r2
     d5e:	2c80      	cmp	r4, #128	; 0x80
     d60:	dd03      	ble.n	d6a <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
     d62:	2280      	movs	r2, #128	; 0x80
     d64:	4252      	negs	r2, r2
     d66:	1a12      	subs	r2, r2, r0
     d68:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     d6a:	2a00      	cmp	r2, #0
     d6c:	d037      	beq.n	dde <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
     d6e:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     d70:	00ec      	lsls	r4, r5, #3
     d72:	1b09      	subs	r1, r1, r4
     d74:	2701      	movs	r7, #1
     d76:	408f      	lsls	r7, r1
     d78:	0039      	movs	r1, r7
     d7a:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     d7c:	2b01      	cmp	r3, #1
     d7e:	d019      	beq.n	db4 <gfx_mono_generic_draw_horizontal_line+0x60>
     d80:	2b00      	cmp	r3, #0
     d82:	d030      	beq.n	de6 <gfx_mono_generic_draw_horizontal_line+0x92>
     d84:	2b02      	cmp	r3, #2
     d86:	d12a      	bne.n	dde <gfx_mono_generic_draw_horizontal_line+0x8a>
     d88:	3801      	subs	r0, #1
     d8a:	b2c6      	uxtb	r6, r0
     d8c:	1992      	adds	r2, r2, r6
     d8e:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     d90:	4b20      	ldr	r3, [pc, #128]	; (e14 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     d92:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     d94:	4b20      	ldr	r3, [pc, #128]	; (e18 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     d96:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     d98:	0021      	movs	r1, r4
     d9a:	0028      	movs	r0, r5
     d9c:	47c8      	blx	r9
			temp ^= pixelmask;
     d9e:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     da0:	b2c2      	uxtb	r2, r0
     da2:	2300      	movs	r3, #0
     da4:	0021      	movs	r1, r4
     da6:	0028      	movs	r0, r5
     da8:	47c0      	blx	r8
     daa:	3c01      	subs	r4, #1
     dac:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     dae:	42b4      	cmp	r4, r6
     db0:	d1f2      	bne.n	d98 <gfx_mono_generic_draw_horizontal_line+0x44>
     db2:	e014      	b.n	dde <gfx_mono_generic_draw_horizontal_line+0x8a>
     db4:	3801      	subs	r0, #1
     db6:	b2c6      	uxtb	r6, r0
     db8:	1992      	adds	r2, r2, r6
     dba:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     dbc:	4b15      	ldr	r3, [pc, #84]	; (e14 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     dbe:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
     dc0:	4b15      	ldr	r3, [pc, #84]	; (e18 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     dc2:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     dc4:	0021      	movs	r1, r4
     dc6:	0028      	movs	r0, r5
     dc8:	47c8      	blx	r9
			temp |= pixelmask;
     dca:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     dcc:	b2c2      	uxtb	r2, r0
     dce:	2300      	movs	r3, #0
     dd0:	0021      	movs	r1, r4
     dd2:	0028      	movs	r0, r5
     dd4:	47c0      	blx	r8
     dd6:	3c01      	subs	r4, #1
     dd8:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     dda:	42b4      	cmp	r4, r6
     ddc:	d1f2      	bne.n	dc4 <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
     dde:	bc0c      	pop	{r2, r3}
     de0:	4690      	mov	r8, r2
     de2:	4699      	mov	r9, r3
     de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     de6:	3801      	subs	r0, #1
     de8:	b2c6      	uxtb	r6, r0
     dea:	1992      	adds	r2, r2, r6
     dec:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     dee:	4b09      	ldr	r3, [pc, #36]	; (e14 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     df0:	4699      	mov	r9, r3
			temp &= ~pixelmask;
     df2:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
     df4:	4b08      	ldr	r3, [pc, #32]	; (e18 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     df6:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     df8:	0021      	movs	r1, r4
     dfa:	0028      	movs	r0, r5
     dfc:	47c8      	blx	r9
			temp &= ~pixelmask;
     dfe:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     e00:	b2c2      	uxtb	r2, r0
     e02:	2300      	movs	r3, #0
     e04:	0021      	movs	r1, r4
     e06:	0028      	movs	r0, r5
     e08:	47c0      	blx	r8
     e0a:	3c01      	subs	r4, #1
     e0c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     e0e:	42b4      	cmp	r4, r6
     e10:	d1f2      	bne.n	df8 <gfx_mono_generic_draw_horizontal_line+0xa4>
     e12:	e7e4      	b.n	dde <gfx_mono_generic_draw_horizontal_line+0x8a>
     e14:	0000051d 	.word	0x0000051d
     e18:	00000415 	.word	0x00000415

00000e1c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e1e:	b083      	sub	sp, #12
     e20:	9000      	str	r0, [sp, #0]
     e22:	9201      	str	r2, [sp, #4]
     e24:	aa08      	add	r2, sp, #32
     e26:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     e28:	2b00      	cmp	r3, #0
     e2a:	d00d      	beq.n	e48 <gfx_mono_generic_draw_filled_rect+0x2c>
     e2c:	3901      	subs	r1, #1
     e2e:	b2ce      	uxtb	r6, r1
     e30:	199b      	adds	r3, r3, r6
     e32:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     e34:	4d05      	ldr	r5, [pc, #20]	; (e4c <gfx_mono_generic_draw_filled_rect+0x30>)
     e36:	003b      	movs	r3, r7
     e38:	9a01      	ldr	r2, [sp, #4]
     e3a:	0021      	movs	r1, r4
     e3c:	9800      	ldr	r0, [sp, #0]
     e3e:	47a8      	blx	r5
     e40:	3c01      	subs	r4, #1
     e42:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
     e44:	42b4      	cmp	r4, r6
     e46:	d1f6      	bne.n	e36 <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
     e48:	b003      	add	sp, #12
     e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e4c:	00000d55 	.word	0x00000d55

00000e50 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     e50:	b5f0      	push	{r4, r5, r6, r7, lr}
     e52:	46de      	mov	lr, fp
     e54:	4657      	mov	r7, sl
     e56:	464e      	mov	r6, r9
     e58:	4645      	mov	r5, r8
     e5a:	b5e0      	push	{r5, r6, r7, lr}
     e5c:	b083      	sub	sp, #12
     e5e:	0005      	movs	r5, r0
     e60:	000f      	movs	r7, r1
	gfx_coord_t num_pages = bitmap->height / 8;
     e62:	7843      	ldrb	r3, [r0, #1]
     e64:	08db      	lsrs	r3, r3, #3
     e66:	469b      	mov	fp, r3
	gfx_coord_t page = y / 8;
     e68:	08d6      	lsrs	r6, r2, #3
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     e6a:	7883      	ldrb	r3, [r0, #2]
     e6c:	2b00      	cmp	r3, #0
     e6e:	d009      	beq.n	e84 <gfx_mono_generic_put_bitmap+0x34>
     e70:	2b01      	cmp	r3, #1
     e72:	d11f      	bne.n	eb4 <gfx_mono_generic_put_bitmap+0x64>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     e74:	2300      	movs	r3, #0
     e76:	4698      	mov	r8, r3
     e78:	465b      	mov	r3, fp
     e7a:	2b00      	cmp	r3, #0
     e7c:	d01a      	beq.n	eb4 <gfx_mono_generic_put_bitmap+0x64>
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     e7e:	4b20      	ldr	r3, [pc, #128]	; (f00 <gfx_mono_generic_put_bitmap+0xb0>)
     e80:	469a      	mov	sl, r3
     e82:	e038      	b.n	ef6 <gfx_mono_generic_put_bitmap+0xa6>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     e84:	465b      	mov	r3, fp
     e86:	2b00      	cmp	r3, #0
     e88:	d014      	beq.n	eb4 <gfx_mono_generic_put_bitmap+0x64>
     e8a:	465b      	mov	r3, fp
     e8c:	199b      	adds	r3, r3, r6
     e8e:	b2db      	uxtb	r3, r3
     e90:	4699      	mov	r9, r3
     e92:	2400      	movs	r4, #0
			gfx_mono_put_page(bitmap->data.pixmap
     e94:	4b1b      	ldr	r3, [pc, #108]	; (f04 <gfx_mono_generic_put_bitmap+0xb4>)
     e96:	4698      	mov	r8, r3
     e98:	782b      	ldrb	r3, [r5, #0]
     e9a:	0018      	movs	r0, r3
     e9c:	4360      	muls	r0, r4
     e9e:	686a      	ldr	r2, [r5, #4]
     ea0:	4694      	mov	ip, r2
     ea2:	4460      	add	r0, ip
     ea4:	003a      	movs	r2, r7
     ea6:	0031      	movs	r1, r6
     ea8:	47c0      	blx	r8
     eaa:	3401      	adds	r4, #1
     eac:	3601      	adds	r6, #1
     eae:	b2f6      	uxtb	r6, r6
		for (i = 0; i < num_pages; i++) {
     eb0:	45b1      	cmp	r9, r6
     eb2:	d1f1      	bne.n	e98 <gfx_mono_generic_put_bitmap+0x48>
		break;

	default:
		break;
	}
}
     eb4:	b003      	add	sp, #12
     eb6:	bc3c      	pop	{r2, r3, r4, r5}
     eb8:	4690      	mov	r8, r2
     eba:	4699      	mov	r9, r3
     ebc:	46a2      	mov	sl, r4
     ebe:	46ab      	mov	fp, r5
     ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     ec2:	4642      	mov	r2, r8
     ec4:	4353      	muls	r3, r2
     ec6:	686a      	ldr	r2, [r5, #4]
     ec8:	1912      	adds	r2, r2, r4
				gfx_mono_put_byte(i + page, column + x, temp);
     eca:	5cd2      	ldrb	r2, [r2, r3]
     ecc:	1939      	adds	r1, r7, r4
     ece:	b2c9      	uxtb	r1, r1
     ed0:	2300      	movs	r3, #0
     ed2:	0030      	movs	r0, r6
     ed4:	47d0      	blx	sl
			for (column = 0; column < bitmap->width; column++) {
     ed6:	3401      	adds	r4, #1
     ed8:	b2e4      	uxtb	r4, r4
     eda:	782b      	ldrb	r3, [r5, #0]
     edc:	42a3      	cmp	r3, r4
     ede:	d8f0      	bhi.n	ec2 <gfx_mono_generic_put_bitmap+0x72>
     ee0:	2301      	movs	r3, #1
     ee2:	469c      	mov	ip, r3
     ee4:	44e0      	add	r8, ip
     ee6:	3601      	adds	r6, #1
     ee8:	b2f6      	uxtb	r6, r6
		for (i = 0; i < num_pages; i++) {
     eea:	4643      	mov	r3, r8
     eec:	466a      	mov	r2, sp
     eee:	71d3      	strb	r3, [r2, #7]
     ef0:	79d3      	ldrb	r3, [r2, #7]
     ef2:	455b      	cmp	r3, fp
     ef4:	d2de      	bcs.n	eb4 <gfx_mono_generic_put_bitmap+0x64>
			for (column = 0; column < bitmap->width; column++) {
     ef6:	782b      	ldrb	r3, [r5, #0]
     ef8:	2400      	movs	r4, #0
     efa:	2b00      	cmp	r3, #0
     efc:	d1e1      	bne.n	ec2 <gfx_mono_generic_put_bitmap+0x72>
     efe:	e7ef      	b.n	ee0 <gfx_mono_generic_put_bitmap+0x90>
     f00:	00000415 	.word	0x00000415
     f04:	000003bd 	.word	0x000003bd

00000f08 <gfx_mono_spinctrl_draw_indicator>:
 * \param[in] *spinner initialized gfx_mono_spinctrl struct
 * \param[in] draw     true on draw, false on delete
 */
static void gfx_mono_spinctrl_draw_indicator(struct gfx_mono_spinctrl *spinner,
		bool draw)
{
     f08:	b510      	push	{r4, lr}
     f0a:	b082      	sub	sp, #8
	if (draw) {
     f0c:	2900      	cmp	r1, #0
     f0e:	d109      	bne.n	f24 <gfx_mono_spinctrl_draw_indicator+0x1c>
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator, 0,
				spinner->y);
	} else {
		gfx_mono_draw_filled_rect(0, spinner->y,
     f10:	7d81      	ldrb	r1, [r0, #22]
     f12:	2300      	movs	r3, #0
     f14:	9300      	str	r3, [sp, #0]
     f16:	3308      	adds	r3, #8
     f18:	2204      	movs	r2, #4
     f1a:	2000      	movs	r0, #0
     f1c:	4c04      	ldr	r4, [pc, #16]	; (f30 <gfx_mono_spinctrl_draw_indicator+0x28>)
     f1e:	47a0      	blx	r4
				GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
				GFX_MONO_SPINCTRL_INDICATOR_HEIGHT,
				GFX_PIXEL_CLR);
	}
}
     f20:	b002      	add	sp, #8
     f22:	bd10      	pop	{r4, pc}
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator, 0,
     f24:	7d82      	ldrb	r2, [r0, #22]
     f26:	2100      	movs	r1, #0
     f28:	4802      	ldr	r0, [pc, #8]	; (f34 <gfx_mono_spinctrl_draw_indicator+0x2c>)
     f2a:	4b03      	ldr	r3, [pc, #12]	; (f38 <gfx_mono_spinctrl_draw_indicator+0x30>)
     f2c:	4798      	blx	r3
     f2e:	e7f7      	b.n	f20 <gfx_mono_spinctrl_draw_indicator+0x18>
     f30:	00000e1d 	.word	0x00000e1d
     f34:	2000002c 	.word	0x2000002c
     f38:	00000e51 	.word	0x00000e51

00000f3c <gfx_mono_spinctrl_draw_button>:
 *
 * \param[in] draw       true on draw, false on delete
 * \param[in] indicator  true on draw indicator, false on delete
 */
static void gfx_mono_spinctrl_draw_button(bool draw, bool indicator)
{
     f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f3e:	b089      	sub	sp, #36	; 0x24
     f40:	0006      	movs	r6, r0
     f42:	000d      	movs	r5, r1
	uint8_t height;
	uint8_t offset;
	char string_buf[22];

	/* Clear bottom line */
	gfx_mono_draw_filled_rect(0,
     f44:	2300      	movs	r3, #0
     f46:	9300      	str	r3, [sp, #0]
     f48:	3307      	adds	r3, #7
     f4a:	2280      	movs	r2, #128	; 0x80
     f4c:	2118      	movs	r1, #24
     f4e:	2000      	movs	r0, #0
     f50:	4c1e      	ldr	r4, [pc, #120]	; (fcc <gfx_mono_spinctrl_draw_button+0x90>)
     f52:	47a0      	blx	r4
			(SYSFONT_HEIGHT + 1) *
			GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION,
			GFX_MONO_LCD_WIDTH, SYSFONT_HEIGHT, GFX_PIXEL_CLR);

	snprintf(string_buf, sizeof(string_buf), "OK");
     f54:	a802      	add	r0, sp, #8
     f56:	4b1e      	ldr	r3, [pc, #120]	; (fd0 <gfx_mono_spinctrl_draw_button+0x94>)
     f58:	881a      	ldrh	r2, [r3, #0]
     f5a:	8002      	strh	r2, [r0, #0]
     f5c:	789b      	ldrb	r3, [r3, #2]
     f5e:	7083      	strb	r3, [r0, #2]
	gfx_mono_get_string_bounding_box(string_buf, &sysfont, &width, &height);
     f60:	241f      	movs	r4, #31
     f62:	446c      	add	r4, sp
     f64:	231e      	movs	r3, #30
     f66:	446b      	add	r3, sp
     f68:	0022      	movs	r2, r4
     f6a:	491a      	ldr	r1, [pc, #104]	; (fd4 <gfx_mono_spinctrl_draw_button+0x98>)
     f6c:	4f1a      	ldr	r7, [pc, #104]	; (fd8 <gfx_mono_spinctrl_draw_button+0x9c>)
     f6e:	47b8      	blx	r7
	offset = (GFX_MONO_LCD_WIDTH - width) / 2;
     f70:	7820      	ldrb	r0, [r4, #0]
     f72:	2480      	movs	r4, #128	; 0x80
     f74:	1a20      	subs	r0, r4, r0
     f76:	0fc4      	lsrs	r4, r0, #31
     f78:	1824      	adds	r4, r4, r0
     f7a:	1064      	asrs	r4, r4, #1
     f7c:	b2e4      	uxtb	r4, r4

	if (draw) {
     f7e:	2e00      	cmp	r6, #0
     f80:	d018      	beq.n	fb4 <gfx_mono_spinctrl_draw_button+0x78>
		/* Draw OK button in the middle of the last line */
		gfx_mono_draw_string(string_buf, offset,
     f82:	4b14      	ldr	r3, [pc, #80]	; (fd4 <gfx_mono_spinctrl_draw_button+0x98>)
     f84:	2218      	movs	r2, #24
     f86:	0021      	movs	r1, r4
     f88:	a802      	add	r0, sp, #8
     f8a:	4e14      	ldr	r6, [pc, #80]	; (fdc <gfx_mono_spinctrl_draw_button+0xa0>)
     f8c:	47b0      	blx	r6
				(SYSFONT_HEIGHT + 1) *
				GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION,
				&sysfont);
		if (indicator) {
     f8e:	2d00      	cmp	r5, #0
     f90:	d006      	beq.n	fa0 <gfx_mono_spinctrl_draw_button+0x64>
			/* Draw indicator arrow in front of button */
			gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator,
     f92:	1f21      	subs	r1, r4, #4
     f94:	b2c9      	uxtb	r1, r1
     f96:	2218      	movs	r2, #24
     f98:	4811      	ldr	r0, [pc, #68]	; (fe0 <gfx_mono_spinctrl_draw_button+0xa4>)
     f9a:	4b12      	ldr	r3, [pc, #72]	; (fe4 <gfx_mono_spinctrl_draw_button+0xa8>)
     f9c:	4798      	blx	r3
     f9e:	e012      	b.n	fc6 <gfx_mono_spinctrl_draw_button+0x8a>
					offset - GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
					(SYSFONT_HEIGHT + 1) *
					GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION);
		} else {
			/* Delete indicator */
			gfx_mono_draw_filled_rect(offset -
     fa0:	1f20      	subs	r0, r4, #4
     fa2:	b2c0      	uxtb	r0, r0
     fa4:	2300      	movs	r3, #0
     fa6:	9300      	str	r3, [sp, #0]
     fa8:	3308      	adds	r3, #8
     faa:	2204      	movs	r2, #4
     fac:	2118      	movs	r1, #24
     fae:	4c07      	ldr	r4, [pc, #28]	; (fcc <gfx_mono_spinctrl_draw_button+0x90>)
     fb0:	47a0      	blx	r4
     fb2:	e008      	b.n	fc6 <gfx_mono_spinctrl_draw_button+0x8a>
					GFX_MONO_SPINCTRL_INDICATOR_HEIGHT,
					GFX_PIXEL_CLR);
		}
	} else {
		/* Delete OK button */
		gfx_mono_draw_filled_rect(
     fb4:	1f20      	subs	r0, r4, #4
     fb6:	b2c0      	uxtb	r0, r0
     fb8:	2300      	movs	r3, #0
     fba:	9300      	str	r3, [sp, #0]
     fbc:	3307      	adds	r3, #7
     fbe:	2214      	movs	r2, #20
     fc0:	2118      	movs	r1, #24
     fc2:	4c02      	ldr	r4, [pc, #8]	; (fcc <gfx_mono_spinctrl_draw_button+0x90>)
     fc4:	47a0      	blx	r4
				offset - GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
				(SYSFONT_HEIGHT + 1) *
				GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION, 20,
				SYSFONT_HEIGHT, GFX_PIXEL_CLR);
	}
}
     fc6:	b009      	add	sp, #36	; 0x24
     fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fca:	46c0      	nop			; (mov r8, r8)
     fcc:	00000e1d 	.word	0x00000e1d
     fd0:	00002b50 	.word	0x00002b50
     fd4:	2000003c 	.word	0x2000003c
     fd8:	0000157d 	.word	0x0000157d
     fdc:	000014d9 	.word	0x000014d9
     fe0:	2000002c 	.word	0x2000002c
     fe4:	00000e51 	.word	0x00000e51

00000fe8 <gfx_mono_spinctrl_draw>:
 *
 * \param[in] spinner  pointer to initialized gfx_mono_spinctrl struct
 * \param[in] redraw   true if title of spinner should be drawn
 */
void gfx_mono_spinctrl_draw(struct gfx_mono_spinctrl *spinner, bool redraw)
{
     fe8:	b570      	push	{r4, r5, r6, lr}
     fea:	b086      	sub	sp, #24
     fec:	0004      	movs	r4, r0
	char string_buf[GFX_MONO_SPINCTRL_INT_SPINNER_WIDTH];
	uint8_t index;
	uint8_t offset;

	if (redraw) {
     fee:	2900      	cmp	r1, #0
     ff0:	d10e      	bne.n	1010 <gfx_mono_spinctrl_draw+0x28>
		gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)spinner->title,
				GFX_MONO_SPINCTRL_INDICATOR_WIDTH + 1,
				spinner->y, &sysfont);
	}

	if (spinner->in_focus) {
     ff2:	7de3      	ldrb	r3, [r4, #23]
     ff4:	2b00      	cmp	r3, #0
     ff6:	d01a      	beq.n	102e <gfx_mono_spinctrl_draw+0x46>
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_spin_indicator,
     ff8:	7da2      	ldrb	r2, [r4, #22]
     ffa:	217c      	movs	r1, #124	; 0x7c
     ffc:	4824      	ldr	r0, [pc, #144]	; (1090 <gfx_mono_spinctrl_draw+0xa8>)
     ffe:	4b25      	ldr	r3, [pc, #148]	; (1094 <gfx_mono_spinctrl_draw+0xac>)
    1000:	4798      	blx	r3
		gfx_mono_spinctrl_draw_spin_indicator(spinner, true);
	} else {
		gfx_mono_spinctrl_draw_spin_indicator(spinner, false);
	}

	if (spinner->datatype == SPINTYPE_INTEGER) {
    1002:	7923      	ldrb	r3, [r4, #4]
    1004:	2b01      	cmp	r3, #1
    1006:	d01b      	beq.n	1040 <gfx_mono_spinctrl_draw+0x58>
				GFX_MONO_SPINCTRL_SPIN_INDICATOR_WIDTH,
				SYSFONT_HEIGHT,
				GFX_PIXEL_CLR);
		/* Draw integer data */
		gfx_mono_draw_string(string_buf, offset, spinner->y, &sysfont);
	} else if (spinner->datatype == SPINTYPE_STRING) {
    1008:	2b00      	cmp	r3, #0
    100a:	d02f      	beq.n	106c <gfx_mono_spinctrl_draw+0x84>
		/* Draw string data */
		gfx_mono_draw_progmem_string(
				(char PROGMEM_PTR_T)spinner->strings.data[index], offset,
				spinner->y, &sysfont);
	}
}
    100c:	b006      	add	sp, #24
    100e:	bd70      	pop	{r4, r5, r6, pc}
		gfx_mono_draw_filled_rect(0, spinner->y, GFX_MONO_LCD_WIDTH,
    1010:	7d81      	ldrb	r1, [r0, #22]
    1012:	2300      	movs	r3, #0
    1014:	9300      	str	r3, [sp, #0]
    1016:	3307      	adds	r3, #7
    1018:	2280      	movs	r2, #128	; 0x80
    101a:	2000      	movs	r0, #0
    101c:	4d1e      	ldr	r5, [pc, #120]	; (1098 <gfx_mono_spinctrl_draw+0xb0>)
    101e:	47a8      	blx	r5
		gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)spinner->title,
    1020:	7da2      	ldrb	r2, [r4, #22]
    1022:	4b1e      	ldr	r3, [pc, #120]	; (109c <gfx_mono_spinctrl_draw+0xb4>)
    1024:	2105      	movs	r1, #5
    1026:	6820      	ldr	r0, [r4, #0]
    1028:	4d1d      	ldr	r5, [pc, #116]	; (10a0 <gfx_mono_spinctrl_draw+0xb8>)
    102a:	47a8      	blx	r5
    102c:	e7e1      	b.n	ff2 <gfx_mono_spinctrl_draw+0xa>
		gfx_mono_draw_filled_rect(GFX_MONO_LCD_WIDTH -
    102e:	7da1      	ldrb	r1, [r4, #22]
    1030:	2300      	movs	r3, #0
    1032:	9300      	str	r3, [sp, #0]
    1034:	3308      	adds	r3, #8
    1036:	2204      	movs	r2, #4
    1038:	207c      	movs	r0, #124	; 0x7c
    103a:	4d17      	ldr	r5, [pc, #92]	; (1098 <gfx_mono_spinctrl_draw+0xb0>)
    103c:	47a8      	blx	r5
    103e:	e7e0      	b.n	1002 <gfx_mono_spinctrl_draw+0x1a>
		snprintf(string_buf, sizeof(string_buf), "%d",
    1040:	2208      	movs	r2, #8
    1042:	5ea3      	ldrsh	r3, [r4, r2]
    1044:	4a17      	ldr	r2, [pc, #92]	; (10a4 <gfx_mono_spinctrl_draw+0xbc>)
    1046:	2109      	movs	r1, #9
    1048:	a803      	add	r0, sp, #12
    104a:	4d17      	ldr	r5, [pc, #92]	; (10a8 <gfx_mono_spinctrl_draw+0xc0>)
    104c:	47a8      	blx	r5
		gfx_mono_draw_filled_rect(offset, spinner->y,
    104e:	7da1      	ldrb	r1, [r4, #22]
    1050:	2300      	movs	r3, #0
    1052:	9300      	str	r3, [sp, #0]
    1054:	3307      	adds	r3, #7
    1056:	2232      	movs	r2, #50	; 0x32
    1058:	204a      	movs	r0, #74	; 0x4a
    105a:	4d0f      	ldr	r5, [pc, #60]	; (1098 <gfx_mono_spinctrl_draw+0xb0>)
    105c:	47a8      	blx	r5
		gfx_mono_draw_string(string_buf, offset, spinner->y, &sysfont);
    105e:	7da2      	ldrb	r2, [r4, #22]
    1060:	4b0e      	ldr	r3, [pc, #56]	; (109c <gfx_mono_spinctrl_draw+0xb4>)
    1062:	214a      	movs	r1, #74	; 0x4a
    1064:	a803      	add	r0, sp, #12
    1066:	4c11      	ldr	r4, [pc, #68]	; (10ac <gfx_mono_spinctrl_draw+0xc4>)
    1068:	47a0      	blx	r4
    106a:	e7cf      	b.n	100c <gfx_mono_spinctrl_draw+0x24>
		index = spinner->strings.index;
    106c:	7b25      	ldrb	r5, [r4, #12]
		gfx_mono_draw_filled_rect(offset, spinner->y,
    106e:	7da1      	ldrb	r1, [r4, #22]
    1070:	9300      	str	r3, [sp, #0]
    1072:	3307      	adds	r3, #7
    1074:	2232      	movs	r2, #50	; 0x32
    1076:	204a      	movs	r0, #74	; 0x4a
    1078:	4e07      	ldr	r6, [pc, #28]	; (1098 <gfx_mono_spinctrl_draw+0xb0>)
    107a:	47b0      	blx	r6
		gfx_mono_draw_progmem_string(
    107c:	7da2      	ldrb	r2, [r4, #22]
    107e:	68a3      	ldr	r3, [r4, #8]
    1080:	00ad      	lsls	r5, r5, #2
    1082:	58e8      	ldr	r0, [r5, r3]
    1084:	4b05      	ldr	r3, [pc, #20]	; (109c <gfx_mono_spinctrl_draw+0xb4>)
    1086:	214a      	movs	r1, #74	; 0x4a
    1088:	4c05      	ldr	r4, [pc, #20]	; (10a0 <gfx_mono_spinctrl_draw+0xb8>)
    108a:	47a0      	blx	r4
}
    108c:	e7be      	b.n	100c <gfx_mono_spinctrl_draw+0x24>
    108e:	46c0      	nop			; (mov r8, r8)
    1090:	20000034 	.word	0x20000034
    1094:	00000e51 	.word	0x00000e51
    1098:	00000e1d 	.word	0x00000e1d
    109c:	2000003c 	.word	0x2000003c
    10a0:	00001529 	.word	0x00001529
    10a4:	00002b4c 	.word	0x00002b4c
    10a8:	0000229d 	.word	0x0000229d
    10ac:	000014d9 	.word	0x000014d9

000010b0 <gfx_mono_spinctrl_init>:
void gfx_mono_spinctrl_init(struct gfx_mono_spinctrl *spinner,
		gfx_mono_spinctrl_type_t datatype, PROGMEM_STRING_T title,
		PROGMEM_STRING_T *data, int16_t lower_limit,
		int16_t upper_limit,
		gfx_coord_t y)
{
    10b0:	b570      	push	{r4, r5, r6, lr}
    10b2:	ac04      	add	r4, sp, #16
    10b4:	2500      	movs	r5, #0
    10b6:	5f64      	ldrsh	r4, [r4, r5]
    10b8:	ad05      	add	r5, sp, #20
    10ba:	2600      	movs	r6, #0
    10bc:	5fae      	ldrsh	r6, [r5, r6]
    10be:	ad06      	add	r5, sp, #24
    10c0:	782d      	ldrb	r5, [r5, #0]
	/* Initialization of spinner parameters */
	spinner->title = title;
    10c2:	6002      	str	r2, [r0, #0]
	spinner->datatype = datatype;
    10c4:	7101      	strb	r1, [r0, #4]
	spinner->lower_limit = lower_limit;
    10c6:	8244      	strh	r4, [r0, #18]
	spinner->upper_limit = upper_limit;
    10c8:	8286      	strh	r6, [r0, #20]
	spinner->y = y;
    10ca:	7585      	strb	r5, [r0, #22]
	spinner->in_focus = false;
    10cc:	2200      	movs	r2, #0
    10ce:	75c2      	strb	r2, [r0, #23]
	spinner->last_saved_value = spinner->lower_limit;
    10d0:	8204      	strh	r4, [r0, #16]

	if (datatype == SPINTYPE_STRING) {
    10d2:	2900      	cmp	r1, #0
    10d4:	d001      	beq.n	10da <gfx_mono_spinctrl_init+0x2a>
		spinner->strings.data = data;
		spinner->strings.index = lower_limit;
	} else {
		spinner->integer_data = lower_limit;
    10d6:	8104      	strh	r4, [r0, #8]
	}
}
    10d8:	bd70      	pop	{r4, r5, r6, pc}
		spinner->strings.data = data;
    10da:	6083      	str	r3, [r0, #8]
		spinner->strings.index = lower_limit;
    10dc:	7304      	strb	r4, [r0, #12]
    10de:	e7fb      	b.n	10d8 <gfx_mono_spinctrl_init+0x28>

000010e0 <gfx_mono_spinctrl_spincollection_init>:
 * \param[out] collection pointer to gfx_mono_spinctrl_spincollection to Initialize
 */
void gfx_mono_spinctrl_spincollection_init(struct
		gfx_mono_spinctrl_spincollection *collection)
{
	collection->active_spinner = false;
    10e0:	2300      	movs	r3, #0
    10e2:	7303      	strb	r3, [r0, #12]
	collection->current_selection = 0;
    10e4:	7243      	strb	r3, [r0, #9]
	collection->number_of_spinners = 0;
    10e6:	7203      	strb	r3, [r0, #8]
	collection->init = true;
    10e8:	3301      	adds	r3, #1
    10ea:	7343      	strb	r3, [r0, #13]
}
    10ec:	4770      	bx	lr

000010ee <gfx_mono_spinctrl_spincollection_add_spinner>:
 *
 */
void gfx_mono_spinctrl_spincollection_add_spinner(struct
		gfx_mono_spinctrl *spinner,
		struct gfx_mono_spinctrl_spincollection *spinners)
{
    10ee:	b510      	push	{r4, lr}
	uint8_t i;
	struct gfx_mono_spinctrl *lastspinner;

	/* Do not add more spinner elements than maximum number of spinners */
	if (spinners->number_of_spinners >=
    10f0:	7a0b      	ldrb	r3, [r1, #8]
    10f2:	2b02      	cmp	r3, #2
    10f4:	d809      	bhi.n	110a <gfx_mono_spinctrl_spincollection_add_spinner+0x1c>
			GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION) {
		return;
	}

	/* Place new spinner below previous spinners on screen */
	spinner->y = (SYSFONT_HEIGHT + 1) * spinners->number_of_spinners;
    10f6:	00db      	lsls	r3, r3, #3
    10f8:	7583      	strb	r3, [r0, #22]

	/* Add pointer to the spinner in spincollection if empty */
	if (spinners->number_of_spinners == 0) {
    10fa:	7a0c      	ldrb	r4, [r1, #8]
    10fc:	2c00      	cmp	r4, #0
    10fe:	d105      	bne.n	110c <gfx_mono_spinctrl_spincollection_add_spinner+0x1e>
		spinners->collection = spinner;
    1100:	6008      	str	r0, [r1, #0]
		 * spinner */
		spinner->prev = lastspinner;
	}

	/* Set added spinner as last spinner in collection */
	spinners->collection_last = spinner;
    1102:	6048      	str	r0, [r1, #4]
	/* Update number of spinners in collection */
	spinners->number_of_spinners++;
    1104:	7a0b      	ldrb	r3, [r1, #8]
    1106:	3301      	adds	r3, #1
    1108:	720b      	strb	r3, [r1, #8]
}
    110a:	bd10      	pop	{r4, pc}
		lastspinner = spinners->collection;
    110c:	680a      	ldr	r2, [r1, #0]
		for (i = 1; i < spinners->number_of_spinners; i++) {
    110e:	2c01      	cmp	r4, #1
    1110:	d905      	bls.n	111e <gfx_mono_spinctrl_spincollection_add_spinner+0x30>
    1112:	2301      	movs	r3, #1
			lastspinner = lastspinner->next;
    1114:	6992      	ldr	r2, [r2, #24]
		for (i = 1; i < spinners->number_of_spinners; i++) {
    1116:	3301      	adds	r3, #1
    1118:	b2db      	uxtb	r3, r3
    111a:	429c      	cmp	r4, r3
    111c:	d1fa      	bne.n	1114 <gfx_mono_spinctrl_spincollection_add_spinner+0x26>
		lastspinner->next = spinner;
    111e:	6190      	str	r0, [r2, #24]
		spinner->prev = lastspinner;
    1120:	61c2      	str	r2, [r0, #28]
    1122:	e7ee      	b.n	1102 <gfx_mono_spinctrl_spincollection_add_spinner+0x14>

00001124 <gfx_mono_spinctrl_spincollection_show>:
 *
 * \param[in] spinners pointer to initialized spincollection to display
 */
void gfx_mono_spinctrl_spincollection_show(struct
		gfx_mono_spinctrl_spincollection *spinners)
{
    1124:	b5f0      	push	{r4, r5, r6, r7, lr}
    1126:	b083      	sub	sp, #12
    1128:	0006      	movs	r6, r0
	uint8_t i;
	struct gfx_mono_spinctrl *iterator;

	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT,
    112a:	2300      	movs	r3, #0
    112c:	9300      	str	r3, [sp, #0]
    112e:	3320      	adds	r3, #32
    1130:	2280      	movs	r2, #128	; 0x80
    1132:	2100      	movs	r1, #0
    1134:	2000      	movs	r0, #0
    1136:	4c0d      	ldr	r4, [pc, #52]	; (116c <gfx_mono_spinctrl_spincollection_show+0x48>)
    1138:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	/* Make sure there are spinners in the collection */
	if (spinners->number_of_spinners == 0) {
    113a:	7a33      	ldrb	r3, [r6, #8]
    113c:	2b00      	cmp	r3, #0
    113e:	d013      	beq.n	1168 <gfx_mono_spinctrl_spincollection_show+0x44>
		return;
	}

	/* Draw spinners on screen */
	iterator = spinners->collection;
    1140:	6835      	ldr	r5, [r6, #0]
    1142:	2400      	movs	r4, #0
	for (i = 0; i < spinners->number_of_spinners; i++) {
		gfx_mono_spinctrl_draw(iterator, true);
    1144:	4f0a      	ldr	r7, [pc, #40]	; (1170 <gfx_mono_spinctrl_spincollection_show+0x4c>)
    1146:	2101      	movs	r1, #1
    1148:	0028      	movs	r0, r5
    114a:	47b8      	blx	r7
		iterator = iterator->next;
    114c:	69ad      	ldr	r5, [r5, #24]
	for (i = 0; i < spinners->number_of_spinners; i++) {
    114e:	3401      	adds	r4, #1
    1150:	b2e4      	uxtb	r4, r4
    1152:	7a33      	ldrb	r3, [r6, #8]
    1154:	42a3      	cmp	r3, r4
    1156:	d8f6      	bhi.n	1146 <gfx_mono_spinctrl_spincollection_show+0x22>
	}
	/* Draw OK button at bottom of screen */
	gfx_mono_spinctrl_draw_button(true, false);
    1158:	2100      	movs	r1, #0
    115a:	2001      	movs	r0, #1
    115c:	4b05      	ldr	r3, [pc, #20]	; (1174 <gfx_mono_spinctrl_spincollection_show+0x50>)
    115e:	4798      	blx	r3
	/* Draw indicator arrow in front of first spinner */
	gfx_mono_spinctrl_draw_indicator(spinners->collection, true);
    1160:	6830      	ldr	r0, [r6, #0]
    1162:	2101      	movs	r1, #1
    1164:	4b04      	ldr	r3, [pc, #16]	; (1178 <gfx_mono_spinctrl_spincollection_show+0x54>)
    1166:	4798      	blx	r3
}
    1168:	b003      	add	sp, #12
    116a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    116c:	00000e1d 	.word	0x00000e1d
    1170:	00000fe9 	.word	0x00000fe9
    1174:	00000f3d 	.word	0x00000f3d
    1178:	00000f09 	.word	0x00000f09

0000117c <gfx_mono_spinctrl_process_key>:
 * \retval GFX_MONO_SPINCTRL_EVENT_IDLE spinner spinning
 * \retval GFX_MONO_SPINCTRL_EVENT_BACK spinner deselected
 */
int16_t gfx_mono_spinctrl_process_key(struct gfx_mono_spinctrl *spinner,
		uint8_t keycode)
{
    117c:	b510      	push	{r4, lr}
    117e:	0004      	movs	r4, r0
	switch (keycode) {
    1180:	290d      	cmp	r1, #13
    1182:	d061      	beq.n	1248 <gfx_mono_spinctrl_process_key+0xcc>
    1184:	d91a      	bls.n	11bc <gfx_mono_spinctrl_process_key+0x40>
    1186:	2926      	cmp	r1, #38	; 0x26
    1188:	d039      	beq.n	11fe <gfx_mono_spinctrl_process_key+0x82>
    118a:	2928      	cmp	r1, #40	; 0x28
    118c:	d000      	beq.n	1190 <gfx_mono_spinctrl_process_key+0x14>
    118e:	e081      	b.n	1294 <gfx_mono_spinctrl_process_key+0x118>
	case GFX_MONO_SPINCTRL_KEYCODE_DOWN:
		if (spinner->in_focus) {
    1190:	7dc3      	ldrb	r3, [r0, #23]
			/* Update spinner on display */
			gfx_mono_spinctrl_draw(spinner, false);
		}

		/* Nothing selected yet */
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1192:	20ff      	movs	r0, #255	; 0xff
		if (spinner->in_focus) {
    1194:	2b00      	cmp	r3, #0
    1196:	d022      	beq.n	11de <gfx_mono_spinctrl_process_key+0x62>
	if (spinner->datatype == SPINTYPE_INTEGER) {
    1198:	7923      	ldrb	r3, [r4, #4]
    119a:	2b01      	cmp	r3, #1
    119c:	d020      	beq.n	11e0 <gfx_mono_spinctrl_process_key+0x64>
	} else if (spinner->datatype == SPINTYPE_STRING) {
    119e:	2b00      	cmp	r3, #0
    11a0:	d106      	bne.n	11b0 <gfx_mono_spinctrl_process_key+0x34>
		if (spinner->strings.index > (spinner->lower_limit)) {
    11a2:	7b23      	ldrb	r3, [r4, #12]
    11a4:	2112      	movs	r1, #18
    11a6:	5e62      	ldrsh	r2, [r4, r1]
    11a8:	4293      	cmp	r3, r2
    11aa:	dc25      	bgt.n	11f8 <gfx_mono_spinctrl_process_key+0x7c>
			spinner->strings.index = spinner->upper_limit;
    11ac:	8aa3      	ldrh	r3, [r4, #20]
    11ae:	7323      	strb	r3, [r4, #12]
			gfx_mono_spinctrl_draw(spinner, false);
    11b0:	2100      	movs	r1, #0
    11b2:	0020      	movs	r0, r4
    11b4:	4b38      	ldr	r3, [pc, #224]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    11b6:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    11b8:	20ff      	movs	r0, #255	; 0xff
    11ba:	e010      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
	switch (keycode) {
    11bc:	2908      	cmp	r1, #8
    11be:	d000      	beq.n	11c2 <gfx_mono_spinctrl_process_key+0x46>
    11c0:	e068      	b.n	1294 <gfx_mono_spinctrl_process_key+0x118>
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
		}

	case GFX_MONO_SPINCTRL_KEYCODE_BACK:
		/* User pressed "back" key, */
		spinner->in_focus = false;
    11c2:	2300      	movs	r3, #0
    11c4:	75c3      	strb	r3, [r0, #23]
		/* Spinner choice aborted, show last saved value instead */
		if (spinner->datatype == SPINTYPE_INTEGER) {
    11c6:	7903      	ldrb	r3, [r0, #4]
    11c8:	2b01      	cmp	r3, #1
    11ca:	d060      	beq.n	128e <gfx_mono_spinctrl_process_key+0x112>
			spinner->integer_data = spinner->last_saved_value;
		} else if (spinner->datatype == SPINTYPE_STRING) {
    11cc:	2b00      	cmp	r3, #0
    11ce:	d101      	bne.n	11d4 <gfx_mono_spinctrl_process_key+0x58>
			spinner->strings.index = spinner->last_saved_value;
    11d0:	8a03      	ldrh	r3, [r0, #16]
    11d2:	7303      	strb	r3, [r0, #12]
		}

		gfx_mono_spinctrl_draw(spinner, false);
    11d4:	2100      	movs	r1, #0
    11d6:	0020      	movs	r0, r4
    11d8:	4b2f      	ldr	r3, [pc, #188]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    11da:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_BACK;
    11dc:	20fe      	movs	r0, #254	; 0xfe

	default:
		/* Unknown key event */
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
	}
}
    11de:	bd10      	pop	{r4, pc}
		if (spinner->integer_data > spinner->lower_limit) {
    11e0:	2208      	movs	r2, #8
    11e2:	5ea3      	ldrsh	r3, [r4, r2]
    11e4:	2112      	movs	r1, #18
    11e6:	5e62      	ldrsh	r2, [r4, r1]
    11e8:	429a      	cmp	r2, r3
    11ea:	da02      	bge.n	11f2 <gfx_mono_spinctrl_process_key+0x76>
			spinner->integer_data--;
    11ec:	3b01      	subs	r3, #1
    11ee:	8123      	strh	r3, [r4, #8]
    11f0:	e7de      	b.n	11b0 <gfx_mono_spinctrl_process_key+0x34>
			spinner->integer_data = spinner->upper_limit;
    11f2:	8aa3      	ldrh	r3, [r4, #20]
    11f4:	8123      	strh	r3, [r4, #8]
    11f6:	e7db      	b.n	11b0 <gfx_mono_spinctrl_process_key+0x34>
			spinner->strings.index--;
    11f8:	3b01      	subs	r3, #1
    11fa:	7323      	strb	r3, [r4, #12]
    11fc:	e7d8      	b.n	11b0 <gfx_mono_spinctrl_process_key+0x34>
		if (spinner->in_focus) {
    11fe:	7dc3      	ldrb	r3, [r0, #23]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1200:	20ff      	movs	r0, #255	; 0xff
		if (spinner->in_focus) {
    1202:	2b00      	cmp	r3, #0
    1204:	d0eb      	beq.n	11de <gfx_mono_spinctrl_process_key+0x62>
	if (spinner->datatype == SPINTYPE_INTEGER) {
    1206:	7923      	ldrb	r3, [r4, #4]
    1208:	2b01      	cmp	r3, #1
    120a:	d00e      	beq.n	122a <gfx_mono_spinctrl_process_key+0xae>
	} else if (spinner->datatype == SPINTYPE_STRING) {
    120c:	2b00      	cmp	r3, #0
    120e:	d106      	bne.n	121e <gfx_mono_spinctrl_process_key+0xa2>
		if (spinner->strings.index < spinner->upper_limit) {
    1210:	7b23      	ldrb	r3, [r4, #12]
    1212:	2114      	movs	r1, #20
    1214:	5e62      	ldrsh	r2, [r4, r1]
    1216:	4293      	cmp	r3, r2
    1218:	db13      	blt.n	1242 <gfx_mono_spinctrl_process_key+0xc6>
			(spinner->strings.index) = spinner->lower_limit;
    121a:	8a63      	ldrh	r3, [r4, #18]
    121c:	7323      	strb	r3, [r4, #12]
			gfx_mono_spinctrl_draw(spinner, false);
    121e:	2100      	movs	r1, #0
    1220:	0020      	movs	r0, r4
    1222:	4b1d      	ldr	r3, [pc, #116]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    1224:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1226:	20ff      	movs	r0, #255	; 0xff
    1228:	e7d9      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
		if (spinner->integer_data < spinner->upper_limit) {
    122a:	2208      	movs	r2, #8
    122c:	5ea3      	ldrsh	r3, [r4, r2]
    122e:	2114      	movs	r1, #20
    1230:	5e62      	ldrsh	r2, [r4, r1]
    1232:	429a      	cmp	r2, r3
    1234:	dd02      	ble.n	123c <gfx_mono_spinctrl_process_key+0xc0>
			spinner->integer_data++;
    1236:	3301      	adds	r3, #1
    1238:	8123      	strh	r3, [r4, #8]
    123a:	e7f0      	b.n	121e <gfx_mono_spinctrl_process_key+0xa2>
			spinner->integer_data = spinner->lower_limit;
    123c:	8a63      	ldrh	r3, [r4, #18]
    123e:	8123      	strh	r3, [r4, #8]
    1240:	e7ed      	b.n	121e <gfx_mono_spinctrl_process_key+0xa2>
			spinner->strings.index++;
    1242:	3301      	adds	r3, #1
    1244:	7323      	strb	r3, [r4, #12]
    1246:	e7ea      	b.n	121e <gfx_mono_spinctrl_process_key+0xa2>
		if (spinner->in_focus) {
    1248:	7dc3      	ldrb	r3, [r0, #23]
    124a:	2b00      	cmp	r3, #0
    124c:	d018      	beq.n	1280 <gfx_mono_spinctrl_process_key+0x104>
			if (spinner->datatype == SPINTYPE_INTEGER) {
    124e:	7903      	ldrb	r3, [r0, #4]
    1250:	2b01      	cmp	r3, #1
    1252:	d004      	beq.n	125e <gfx_mono_spinctrl_process_key+0xe2>
			} else if (spinner->datatype == SPINTYPE_STRING) {
    1254:	2b00      	cmp	r3, #0
    1256:	d00b      	beq.n	1270 <gfx_mono_spinctrl_process_key+0xf4>
		spinner->in_focus = false;
    1258:	2300      	movs	r3, #0
    125a:	75c3      	strb	r3, [r0, #23]
    125c:	e7ba      	b.n	11d4 <gfx_mono_spinctrl_process_key+0x58>
				spinner->in_focus = false;
    125e:	2300      	movs	r3, #0
    1260:	75c3      	strb	r3, [r0, #23]
				gfx_mono_spinctrl_draw(spinner, false);
    1262:	2100      	movs	r1, #0
    1264:	4b0c      	ldr	r3, [pc, #48]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    1266:	4798      	blx	r3
					= spinner->integer_data;
    1268:	2308      	movs	r3, #8
    126a:	5ee0      	ldrsh	r0, [r4, r3]
    126c:	8220      	strh	r0, [r4, #16]
				return spinner->integer_data;
    126e:	e7b6      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
				spinner->in_focus = false;
    1270:	75c3      	strb	r3, [r0, #23]
				gfx_mono_spinctrl_draw(spinner, false);
    1272:	2100      	movs	r1, #0
    1274:	4b08      	ldr	r3, [pc, #32]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    1276:	4798      	blx	r3
					= spinner->strings.index;
    1278:	7b20      	ldrb	r0, [r4, #12]
    127a:	8220      	strh	r0, [r4, #16]
				return spinner->strings.index;
    127c:	b200      	sxth	r0, r0
    127e:	e7ae      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
			spinner->in_focus = true;
    1280:	2301      	movs	r3, #1
    1282:	75c3      	strb	r3, [r0, #23]
			gfx_mono_spinctrl_draw(spinner, false);
    1284:	2100      	movs	r1, #0
    1286:	4b04      	ldr	r3, [pc, #16]	; (1298 <gfx_mono_spinctrl_process_key+0x11c>)
    1288:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    128a:	20ff      	movs	r0, #255	; 0xff
    128c:	e7a7      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
			spinner->integer_data = spinner->last_saved_value;
    128e:	8a03      	ldrh	r3, [r0, #16]
    1290:	8103      	strh	r3, [r0, #8]
    1292:	e79f      	b.n	11d4 <gfx_mono_spinctrl_process_key+0x58>
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1294:	20ff      	movs	r0, #255	; 0xff
    1296:	e7a2      	b.n	11de <gfx_mono_spinctrl_process_key+0x62>
    1298:	00000fe9 	.word	0x00000fe9

0000129c <gfx_mono_spinctrl_spincollection_process_key>:
 * \retval GFX_MONO_SPINCTRL_EVENT_IDLE    user is navigating in spincollection
 */
int16_t gfx_mono_spinctrl_spincollection_process_key(struct
		gfx_mono_spinctrl_spincollection *spinners, uint8_t keycode,
		int16_t results[])
{
    129c:	b570      	push	{r4, r5, r6, lr}
    129e:	0005      	movs	r5, r0
    12a0:	0016      	movs	r6, r2
	uint8_t i;
	struct gfx_mono_spinctrl *iterator;

	/* Make sure there are spinners in the collection, if not, cancel */
	if (spinners->number_of_spinners == 0) {
    12a2:	7a03      	ldrb	r3, [r0, #8]
		return GFX_MONO_SPINCTRL_EVENT_BACK;
    12a4:	20fe      	movs	r0, #254	; 0xfe
	if (spinners->number_of_spinners == 0) {
    12a6:	2b00      	cmp	r3, #0
    12a8:	d050      	beq.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
	}

	/* Store initial values in results array first time function is run */
	if (spinners->init) {
    12aa:	7b6b      	ldrb	r3, [r5, #13]
    12ac:	2b00      	cmp	r3, #0
    12ae:	d015      	beq.n	12dc <gfx_mono_spinctrl_spincollection_process_key+0x40>
		iterator = spinners->collection;
    12b0:	682a      	ldr	r2, [r5, #0]
    12b2:	2300      	movs	r3, #0
    12b4:	e009      	b.n	12ca <gfx_mono_spinctrl_spincollection_process_key+0x2e>
		for (i = 0; i < spinners->number_of_spinners; i++) {
			if (iterator->datatype == SPINTYPE_INTEGER) {
				results[i] = iterator->integer_data;
    12b6:	2008      	movs	r0, #8
    12b8:	5e14      	ldrsh	r4, [r2, r0]
    12ba:	0058      	lsls	r0, r3, #1
    12bc:	5384      	strh	r4, [r0, r6]
			} else {
				results[i] = iterator->strings.index;
			}

			iterator = iterator->next;
    12be:	6992      	ldr	r2, [r2, #24]
		for (i = 0; i < spinners->number_of_spinners; i++) {
    12c0:	3301      	adds	r3, #1
    12c2:	b2db      	uxtb	r3, r3
    12c4:	7a28      	ldrb	r0, [r5, #8]
    12c6:	4298      	cmp	r0, r3
    12c8:	d906      	bls.n	12d8 <gfx_mono_spinctrl_spincollection_process_key+0x3c>
			if (iterator->datatype == SPINTYPE_INTEGER) {
    12ca:	7910      	ldrb	r0, [r2, #4]
    12cc:	2801      	cmp	r0, #1
    12ce:	d0f2      	beq.n	12b6 <gfx_mono_spinctrl_spincollection_process_key+0x1a>
				results[i] = iterator->strings.index;
    12d0:	0058      	lsls	r0, r3, #1
    12d2:	7b14      	ldrb	r4, [r2, #12]
    12d4:	5384      	strh	r4, [r0, r6]
    12d6:	e7f2      	b.n	12be <gfx_mono_spinctrl_spincollection_process_key+0x22>
		}
		spinners->init = false;
    12d8:	2300      	movs	r3, #0
    12da:	736b      	strb	r3, [r5, #13]
	}

	/* Find current spinner selection */
	iterator = spinners->collection;
    12dc:	682c      	ldr	r4, [r5, #0]
	if (spinners->current_selection != GFX_MONO_SPINCTRL_BUTTON) {
    12de:	7a6a      	ldrb	r2, [r5, #9]
		for (i = 0; i < spinners->current_selection; i++) {
    12e0:	1e53      	subs	r3, r2, #1
    12e2:	b2db      	uxtb	r3, r3
    12e4:	2bfd      	cmp	r3, #253	; 0xfd
    12e6:	d805      	bhi.n	12f4 <gfx_mono_spinctrl_spincollection_process_key+0x58>
    12e8:	2300      	movs	r3, #0
			iterator = iterator->next;
    12ea:	69a4      	ldr	r4, [r4, #24]
		for (i = 0; i < spinners->current_selection; i++) {
    12ec:	3301      	adds	r3, #1
    12ee:	b2db      	uxtb	r3, r3
    12f0:	429a      	cmp	r2, r3
    12f2:	d1fa      	bne.n	12ea <gfx_mono_spinctrl_spincollection_process_key+0x4e>
		}
	}

	if (spinners->active_spinner) {
    12f4:	7b2b      	ldrb	r3, [r5, #12]
    12f6:	2b00      	cmp	r3, #0
    12f8:	d119      	bne.n	132e <gfx_mono_spinctrl_spincollection_process_key+0x92>
			spinners->active_spinner = false;
		}

		return GFX_MONO_SPINCTRL_EVENT_IDLE;
	} else {
		switch (keycode) {
    12fa:	290d      	cmp	r1, #13
    12fc:	d100      	bne.n	1300 <gfx_mono_spinctrl_spincollection_process_key+0x64>
    12fe:	e070      	b.n	13e2 <gfx_mono_spinctrl_spincollection_process_key+0x146>
    1300:	d929      	bls.n	1356 <gfx_mono_spinctrl_spincollection_process_key+0xba>
    1302:	2926      	cmp	r1, #38	; 0x26
    1304:	d044      	beq.n	1390 <gfx_mono_spinctrl_spincollection_process_key+0xf4>
    1306:	2928      	cmp	r1, #40	; 0x28
    1308:	d128      	bne.n	135c <gfx_mono_spinctrl_spincollection_process_key+0xc0>
		case GFX_MONO_SPINCTRL_KEYCODE_DOWN:
			if (spinners->current_selection ==
    130a:	2aff      	cmp	r2, #255	; 0xff
    130c:	d028      	beq.n	1360 <gfx_mono_spinctrl_spincollection_process_key+0xc4>
				/* Draw indicator arrow in front of first
				 * spinner */
				gfx_mono_spinctrl_draw_indicator(iterator,
						true);
			} else if (spinners->current_selection <
					spinners->number_of_spinners - 1) {
    130e:	7a2b      	ldrb	r3, [r5, #8]
    1310:	3b01      	subs	r3, #1
			} else if (spinners->current_selection <
    1312:	429a      	cmp	r2, r3
    1314:	da30      	bge.n	1378 <gfx_mono_spinctrl_spincollection_process_key+0xdc>
				/* Delete indicator arrow */
				gfx_mono_spinctrl_draw_indicator(iterator,
    1316:	2100      	movs	r1, #0
    1318:	0020      	movs	r0, r4
    131a:	4e38      	ldr	r6, [pc, #224]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    131c:	47b0      	blx	r6
						false);
				spinners->current_selection++;
    131e:	7a6b      	ldrb	r3, [r5, #9]
    1320:	3301      	adds	r3, #1
    1322:	726b      	strb	r3, [r5, #9]
				/* Draw indicator arrow in front of new spinner */
				gfx_mono_spinctrl_draw_indicator(iterator->next,
    1324:	69a0      	ldr	r0, [r4, #24]
    1326:	2101      	movs	r1, #1
    1328:	47b0      	blx	r6
					= GFX_MONO_SPINCTRL_BUTTON;
				/* Draw indicator arrow in front of button */
				gfx_mono_spinctrl_draw_button(true, true);
			}

			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    132a:	20ff      	movs	r0, #255	; 0xff
    132c:	e00e      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
		spinners->selection = gfx_mono_spinctrl_process_key(iterator,
    132e:	0020      	movs	r0, r4
    1330:	4b33      	ldr	r3, [pc, #204]	; (1400 <gfx_mono_spinctrl_spincollection_process_key+0x164>)
    1332:	4798      	blx	r3
    1334:	b283      	uxth	r3, r0
    1336:	816b      	strh	r3, [r5, #10]
		if (spinners->selection == GFX_MONO_SPINCTRL_EVENT_BACK) {
    1338:	2bfe      	cmp	r3, #254	; 0xfe
    133a:	d008      	beq.n	134e <gfx_mono_spinctrl_spincollection_process_key+0xb2>
		} else if (spinners->selection !=
    133c:	2bff      	cmp	r3, #255	; 0xff
    133e:	d05b      	beq.n	13f8 <gfx_mono_spinctrl_spincollection_process_key+0x15c>
			results[spinners->current_selection]
    1340:	7a6b      	ldrb	r3, [r5, #9]
				= spinners->selection;
    1342:	005b      	lsls	r3, r3, #1
    1344:	5398      	strh	r0, [r3, r6]
			spinners->active_spinner = false;
    1346:	2300      	movs	r3, #0
    1348:	732b      	strb	r3, [r5, #12]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    134a:	20ff      	movs	r0, #255	; 0xff
		default:
			/* Unknown key event */
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
		}
	}
}
    134c:	bd70      	pop	{r4, r5, r6, pc}
			spinners->active_spinner = false;
    134e:	2300      	movs	r3, #0
    1350:	732b      	strb	r3, [r5, #12]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1352:	20ff      	movs	r0, #255	; 0xff
    1354:	e7fa      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			return GFX_MONO_SPINCTRL_EVENT_BACK;
    1356:	20fe      	movs	r0, #254	; 0xfe
		switch (keycode) {
    1358:	2908      	cmp	r1, #8
    135a:	d0f7      	beq.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    135c:	20ff      	movs	r0, #255	; 0xff
    135e:	e7f5      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				spinners->current_selection = 0;
    1360:	2300      	movs	r3, #0
    1362:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, false);
    1364:	2100      	movs	r1, #0
    1366:	2001      	movs	r0, #1
    1368:	4b26      	ldr	r3, [pc, #152]	; (1404 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    136a:	4798      	blx	r3
				gfx_mono_spinctrl_draw_indicator(iterator,
    136c:	2101      	movs	r1, #1
    136e:	0020      	movs	r0, r4
    1370:	4b22      	ldr	r3, [pc, #136]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    1372:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1374:	20ff      	movs	r0, #255	; 0xff
    1376:	e7e9      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_indicator(iterator,
    1378:	2100      	movs	r1, #0
    137a:	0020      	movs	r0, r4
    137c:	4b1f      	ldr	r3, [pc, #124]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    137e:	4798      	blx	r3
					= GFX_MONO_SPINCTRL_BUTTON;
    1380:	23ff      	movs	r3, #255	; 0xff
    1382:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, true);
    1384:	2101      	movs	r1, #1
    1386:	2001      	movs	r0, #1
    1388:	4b1e      	ldr	r3, [pc, #120]	; (1404 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    138a:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    138c:	20ff      	movs	r0, #255	; 0xff
    138e:	e7dd      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			if (spinners->current_selection ==
    1390:	2aff      	cmp	r2, #255	; 0xff
    1392:	d00d      	beq.n	13b0 <gfx_mono_spinctrl_spincollection_process_key+0x114>
			} else if (spinners->current_selection > 0) {
    1394:	2a00      	cmp	r2, #0
    1396:	d018      	beq.n	13ca <gfx_mono_spinctrl_spincollection_process_key+0x12e>
				gfx_mono_spinctrl_draw_indicator(iterator,
    1398:	2100      	movs	r1, #0
    139a:	0020      	movs	r0, r4
    139c:	4e17      	ldr	r6, [pc, #92]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    139e:	47b0      	blx	r6
				spinners->current_selection--;
    13a0:	7a6b      	ldrb	r3, [r5, #9]
    13a2:	3b01      	subs	r3, #1
    13a4:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_indicator(iterator->prev,
    13a6:	69e0      	ldr	r0, [r4, #28]
    13a8:	2101      	movs	r1, #1
    13aa:	47b0      	blx	r6
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13ac:	20ff      	movs	r0, #255	; 0xff
    13ae:	e7cd      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_button(true, false);
    13b0:	2100      	movs	r1, #0
    13b2:	2001      	movs	r0, #1
    13b4:	4b13      	ldr	r3, [pc, #76]	; (1404 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    13b6:	4798      	blx	r3
					= spinners->number_of_spinners - 1;
    13b8:	7a2b      	ldrb	r3, [r5, #8]
    13ba:	3b01      	subs	r3, #1
    13bc:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_indicator(
    13be:	6868      	ldr	r0, [r5, #4]
    13c0:	2101      	movs	r1, #1
    13c2:	4b0e      	ldr	r3, [pc, #56]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    13c4:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13c6:	20ff      	movs	r0, #255	; 0xff
    13c8:	e7c0      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_indicator(iterator,
    13ca:	2100      	movs	r1, #0
    13cc:	0020      	movs	r0, r4
    13ce:	4b0b      	ldr	r3, [pc, #44]	; (13fc <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    13d0:	4798      	blx	r3
					= GFX_MONO_SPINCTRL_BUTTON;
    13d2:	23ff      	movs	r3, #255	; 0xff
    13d4:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, true);
    13d6:	2101      	movs	r1, #1
    13d8:	2001      	movs	r0, #1
    13da:	4b0a      	ldr	r3, [pc, #40]	; (1404 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    13dc:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13de:	20ff      	movs	r0, #255	; 0xff
    13e0:	e7b4      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				return GFX_MONO_SPINCTRL_EVENT_FINISH;
    13e2:	20fd      	movs	r0, #253	; 0xfd
			if (spinners->current_selection ==
    13e4:	2aff      	cmp	r2, #255	; 0xff
    13e6:	d0b1      	beq.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_process_key(iterator,
    13e8:	210d      	movs	r1, #13
    13ea:	0020      	movs	r0, r4
    13ec:	4b04      	ldr	r3, [pc, #16]	; (1400 <gfx_mono_spinctrl_spincollection_process_key+0x164>)
    13ee:	4798      	blx	r3
				spinners->active_spinner = true;
    13f0:	2301      	movs	r3, #1
    13f2:	732b      	strb	r3, [r5, #12]
				return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13f4:	20ff      	movs	r0, #255	; 0xff
    13f6:	e7a9      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13f8:	20ff      	movs	r0, #255	; 0xff
    13fa:	e7a7      	b.n	134c <gfx_mono_spinctrl_spincollection_process_key+0xb0>
    13fc:	00000f09 	.word	0x00000f09
    1400:	0000117d 	.word	0x0000117d
    1404:	00000f3d 	.word	0x00000f3d

00001408 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1408:	b5f0      	push	{r4, r5, r6, r7, lr}
    140a:	46de      	mov	lr, fp
    140c:	4657      	mov	r7, sl
    140e:	464e      	mov	r6, r9
    1410:	4645      	mov	r5, r8
    1412:	b5e0      	push	{r5, r6, r7, lr}
    1414:	b085      	sub	sp, #20
    1416:	0004      	movs	r4, r0
    1418:	4688      	mov	r8, r1
    141a:	0015      	movs	r5, r2
    141c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    141e:	7a5b      	ldrb	r3, [r3, #9]
    1420:	465a      	mov	r2, fp
    1422:	7a12      	ldrb	r2, [r2, #8]
    1424:	2100      	movs	r1, #0
    1426:	9100      	str	r1, [sp, #0]
    1428:	0029      	movs	r1, r5
    142a:	4640      	mov	r0, r8
    142c:	4e28      	ldr	r6, [pc, #160]	; (14d0 <gfx_mono_draw_char+0xc8>)
    142e:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
    1430:	465b      	mov	r3, fp
    1432:	781b      	ldrb	r3, [r3, #0]
    1434:	2b00      	cmp	r3, #0
    1436:	d006      	beq.n	1446 <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1438:	b005      	add	sp, #20
    143a:	bc3c      	pop	{r2, r3, r4, r5}
    143c:	4690      	mov	r8, r2
    143e:	4699      	mov	r9, r3
    1440:	46a2      	mov	sl, r4
    1442:	46ab      	mov	fp, r5
    1444:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1446:	465b      	mov	r3, fp
    1448:	7a1a      	ldrb	r2, [r3, #8]
    144a:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    144c:	0752      	lsls	r2, r2, #29
    144e:	d000      	beq.n	1452 <gfx_mono_draw_char+0x4a>
		char_row_size++;
    1450:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
    1452:	465a      	mov	r2, fp
    1454:	7a52      	ldrb	r2, [r2, #9]
    1456:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
    1458:	465a      	mov	r2, fp
    145a:	7a97      	ldrb	r7, [r2, #10]
    145c:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
    145e:	4652      	mov	r2, sl
    1460:	4357      	muls	r7, r2
    1462:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
    1464:	b2bf      	uxth	r7, r7
    1466:	465b      	mov	r3, fp
    1468:	685b      	ldr	r3, [r3, #4]
    146a:	469c      	mov	ip, r3
    146c:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
    146e:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1470:	4643      	mov	r3, r8
    1472:	9303      	str	r3, [sp, #12]
    1474:	e020      	b.n	14b8 <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
    1476:	b26b      	sxtb	r3, r5
    1478:	2b00      	cmp	r3, #0
    147a:	db0d      	blt.n	1498 <gfx_mono_draw_char+0x90>
			inc_x += 1;
    147c:	3401      	adds	r4, #1
    147e:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
    1480:	006d      	lsls	r5, r5, #1
    1482:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
    1484:	42a6      	cmp	r6, r4
    1486:	d00d      	beq.n	14a4 <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1488:	4643      	mov	r3, r8
    148a:	1ae3      	subs	r3, r4, r3
    148c:	464a      	mov	r2, r9
    148e:	421a      	tst	r2, r3
    1490:	d1f1      	bne.n	1476 <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1492:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
    1494:	3701      	adds	r7, #1
    1496:	e7ee      	b.n	1476 <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1498:	2201      	movs	r2, #1
    149a:	9902      	ldr	r1, [sp, #8]
    149c:	0020      	movs	r0, r4
    149e:	4b0d      	ldr	r3, [pc, #52]	; (14d4 <gfx_mono_draw_char+0xcc>)
    14a0:	4798      	blx	r3
    14a2:	e7eb      	b.n	147c <gfx_mono_draw_char+0x74>
		inc_y += 1;
    14a4:	9b02      	ldr	r3, [sp, #8]
    14a6:	3301      	adds	r3, #1
    14a8:	b2db      	uxtb	r3, r3
    14aa:	9302      	str	r3, [sp, #8]
		rows_left--;
    14ac:	4653      	mov	r3, sl
    14ae:	3b01      	subs	r3, #1
    14b0:	b2db      	uxtb	r3, r3
    14b2:	469a      	mov	sl, r3
	} while (rows_left > 0);
    14b4:	2b00      	cmp	r3, #0
    14b6:	d0bf      	beq.n	1438 <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
    14b8:	465b      	mov	r3, fp
    14ba:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    14bc:	2e00      	cmp	r6, #0
    14be:	d0f1      	beq.n	14a4 <gfx_mono_draw_char+0x9c>
    14c0:	4446      	add	r6, r8
    14c2:	b2f6      	uxtb	r6, r6
    14c4:	9c03      	ldr	r4, [sp, #12]
    14c6:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    14c8:	2307      	movs	r3, #7
    14ca:	4699      	mov	r9, r3
    14cc:	e7dc      	b.n	1488 <gfx_mono_draw_char+0x80>
    14ce:	46c0      	nop			; (mov r8, r8)
    14d0:	00000e1d 	.word	0x00000e1d
    14d4:	000004b5 	.word	0x000004b5

000014d8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    14d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    14da:	46c6      	mov	lr, r8
    14dc:	b500      	push	{lr}
    14de:	b082      	sub	sp, #8
    14e0:	0004      	movs	r4, r0
    14e2:	4690      	mov	r8, r2
    14e4:	001f      	movs	r7, r3
    14e6:	000d      	movs	r5, r1

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    14e8:	9101      	str	r1, [sp, #4]
    14ea:	e009      	b.n	1500 <gfx_mono_draw_string+0x28>
			y += font->height + 1;
    14ec:	7a7a      	ldrb	r2, [r7, #9]
    14ee:	3201      	adds	r2, #1
    14f0:	4442      	add	r2, r8
    14f2:	b2d3      	uxtb	r3, r2
    14f4:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    14f6:	9d01      	ldr	r5, [sp, #4]
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
			x += font->width;
		}
	} while (*(++str));
    14f8:	3401      	adds	r4, #1
    14fa:	7823      	ldrb	r3, [r4, #0]
    14fc:	2b00      	cmp	r3, #0
    14fe:	d00d      	beq.n	151c <gfx_mono_draw_string+0x44>
		if (*str == '\n') {
    1500:	7820      	ldrb	r0, [r4, #0]
    1502:	280a      	cmp	r0, #10
    1504:	d0f2      	beq.n	14ec <gfx_mono_draw_string+0x14>
		} else if (*str == '\r') {
    1506:	280d      	cmp	r0, #13
    1508:	d0f6      	beq.n	14f8 <gfx_mono_draw_string+0x20>
			gfx_mono_draw_char(*str, x, y, font);
    150a:	003b      	movs	r3, r7
    150c:	4642      	mov	r2, r8
    150e:	0029      	movs	r1, r5
    1510:	4e04      	ldr	r6, [pc, #16]	; (1524 <gfx_mono_draw_string+0x4c>)
    1512:	47b0      	blx	r6
			x += font->width;
    1514:	7a3b      	ldrb	r3, [r7, #8]
    1516:	18ed      	adds	r5, r5, r3
    1518:	b2ed      	uxtb	r5, r5
    151a:	e7ed      	b.n	14f8 <gfx_mono_draw_string+0x20>
}
    151c:	b002      	add	sp, #8
    151e:	bc04      	pop	{r2}
    1520:	4690      	mov	r8, r2
    1522:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1524:	00001409 	.word	0x00001409

00001528 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1528:	b5f0      	push	{r4, r5, r6, r7, lr}
    152a:	46c6      	mov	lr, r8
    152c:	b500      	push	{lr}
    152e:	b082      	sub	sp, #8
    1530:	0004      	movs	r4, r0
    1532:	4690      	mov	r8, r2
    1534:	001f      	movs	r7, r3

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    1536:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    1538:	2800      	cmp	r0, #0
    153a:	d019      	beq.n	1570 <gfx_mono_draw_progmem_string+0x48>
    153c:	000d      	movs	r5, r1
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    153e:	9101      	str	r1, [sp, #4]
    1540:	e009      	b.n	1556 <gfx_mono_draw_progmem_string+0x2e>
			y += font->height + 1;
    1542:	7a7a      	ldrb	r2, [r7, #9]
    1544:	3201      	adds	r2, #1
    1546:	4442      	add	r2, r8
    1548:	b2d3      	uxtb	r3, r2
    154a:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    154c:	9d01      	ldr	r5, [sp, #4]
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    154e:	3401      	adds	r4, #1
    1550:	7820      	ldrb	r0, [r4, #0]
	while (temp_char) {
    1552:	2800      	cmp	r0, #0
    1554:	d00c      	beq.n	1570 <gfx_mono_draw_progmem_string+0x48>
		if (temp_char == '\n') {
    1556:	280a      	cmp	r0, #10
    1558:	d0f3      	beq.n	1542 <gfx_mono_draw_progmem_string+0x1a>
		} else if (temp_char == '\r') {
    155a:	280d      	cmp	r0, #13
    155c:	d0f7      	beq.n	154e <gfx_mono_draw_progmem_string+0x26>
			gfx_mono_draw_char(temp_char, x, y, font);
    155e:	003b      	movs	r3, r7
    1560:	4642      	mov	r2, r8
    1562:	0029      	movs	r1, r5
    1564:	4e04      	ldr	r6, [pc, #16]	; (1578 <gfx_mono_draw_progmem_string+0x50>)
    1566:	47b0      	blx	r6
			x += font->width;
    1568:	7a3b      	ldrb	r3, [r7, #8]
    156a:	18ed      	adds	r5, r5, r3
    156c:	b2ed      	uxtb	r5, r5
    156e:	e7ee      	b.n	154e <gfx_mono_draw_progmem_string+0x26>
	}
}
    1570:	b002      	add	sp, #8
    1572:	bc04      	pop	{r2}
    1574:	4690      	mov	r8, r2
    1576:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1578:	00001409 	.word	0x00001409

0000157c <gfx_mono_get_string_bounding_box>:
 * \param[in] width    Pointer to width result
 * \param[in] height   Pointer to height result
 */
void gfx_mono_get_string_bounding_box(const char *str, const struct font *font,
		gfx_coord_t *width, gfx_coord_t *height)
{
    157c:	b5f0      	push	{r4, r5, r6, r7, lr}
    157e:	46c6      	mov	lr, r8
    1580:	b500      	push	{lr}
    1582:	4694      	mov	ip, r2
    1584:	4698      	mov	r8, r3
	gfx_coord_t font_width = font->width;
    1586:	7a0b      	ldrb	r3, [r1, #8]
	gfx_coord_t font_height = font->height;
    1588:	7a4a      	ldrb	r2, [r1, #9]

	gfx_coord_t max_width = 1;
	gfx_coord_t max_height = font_height;
    158a:	0016      	movs	r6, r2
	gfx_coord_t x = 0;
    158c:	2100      	movs	r1, #0
	gfx_coord_t max_width = 1;
    158e:	2501      	movs	r5, #1

	/* Handle each character until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = 0;
    1590:	2700      	movs	r7, #0
    1592:	e008      	b.n	15a6 <gfx_mono_get_string_bounding_box+0x2a>
			max_height += font_height;
    1594:	18b6      	adds	r6, r6, r2
    1596:	b2f6      	uxtb	r6, r6
			x = 0;
    1598:	0039      	movs	r1, r7
    159a:	e000      	b.n	159e <gfx_mono_get_string_bounding_box+0x22>
    159c:	b2e5      	uxtb	r5, r4
			x += font_width;
			if (x > max_width) {
				max_width = x;
			}
		}
	} while (*(++str));
    159e:	3001      	adds	r0, #1
    15a0:	7804      	ldrb	r4, [r0, #0]
    15a2:	2c00      	cmp	r4, #0
    15a4:	d00b      	beq.n	15be <gfx_mono_get_string_bounding_box+0x42>
		if (*str == '\n') {
    15a6:	7804      	ldrb	r4, [r0, #0]
    15a8:	2c0a      	cmp	r4, #10
    15aa:	d0f3      	beq.n	1594 <gfx_mono_get_string_bounding_box+0x18>
		} else if (*str == '\r') {
    15ac:	2c0d      	cmp	r4, #13
    15ae:	d0f6      	beq.n	159e <gfx_mono_get_string_bounding_box+0x22>
			x += font_width;
    15b0:	18c9      	adds	r1, r1, r3
    15b2:	b2c9      	uxtb	r1, r1
    15b4:	1c2c      	adds	r4, r5, #0
    15b6:	428d      	cmp	r5, r1
    15b8:	d2f0      	bcs.n	159c <gfx_mono_get_string_bounding_box+0x20>
    15ba:	1c0c      	adds	r4, r1, #0
    15bc:	e7ee      	b.n	159c <gfx_mono_get_string_bounding_box+0x20>

	/* Return values through references */
	*width = max_width;
    15be:	4663      	mov	r3, ip
    15c0:	701d      	strb	r5, [r3, #0]
	*height = max_height;
    15c2:	4643      	mov	r3, r8
    15c4:	701e      	strb	r6, [r3, #0]
}
    15c6:	bc04      	pop	{r2}
    15c8:	4690      	mov	r8, r2
    15ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

000015cc <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
    15cc:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    15ce:	4b26      	ldr	r3, [pc, #152]	; (1668 <DMAC_Handler+0x9c>)
    15d0:	4798      	blx	r3
	uint32_t total_size;

	system_interrupt_enter_critical_section();

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
    15d2:	4926      	ldr	r1, [pc, #152]	; (166c <DMAC_Handler+0xa0>)
    15d4:	8c0b      	ldrh	r3, [r1, #32]
    15d6:	220f      	movs	r2, #15

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
    15d8:	4013      	ands	r3, r2
    15da:	009b      	lsls	r3, r3, #2
    15dc:	4824      	ldr	r0, [pc, #144]	; (1670 <DMAC_Handler+0xa4>)
    15de:	5818      	ldr	r0, [r3, r0]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
    15e0:	7803      	ldrb	r3, [r0, #0]
    15e2:	401a      	ands	r2, r3
    15e4:	233f      	movs	r3, #63	; 0x3f
    15e6:	54ca      	strb	r2, [r1, r3]
	isr = DMAC->CHINTFLAG.reg;
    15e8:	330f      	adds	r3, #15
    15ea:	5cca      	ldrb	r2, [r1, r3]
    15ec:	b2d2      	uxtb	r2, r2

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
    15ee:	7803      	ldrb	r3, [r0, #0]
    15f0:	011b      	lsls	r3, r3, #4
    15f2:	4920      	ldr	r1, [pc, #128]	; (1674 <DMAC_Handler+0xa8>)
    15f4:	18c9      	adds	r1, r1, r3
    15f6:	8849      	ldrh	r1, [r1, #2]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
    15f8:	4c1f      	ldr	r4, [pc, #124]	; (1678 <DMAC_Handler+0xac>)
    15fa:	18e3      	adds	r3, r4, r3
    15fc:	885b      	ldrh	r3, [r3, #2]
	resource->transfered_size = total_size - write_size;
    15fe:	1acb      	subs	r3, r1, r3
    1600:	6143      	str	r3, [r0, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
    1602:	07d3      	lsls	r3, r2, #31
    1604:	d50f      	bpl.n	1626 <DMAC_Handler+0x5a>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
    1606:	2101      	movs	r1, #1
    1608:	234e      	movs	r3, #78	; 0x4e
    160a:	4a18      	ldr	r2, [pc, #96]	; (166c <DMAC_Handler+0xa0>)
    160c:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
    160e:	3b3e      	subs	r3, #62	; 0x3e
    1610:	7443      	strb	r3, [r0, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    1612:	7c03      	ldrb	r3, [r0, #16]
    1614:	07db      	lsls	r3, r3, #31
    1616:	d503      	bpl.n	1620 <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
    1618:	6843      	ldr	r3, [r0, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    161a:	2b00      	cmp	r3, #0
    161c:	d000      	beq.n	1620 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
    161e:	4798      	blx	r3
	cpu_irq_leave_critical();
    1620:	4b16      	ldr	r3, [pc, #88]	; (167c <DMAC_Handler+0xb0>)
    1622:	4798      	blx	r3
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
		}
	}

	system_interrupt_leave_critical_section();
}
    1624:	bd10      	pop	{r4, pc}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
    1626:	0793      	lsls	r3, r2, #30
    1628:	d50d      	bpl.n	1646 <DMAC_Handler+0x7a>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
    162a:	2102      	movs	r1, #2
    162c:	234e      	movs	r3, #78	; 0x4e
    162e:	4a0f      	ldr	r2, [pc, #60]	; (166c <DMAC_Handler+0xa0>)
    1630:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_OK;
    1632:	2300      	movs	r3, #0
    1634:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    1636:	7c03      	ldrb	r3, [r0, #16]
    1638:	079b      	lsls	r3, r3, #30
    163a:	d5f1      	bpl.n	1620 <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
    163c:	6883      	ldr	r3, [r0, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    163e:	2b00      	cmp	r3, #0
    1640:	d0ee      	beq.n	1620 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
    1642:	4798      	blx	r3
    1644:	e7ec      	b.n	1620 <DMAC_Handler+0x54>
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
    1646:	0753      	lsls	r3, r2, #29
    1648:	d5ea      	bpl.n	1620 <DMAC_Handler+0x54>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
    164a:	2104      	movs	r1, #4
    164c:	234e      	movs	r3, #78	; 0x4e
    164e:	4a07      	ldr	r2, [pc, #28]	; (166c <DMAC_Handler+0xa0>)
    1650:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_SUSPEND;
    1652:	3b48      	subs	r3, #72	; 0x48
    1654:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    1656:	7c03      	ldrb	r3, [r0, #16]
    1658:	075b      	lsls	r3, r3, #29
    165a:	d5e1      	bpl.n	1620 <DMAC_Handler+0x54>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
    165c:	68c3      	ldr	r3, [r0, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    165e:	2b00      	cmp	r3, #0
    1660:	d0de      	beq.n	1620 <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
    1662:	4798      	blx	r3
    1664:	e7dc      	b.n	1620 <DMAC_Handler+0x54>
    1666:	46c0      	nop			; (mov r8, r8)
    1668:	00001681 	.word	0x00001681
    166c:	41004800 	.word	0x41004800
    1670:	200002d0 	.word	0x200002d0
    1674:	20000430 	.word	0x20000430
    1678:	200002f0 	.word	0x200002f0
    167c:	000016c1 	.word	0x000016c1

00001680 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1680:	4b0c      	ldr	r3, [pc, #48]	; (16b4 <cpu_irq_enter_critical+0x34>)
    1682:	681b      	ldr	r3, [r3, #0]
    1684:	2b00      	cmp	r3, #0
    1686:	d106      	bne.n	1696 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1688:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    168c:	2b00      	cmp	r3, #0
    168e:	d007      	beq.n	16a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1690:	2200      	movs	r2, #0
    1692:	4b09      	ldr	r3, [pc, #36]	; (16b8 <cpu_irq_enter_critical+0x38>)
    1694:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1696:	4a07      	ldr	r2, [pc, #28]	; (16b4 <cpu_irq_enter_critical+0x34>)
    1698:	6813      	ldr	r3, [r2, #0]
    169a:	3301      	adds	r3, #1
    169c:	6013      	str	r3, [r2, #0]
}
    169e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    16a0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    16a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    16a6:	2200      	movs	r2, #0
    16a8:	4b04      	ldr	r3, [pc, #16]	; (16bc <cpu_irq_enter_critical+0x3c>)
    16aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    16ac:	3201      	adds	r2, #1
    16ae:	4b02      	ldr	r3, [pc, #8]	; (16b8 <cpu_irq_enter_critical+0x38>)
    16b0:	701a      	strb	r2, [r3, #0]
    16b2:	e7f0      	b.n	1696 <cpu_irq_enter_critical+0x16>
    16b4:	20000340 	.word	0x20000340
    16b8:	20000344 	.word	0x20000344
    16bc:	20000048 	.word	0x20000048

000016c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    16c0:	4b08      	ldr	r3, [pc, #32]	; (16e4 <cpu_irq_leave_critical+0x24>)
    16c2:	681a      	ldr	r2, [r3, #0]
    16c4:	3a01      	subs	r2, #1
    16c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    16c8:	681b      	ldr	r3, [r3, #0]
    16ca:	2b00      	cmp	r3, #0
    16cc:	d109      	bne.n	16e2 <cpu_irq_leave_critical+0x22>
    16ce:	4b06      	ldr	r3, [pc, #24]	; (16e8 <cpu_irq_leave_critical+0x28>)
    16d0:	781b      	ldrb	r3, [r3, #0]
    16d2:	2b00      	cmp	r3, #0
    16d4:	d005      	beq.n	16e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    16d6:	2201      	movs	r2, #1
    16d8:	4b04      	ldr	r3, [pc, #16]	; (16ec <cpu_irq_leave_critical+0x2c>)
    16da:	701a      	strb	r2, [r3, #0]
    16dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    16e0:	b662      	cpsie	i
	}
}
    16e2:	4770      	bx	lr
    16e4:	20000340 	.word	0x20000340
    16e8:	20000344 	.word	0x20000344
    16ec:	20000048 	.word	0x20000048

000016f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    16f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    16f2:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    16f4:	ac01      	add	r4, sp, #4
    16f6:	2501      	movs	r5, #1
    16f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    16fa:	2700      	movs	r7, #0
    16fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    16fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1700:	0021      	movs	r1, r4
    1702:	203e      	movs	r0, #62	; 0x3e
    1704:	4e06      	ldr	r6, [pc, #24]	; (1720 <system_board_init+0x30>)
    1706:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1708:	2280      	movs	r2, #128	; 0x80
    170a:	05d2      	lsls	r2, r2, #23
    170c:	4b05      	ldr	r3, [pc, #20]	; (1724 <system_board_init+0x34>)
    170e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1710:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    1712:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1714:	0021      	movs	r1, r4
    1716:	200f      	movs	r0, #15
    1718:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    171a:	b003      	add	sp, #12
    171c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    171e:	46c0      	nop			; (mov r8, r8)
    1720:	00001729 	.word	0x00001729
    1724:	41004480 	.word	0x41004480

00001728 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1728:	b500      	push	{lr}
    172a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    172c:	ab01      	add	r3, sp, #4
    172e:	2280      	movs	r2, #128	; 0x80
    1730:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1732:	780a      	ldrb	r2, [r1, #0]
    1734:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1736:	784a      	ldrb	r2, [r1, #1]
    1738:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    173a:	788a      	ldrb	r2, [r1, #2]
    173c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    173e:	0019      	movs	r1, r3
    1740:	4b01      	ldr	r3, [pc, #4]	; (1748 <port_pin_set_config+0x20>)
    1742:	4798      	blx	r3
}
    1744:	b003      	add	sp, #12
    1746:	bd00      	pop	{pc}
    1748:	00001f7d 	.word	0x00001f7d

0000174c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    174c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    174e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1750:	2340      	movs	r3, #64	; 0x40
    1752:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1754:	4281      	cmp	r1, r0
    1756:	d202      	bcs.n	175e <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1758:	0018      	movs	r0, r3
    175a:	bd10      	pop	{r4, pc}
		baud_calculated++;
    175c:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    175e:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1760:	1c63      	adds	r3, r4, #1
    1762:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1764:	4288      	cmp	r0, r1
    1766:	d9f9      	bls.n	175c <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1768:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    176a:	2cff      	cmp	r4, #255	; 0xff
    176c:	d8f4      	bhi.n	1758 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    176e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1770:	2300      	movs	r3, #0
    1772:	e7f1      	b.n	1758 <_sercom_get_sync_baud_val+0xc>

00001774 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1774:	b510      	push	{r4, lr}
    1776:	b082      	sub	sp, #8
    1778:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    177a:	4b0e      	ldr	r3, [pc, #56]	; (17b4 <sercom_set_gclk_generator+0x40>)
    177c:	781b      	ldrb	r3, [r3, #0]
    177e:	2b00      	cmp	r3, #0
    1780:	d007      	beq.n	1792 <sercom_set_gclk_generator+0x1e>
    1782:	2900      	cmp	r1, #0
    1784:	d105      	bne.n	1792 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1786:	4b0b      	ldr	r3, [pc, #44]	; (17b4 <sercom_set_gclk_generator+0x40>)
    1788:	785b      	ldrb	r3, [r3, #1]
    178a:	4283      	cmp	r3, r0
    178c:	d010      	beq.n	17b0 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    178e:	201d      	movs	r0, #29
    1790:	e00c      	b.n	17ac <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1792:	a901      	add	r1, sp, #4
    1794:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1796:	2013      	movs	r0, #19
    1798:	4b07      	ldr	r3, [pc, #28]	; (17b8 <sercom_set_gclk_generator+0x44>)
    179a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    179c:	2013      	movs	r0, #19
    179e:	4b07      	ldr	r3, [pc, #28]	; (17bc <sercom_set_gclk_generator+0x48>)
    17a0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    17a2:	4b04      	ldr	r3, [pc, #16]	; (17b4 <sercom_set_gclk_generator+0x40>)
    17a4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    17a6:	2201      	movs	r2, #1
    17a8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    17aa:	2000      	movs	r0, #0
}
    17ac:	b002      	add	sp, #8
    17ae:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    17b0:	2000      	movs	r0, #0
    17b2:	e7fb      	b.n	17ac <sercom_set_gclk_generator+0x38>
    17b4:	20000348 	.word	0x20000348
    17b8:	00001e85 	.word	0x00001e85
    17bc:	00001df9 	.word	0x00001df9

000017c0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    17c0:	4b40      	ldr	r3, [pc, #256]	; (18c4 <_sercom_get_default_pad+0x104>)
    17c2:	4298      	cmp	r0, r3
    17c4:	d031      	beq.n	182a <_sercom_get_default_pad+0x6a>
    17c6:	d90a      	bls.n	17de <_sercom_get_default_pad+0x1e>
    17c8:	4b3f      	ldr	r3, [pc, #252]	; (18c8 <_sercom_get_default_pad+0x108>)
    17ca:	4298      	cmp	r0, r3
    17cc:	d04d      	beq.n	186a <_sercom_get_default_pad+0xaa>
    17ce:	4b3f      	ldr	r3, [pc, #252]	; (18cc <_sercom_get_default_pad+0x10c>)
    17d0:	4298      	cmp	r0, r3
    17d2:	d05a      	beq.n	188a <_sercom_get_default_pad+0xca>
    17d4:	4b3e      	ldr	r3, [pc, #248]	; (18d0 <_sercom_get_default_pad+0x110>)
    17d6:	4298      	cmp	r0, r3
    17d8:	d037      	beq.n	184a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    17da:	2000      	movs	r0, #0
}
    17dc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    17de:	4b3d      	ldr	r3, [pc, #244]	; (18d4 <_sercom_get_default_pad+0x114>)
    17e0:	4298      	cmp	r0, r3
    17e2:	d00c      	beq.n	17fe <_sercom_get_default_pad+0x3e>
    17e4:	4b3c      	ldr	r3, [pc, #240]	; (18d8 <_sercom_get_default_pad+0x118>)
    17e6:	4298      	cmp	r0, r3
    17e8:	d1f7      	bne.n	17da <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17ea:	2901      	cmp	r1, #1
    17ec:	d017      	beq.n	181e <_sercom_get_default_pad+0x5e>
    17ee:	2900      	cmp	r1, #0
    17f0:	d05d      	beq.n	18ae <_sercom_get_default_pad+0xee>
    17f2:	2902      	cmp	r1, #2
    17f4:	d015      	beq.n	1822 <_sercom_get_default_pad+0x62>
    17f6:	2903      	cmp	r1, #3
    17f8:	d015      	beq.n	1826 <_sercom_get_default_pad+0x66>
	return 0;
    17fa:	2000      	movs	r0, #0
    17fc:	e7ee      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17fe:	2901      	cmp	r1, #1
    1800:	d007      	beq.n	1812 <_sercom_get_default_pad+0x52>
    1802:	2900      	cmp	r1, #0
    1804:	d051      	beq.n	18aa <_sercom_get_default_pad+0xea>
    1806:	2902      	cmp	r1, #2
    1808:	d005      	beq.n	1816 <_sercom_get_default_pad+0x56>
    180a:	2903      	cmp	r1, #3
    180c:	d005      	beq.n	181a <_sercom_get_default_pad+0x5a>
	return 0;
    180e:	2000      	movs	r0, #0
    1810:	e7e4      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1812:	4832      	ldr	r0, [pc, #200]	; (18dc <_sercom_get_default_pad+0x11c>)
    1814:	e7e2      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1816:	4832      	ldr	r0, [pc, #200]	; (18e0 <_sercom_get_default_pad+0x120>)
    1818:	e7e0      	b.n	17dc <_sercom_get_default_pad+0x1c>
    181a:	4832      	ldr	r0, [pc, #200]	; (18e4 <_sercom_get_default_pad+0x124>)
    181c:	e7de      	b.n	17dc <_sercom_get_default_pad+0x1c>
    181e:	4832      	ldr	r0, [pc, #200]	; (18e8 <_sercom_get_default_pad+0x128>)
    1820:	e7dc      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1822:	4832      	ldr	r0, [pc, #200]	; (18ec <_sercom_get_default_pad+0x12c>)
    1824:	e7da      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1826:	4832      	ldr	r0, [pc, #200]	; (18f0 <_sercom_get_default_pad+0x130>)
    1828:	e7d8      	b.n	17dc <_sercom_get_default_pad+0x1c>
    182a:	2901      	cmp	r1, #1
    182c:	d007      	beq.n	183e <_sercom_get_default_pad+0x7e>
    182e:	2900      	cmp	r1, #0
    1830:	d03f      	beq.n	18b2 <_sercom_get_default_pad+0xf2>
    1832:	2902      	cmp	r1, #2
    1834:	d005      	beq.n	1842 <_sercom_get_default_pad+0x82>
    1836:	2903      	cmp	r1, #3
    1838:	d005      	beq.n	1846 <_sercom_get_default_pad+0x86>
	return 0;
    183a:	2000      	movs	r0, #0
    183c:	e7ce      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    183e:	482d      	ldr	r0, [pc, #180]	; (18f4 <_sercom_get_default_pad+0x134>)
    1840:	e7cc      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1842:	482d      	ldr	r0, [pc, #180]	; (18f8 <_sercom_get_default_pad+0x138>)
    1844:	e7ca      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1846:	482d      	ldr	r0, [pc, #180]	; (18fc <_sercom_get_default_pad+0x13c>)
    1848:	e7c8      	b.n	17dc <_sercom_get_default_pad+0x1c>
    184a:	2901      	cmp	r1, #1
    184c:	d007      	beq.n	185e <_sercom_get_default_pad+0x9e>
    184e:	2900      	cmp	r1, #0
    1850:	d031      	beq.n	18b6 <_sercom_get_default_pad+0xf6>
    1852:	2902      	cmp	r1, #2
    1854:	d005      	beq.n	1862 <_sercom_get_default_pad+0xa2>
    1856:	2903      	cmp	r1, #3
    1858:	d005      	beq.n	1866 <_sercom_get_default_pad+0xa6>
	return 0;
    185a:	2000      	movs	r0, #0
    185c:	e7be      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    185e:	4828      	ldr	r0, [pc, #160]	; (1900 <_sercom_get_default_pad+0x140>)
    1860:	e7bc      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1862:	4828      	ldr	r0, [pc, #160]	; (1904 <_sercom_get_default_pad+0x144>)
    1864:	e7ba      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1866:	4828      	ldr	r0, [pc, #160]	; (1908 <_sercom_get_default_pad+0x148>)
    1868:	e7b8      	b.n	17dc <_sercom_get_default_pad+0x1c>
    186a:	2901      	cmp	r1, #1
    186c:	d007      	beq.n	187e <_sercom_get_default_pad+0xbe>
    186e:	2900      	cmp	r1, #0
    1870:	d023      	beq.n	18ba <_sercom_get_default_pad+0xfa>
    1872:	2902      	cmp	r1, #2
    1874:	d005      	beq.n	1882 <_sercom_get_default_pad+0xc2>
    1876:	2903      	cmp	r1, #3
    1878:	d005      	beq.n	1886 <_sercom_get_default_pad+0xc6>
	return 0;
    187a:	2000      	movs	r0, #0
    187c:	e7ae      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    187e:	4823      	ldr	r0, [pc, #140]	; (190c <_sercom_get_default_pad+0x14c>)
    1880:	e7ac      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1882:	4823      	ldr	r0, [pc, #140]	; (1910 <_sercom_get_default_pad+0x150>)
    1884:	e7aa      	b.n	17dc <_sercom_get_default_pad+0x1c>
    1886:	4823      	ldr	r0, [pc, #140]	; (1914 <_sercom_get_default_pad+0x154>)
    1888:	e7a8      	b.n	17dc <_sercom_get_default_pad+0x1c>
    188a:	2901      	cmp	r1, #1
    188c:	d007      	beq.n	189e <_sercom_get_default_pad+0xde>
    188e:	2900      	cmp	r1, #0
    1890:	d015      	beq.n	18be <_sercom_get_default_pad+0xfe>
    1892:	2902      	cmp	r1, #2
    1894:	d005      	beq.n	18a2 <_sercom_get_default_pad+0xe2>
    1896:	2903      	cmp	r1, #3
    1898:	d005      	beq.n	18a6 <_sercom_get_default_pad+0xe6>
	return 0;
    189a:	2000      	movs	r0, #0
    189c:	e79e      	b.n	17dc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    189e:	481e      	ldr	r0, [pc, #120]	; (1918 <_sercom_get_default_pad+0x158>)
    18a0:	e79c      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18a2:	481e      	ldr	r0, [pc, #120]	; (191c <_sercom_get_default_pad+0x15c>)
    18a4:	e79a      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18a6:	481e      	ldr	r0, [pc, #120]	; (1920 <_sercom_get_default_pad+0x160>)
    18a8:	e798      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18aa:	481e      	ldr	r0, [pc, #120]	; (1924 <_sercom_get_default_pad+0x164>)
    18ac:	e796      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18ae:	2003      	movs	r0, #3
    18b0:	e794      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18b2:	481d      	ldr	r0, [pc, #116]	; (1928 <_sercom_get_default_pad+0x168>)
    18b4:	e792      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18b6:	481d      	ldr	r0, [pc, #116]	; (192c <_sercom_get_default_pad+0x16c>)
    18b8:	e790      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18ba:	481d      	ldr	r0, [pc, #116]	; (1930 <_sercom_get_default_pad+0x170>)
    18bc:	e78e      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18be:	481d      	ldr	r0, [pc, #116]	; (1934 <_sercom_get_default_pad+0x174>)
    18c0:	e78c      	b.n	17dc <_sercom_get_default_pad+0x1c>
    18c2:	46c0      	nop			; (mov r8, r8)
    18c4:	42001000 	.word	0x42001000
    18c8:	42001800 	.word	0x42001800
    18cc:	42001c00 	.word	0x42001c00
    18d0:	42001400 	.word	0x42001400
    18d4:	42000800 	.word	0x42000800
    18d8:	42000c00 	.word	0x42000c00
    18dc:	00050003 	.word	0x00050003
    18e0:	00060003 	.word	0x00060003
    18e4:	00070003 	.word	0x00070003
    18e8:	00010003 	.word	0x00010003
    18ec:	001e0003 	.word	0x001e0003
    18f0:	001f0003 	.word	0x001f0003
    18f4:	00090003 	.word	0x00090003
    18f8:	000a0003 	.word	0x000a0003
    18fc:	000b0003 	.word	0x000b0003
    1900:	00110003 	.word	0x00110003
    1904:	00120003 	.word	0x00120003
    1908:	00130003 	.word	0x00130003
    190c:	000d0003 	.word	0x000d0003
    1910:	000e0003 	.word	0x000e0003
    1914:	000f0003 	.word	0x000f0003
    1918:	00170003 	.word	0x00170003
    191c:	00180003 	.word	0x00180003
    1920:	00190003 	.word	0x00190003
    1924:	00040003 	.word	0x00040003
    1928:	00080003 	.word	0x00080003
    192c:	00100003 	.word	0x00100003
    1930:	000c0003 	.word	0x000c0003
    1934:	00160003 	.word	0x00160003

00001938 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1938:	b530      	push	{r4, r5, lr}
    193a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    193c:	4b0b      	ldr	r3, [pc, #44]	; (196c <_sercom_get_sercom_inst_index+0x34>)
    193e:	466a      	mov	r2, sp
    1940:	cb32      	ldmia	r3!, {r1, r4, r5}
    1942:	c232      	stmia	r2!, {r1, r4, r5}
    1944:	cb32      	ldmia	r3!, {r1, r4, r5}
    1946:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1948:	9b00      	ldr	r3, [sp, #0]
    194a:	4283      	cmp	r3, r0
    194c:	d00b      	beq.n	1966 <_sercom_get_sercom_inst_index+0x2e>
    194e:	2301      	movs	r3, #1
    1950:	009a      	lsls	r2, r3, #2
    1952:	4669      	mov	r1, sp
    1954:	5852      	ldr	r2, [r2, r1]
    1956:	4282      	cmp	r2, r0
    1958:	d006      	beq.n	1968 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    195a:	3301      	adds	r3, #1
    195c:	2b06      	cmp	r3, #6
    195e:	d1f7      	bne.n	1950 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1960:	2000      	movs	r0, #0
}
    1962:	b007      	add	sp, #28
    1964:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1966:	2300      	movs	r3, #0
			return i;
    1968:	b2d8      	uxtb	r0, r3
    196a:	e7fa      	b.n	1962 <_sercom_get_sercom_inst_index+0x2a>
    196c:	00002df0 	.word	0x00002df0

00001970 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1970:	4770      	bx	lr
	...

00001974 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1974:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1976:	4b0a      	ldr	r3, [pc, #40]	; (19a0 <_sercom_set_handler+0x2c>)
    1978:	781b      	ldrb	r3, [r3, #0]
    197a:	2b00      	cmp	r3, #0
    197c:	d10c      	bne.n	1998 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    197e:	4f09      	ldr	r7, [pc, #36]	; (19a4 <_sercom_set_handler+0x30>)
    1980:	4e09      	ldr	r6, [pc, #36]	; (19a8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1982:	4d0a      	ldr	r5, [pc, #40]	; (19ac <_sercom_set_handler+0x38>)
    1984:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1986:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1988:	195a      	adds	r2, r3, r5
    198a:	6014      	str	r4, [r2, #0]
    198c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    198e:	2b18      	cmp	r3, #24
    1990:	d1f9      	bne.n	1986 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1992:	2201      	movs	r2, #1
    1994:	4b02      	ldr	r3, [pc, #8]	; (19a0 <_sercom_set_handler+0x2c>)
    1996:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1998:	0080      	lsls	r0, r0, #2
    199a:	4b02      	ldr	r3, [pc, #8]	; (19a4 <_sercom_set_handler+0x30>)
    199c:	50c1      	str	r1, [r0, r3]
}
    199e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19a0:	2000034a 	.word	0x2000034a
    19a4:	2000034c 	.word	0x2000034c
    19a8:	00001971 	.word	0x00001971
    19ac:	20000480 	.word	0x20000480

000019b0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    19b0:	b500      	push	{lr}
    19b2:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    19b4:	2309      	movs	r3, #9
    19b6:	466a      	mov	r2, sp
    19b8:	7013      	strb	r3, [r2, #0]
    19ba:	3301      	adds	r3, #1
    19bc:	7053      	strb	r3, [r2, #1]
    19be:	3301      	adds	r3, #1
    19c0:	7093      	strb	r3, [r2, #2]
    19c2:	3301      	adds	r3, #1
    19c4:	70d3      	strb	r3, [r2, #3]
    19c6:	3301      	adds	r3, #1
    19c8:	7113      	strb	r3, [r2, #4]
    19ca:	3301      	adds	r3, #1
    19cc:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    19ce:	4b03      	ldr	r3, [pc, #12]	; (19dc <_sercom_get_interrupt_vector+0x2c>)
    19d0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    19d2:	466b      	mov	r3, sp
    19d4:	5618      	ldrsb	r0, [r3, r0]
}
    19d6:	b003      	add	sp, #12
    19d8:	bd00      	pop	{pc}
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	00001939 	.word	0x00001939

000019e0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    19e0:	b510      	push	{r4, lr}
    19e2:	4b02      	ldr	r3, [pc, #8]	; (19ec <SERCOM0_Handler+0xc>)
    19e4:	681b      	ldr	r3, [r3, #0]
    19e6:	2000      	movs	r0, #0
    19e8:	4798      	blx	r3
    19ea:	bd10      	pop	{r4, pc}
    19ec:	2000034c 	.word	0x2000034c

000019f0 <SERCOM1_Handler>:
    19f0:	b510      	push	{r4, lr}
    19f2:	4b02      	ldr	r3, [pc, #8]	; (19fc <SERCOM1_Handler+0xc>)
    19f4:	685b      	ldr	r3, [r3, #4]
    19f6:	2001      	movs	r0, #1
    19f8:	4798      	blx	r3
    19fa:	bd10      	pop	{r4, pc}
    19fc:	2000034c 	.word	0x2000034c

00001a00 <SERCOM2_Handler>:
    1a00:	b510      	push	{r4, lr}
    1a02:	4b02      	ldr	r3, [pc, #8]	; (1a0c <SERCOM2_Handler+0xc>)
    1a04:	689b      	ldr	r3, [r3, #8]
    1a06:	2002      	movs	r0, #2
    1a08:	4798      	blx	r3
    1a0a:	bd10      	pop	{r4, pc}
    1a0c:	2000034c 	.word	0x2000034c

00001a10 <SERCOM3_Handler>:
    1a10:	b510      	push	{r4, lr}
    1a12:	4b02      	ldr	r3, [pc, #8]	; (1a1c <SERCOM3_Handler+0xc>)
    1a14:	68db      	ldr	r3, [r3, #12]
    1a16:	2003      	movs	r0, #3
    1a18:	4798      	blx	r3
    1a1a:	bd10      	pop	{r4, pc}
    1a1c:	2000034c 	.word	0x2000034c

00001a20 <SERCOM4_Handler>:
    1a20:	b510      	push	{r4, lr}
    1a22:	4b02      	ldr	r3, [pc, #8]	; (1a2c <SERCOM4_Handler+0xc>)
    1a24:	691b      	ldr	r3, [r3, #16]
    1a26:	2004      	movs	r0, #4
    1a28:	4798      	blx	r3
    1a2a:	bd10      	pop	{r4, pc}
    1a2c:	2000034c 	.word	0x2000034c

00001a30 <SERCOM5_Handler>:
    1a30:	b510      	push	{r4, lr}
    1a32:	4b02      	ldr	r3, [pc, #8]	; (1a3c <SERCOM5_Handler+0xc>)
    1a34:	695b      	ldr	r3, [r3, #20]
    1a36:	2005      	movs	r0, #5
    1a38:	4798      	blx	r3
    1a3a:	bd10      	pop	{r4, pc}
    1a3c:	2000034c 	.word	0x2000034c

00001a40 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1a40:	b510      	push	{r4, lr}
	switch (clock_source) {
    1a42:	2808      	cmp	r0, #8
    1a44:	d803      	bhi.n	1a4e <system_clock_source_get_hz+0xe>
    1a46:	0080      	lsls	r0, r0, #2
    1a48:	4b1b      	ldr	r3, [pc, #108]	; (1ab8 <system_clock_source_get_hz+0x78>)
    1a4a:	581b      	ldr	r3, [r3, r0]
    1a4c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1a4e:	2000      	movs	r0, #0
    1a50:	e030      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1a52:	4b1a      	ldr	r3, [pc, #104]	; (1abc <system_clock_source_get_hz+0x7c>)
    1a54:	6918      	ldr	r0, [r3, #16]
    1a56:	e02d      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1a58:	4b19      	ldr	r3, [pc, #100]	; (1ac0 <system_clock_source_get_hz+0x80>)
    1a5a:	6a1b      	ldr	r3, [r3, #32]
    1a5c:	059b      	lsls	r3, r3, #22
    1a5e:	0f9b      	lsrs	r3, r3, #30
    1a60:	4818      	ldr	r0, [pc, #96]	; (1ac4 <system_clock_source_get_hz+0x84>)
    1a62:	40d8      	lsrs	r0, r3
    1a64:	e026      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1a66:	4b15      	ldr	r3, [pc, #84]	; (1abc <system_clock_source_get_hz+0x7c>)
    1a68:	6958      	ldr	r0, [r3, #20]
    1a6a:	e023      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1a6c:	4b13      	ldr	r3, [pc, #76]	; (1abc <system_clock_source_get_hz+0x7c>)
    1a6e:	681b      	ldr	r3, [r3, #0]
			return 0;
    1a70:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1a72:	079b      	lsls	r3, r3, #30
    1a74:	d51e      	bpl.n	1ab4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a76:	4912      	ldr	r1, [pc, #72]	; (1ac0 <system_clock_source_get_hz+0x80>)
    1a78:	2210      	movs	r2, #16
    1a7a:	68cb      	ldr	r3, [r1, #12]
    1a7c:	421a      	tst	r2, r3
    1a7e:	d0fc      	beq.n	1a7a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1a80:	4b0e      	ldr	r3, [pc, #56]	; (1abc <system_clock_source_get_hz+0x7c>)
    1a82:	681b      	ldr	r3, [r3, #0]
    1a84:	075b      	lsls	r3, r3, #29
    1a86:	d401      	bmi.n	1a8c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1a88:	480f      	ldr	r0, [pc, #60]	; (1ac8 <system_clock_source_get_hz+0x88>)
    1a8a:	e013      	b.n	1ab4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1a8c:	2000      	movs	r0, #0
    1a8e:	4b0f      	ldr	r3, [pc, #60]	; (1acc <system_clock_source_get_hz+0x8c>)
    1a90:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1a92:	4b0a      	ldr	r3, [pc, #40]	; (1abc <system_clock_source_get_hz+0x7c>)
    1a94:	689b      	ldr	r3, [r3, #8]
    1a96:	041b      	lsls	r3, r3, #16
    1a98:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1a9a:	4358      	muls	r0, r3
    1a9c:	e00a      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1a9e:	2350      	movs	r3, #80	; 0x50
    1aa0:	4a07      	ldr	r2, [pc, #28]	; (1ac0 <system_clock_source_get_hz+0x80>)
    1aa2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1aa4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1aa6:	075b      	lsls	r3, r3, #29
    1aa8:	d504      	bpl.n	1ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    1aaa:	4b04      	ldr	r3, [pc, #16]	; (1abc <system_clock_source_get_hz+0x7c>)
    1aac:	68d8      	ldr	r0, [r3, #12]
    1aae:	e001      	b.n	1ab4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    1ab0:	2080      	movs	r0, #128	; 0x80
    1ab2:	0200      	lsls	r0, r0, #8
	}
}
    1ab4:	bd10      	pop	{r4, pc}
    1ab6:	46c0      	nop			; (mov r8, r8)
    1ab8:	00002e08 	.word	0x00002e08
    1abc:	20000364 	.word	0x20000364
    1ac0:	40000800 	.word	0x40000800
    1ac4:	007a1200 	.word	0x007a1200
    1ac8:	02dc6c00 	.word	0x02dc6c00
    1acc:	00001ea1 	.word	0x00001ea1

00001ad0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1ad0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1ad2:	490c      	ldr	r1, [pc, #48]	; (1b04 <system_clock_source_osc8m_set_config+0x34>)
    1ad4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1ad6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1ad8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1ada:	7840      	ldrb	r0, [r0, #1]
    1adc:	2201      	movs	r2, #1
    1ade:	4010      	ands	r0, r2
    1ae0:	0180      	lsls	r0, r0, #6
    1ae2:	2640      	movs	r6, #64	; 0x40
    1ae4:	43b3      	bics	r3, r6
    1ae6:	4303      	orrs	r3, r0
    1ae8:	402a      	ands	r2, r5
    1aea:	01d2      	lsls	r2, r2, #7
    1aec:	2080      	movs	r0, #128	; 0x80
    1aee:	4383      	bics	r3, r0
    1af0:	4313      	orrs	r3, r2
    1af2:	2203      	movs	r2, #3
    1af4:	4022      	ands	r2, r4
    1af6:	0212      	lsls	r2, r2, #8
    1af8:	4803      	ldr	r0, [pc, #12]	; (1b08 <system_clock_source_osc8m_set_config+0x38>)
    1afa:	4003      	ands	r3, r0
    1afc:	4313      	orrs	r3, r2
    1afe:	620b      	str	r3, [r1, #32]
}
    1b00:	bd70      	pop	{r4, r5, r6, pc}
    1b02:	46c0      	nop			; (mov r8, r8)
    1b04:	40000800 	.word	0x40000800
    1b08:	fffffcff 	.word	0xfffffcff

00001b0c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1b0c:	2808      	cmp	r0, #8
    1b0e:	d803      	bhi.n	1b18 <system_clock_source_enable+0xc>
    1b10:	0080      	lsls	r0, r0, #2
    1b12:	4b25      	ldr	r3, [pc, #148]	; (1ba8 <system_clock_source_enable+0x9c>)
    1b14:	581b      	ldr	r3, [r3, r0]
    1b16:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1b18:	2017      	movs	r0, #23
    1b1a:	e044      	b.n	1ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1b1c:	4a23      	ldr	r2, [pc, #140]	; (1bac <system_clock_source_enable+0xa0>)
    1b1e:	6a13      	ldr	r3, [r2, #32]
    1b20:	2102      	movs	r1, #2
    1b22:	430b      	orrs	r3, r1
    1b24:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1b26:	2000      	movs	r0, #0
    1b28:	e03d      	b.n	1ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1b2a:	4a20      	ldr	r2, [pc, #128]	; (1bac <system_clock_source_enable+0xa0>)
    1b2c:	6993      	ldr	r3, [r2, #24]
    1b2e:	2102      	movs	r1, #2
    1b30:	430b      	orrs	r3, r1
    1b32:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1b34:	2000      	movs	r0, #0
		break;
    1b36:	e036      	b.n	1ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1b38:	4a1c      	ldr	r2, [pc, #112]	; (1bac <system_clock_source_enable+0xa0>)
    1b3a:	8a13      	ldrh	r3, [r2, #16]
    1b3c:	2102      	movs	r1, #2
    1b3e:	430b      	orrs	r3, r1
    1b40:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1b42:	2000      	movs	r0, #0
		break;
    1b44:	e02f      	b.n	1ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1b46:	4a19      	ldr	r2, [pc, #100]	; (1bac <system_clock_source_enable+0xa0>)
    1b48:	8a93      	ldrh	r3, [r2, #20]
    1b4a:	2102      	movs	r1, #2
    1b4c:	430b      	orrs	r3, r1
    1b4e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1b50:	2000      	movs	r0, #0
		break;
    1b52:	e028      	b.n	1ba6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1b54:	4916      	ldr	r1, [pc, #88]	; (1bb0 <system_clock_source_enable+0xa4>)
    1b56:	680b      	ldr	r3, [r1, #0]
    1b58:	2202      	movs	r2, #2
    1b5a:	4313      	orrs	r3, r2
    1b5c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1b5e:	4b13      	ldr	r3, [pc, #76]	; (1bac <system_clock_source_enable+0xa0>)
    1b60:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1b62:	0019      	movs	r1, r3
    1b64:	320e      	adds	r2, #14
    1b66:	68cb      	ldr	r3, [r1, #12]
    1b68:	421a      	tst	r2, r3
    1b6a:	d0fc      	beq.n	1b66 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1b6c:	4a10      	ldr	r2, [pc, #64]	; (1bb0 <system_clock_source_enable+0xa4>)
    1b6e:	6891      	ldr	r1, [r2, #8]
    1b70:	4b0e      	ldr	r3, [pc, #56]	; (1bac <system_clock_source_enable+0xa0>)
    1b72:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1b74:	6852      	ldr	r2, [r2, #4]
    1b76:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1b78:	2200      	movs	r2, #0
    1b7a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1b7c:	0019      	movs	r1, r3
    1b7e:	3210      	adds	r2, #16
    1b80:	68cb      	ldr	r3, [r1, #12]
    1b82:	421a      	tst	r2, r3
    1b84:	d0fc      	beq.n	1b80 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1b86:	4b0a      	ldr	r3, [pc, #40]	; (1bb0 <system_clock_source_enable+0xa4>)
    1b88:	681b      	ldr	r3, [r3, #0]
    1b8a:	b29b      	uxth	r3, r3
    1b8c:	4a07      	ldr	r2, [pc, #28]	; (1bac <system_clock_source_enable+0xa0>)
    1b8e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1b90:	2000      	movs	r0, #0
    1b92:	e008      	b.n	1ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1b94:	4905      	ldr	r1, [pc, #20]	; (1bac <system_clock_source_enable+0xa0>)
    1b96:	2244      	movs	r2, #68	; 0x44
    1b98:	5c8b      	ldrb	r3, [r1, r2]
    1b9a:	2002      	movs	r0, #2
    1b9c:	4303      	orrs	r3, r0
    1b9e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1ba0:	2000      	movs	r0, #0
		break;
    1ba2:	e000      	b.n	1ba6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1ba4:	2000      	movs	r0, #0
}
    1ba6:	4770      	bx	lr
    1ba8:	00002e2c 	.word	0x00002e2c
    1bac:	40000800 	.word	0x40000800
    1bb0:	20000364 	.word	0x20000364

00001bb4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1bb4:	b530      	push	{r4, r5, lr}
    1bb6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1bb8:	22c2      	movs	r2, #194	; 0xc2
    1bba:	00d2      	lsls	r2, r2, #3
    1bbc:	4b1a      	ldr	r3, [pc, #104]	; (1c28 <system_clock_init+0x74>)
    1bbe:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1bc0:	4a1a      	ldr	r2, [pc, #104]	; (1c2c <system_clock_init+0x78>)
    1bc2:	6853      	ldr	r3, [r2, #4]
    1bc4:	211e      	movs	r1, #30
    1bc6:	438b      	bics	r3, r1
    1bc8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1bca:	2301      	movs	r3, #1
    1bcc:	466a      	mov	r2, sp
    1bce:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1bd0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1bd2:	4d17      	ldr	r5, [pc, #92]	; (1c30 <system_clock_init+0x7c>)
    1bd4:	b2e0      	uxtb	r0, r4
    1bd6:	4669      	mov	r1, sp
    1bd8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1bda:	3401      	adds	r4, #1
    1bdc:	2c25      	cmp	r4, #37	; 0x25
    1bde:	d1f9      	bne.n	1bd4 <system_clock_init+0x20>
	config->run_in_standby  = false;
    1be0:	a803      	add	r0, sp, #12
    1be2:	2400      	movs	r4, #0
    1be4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1be6:	2501      	movs	r5, #1
    1be8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1bea:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1bec:	4b11      	ldr	r3, [pc, #68]	; (1c34 <system_clock_init+0x80>)
    1bee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1bf0:	2006      	movs	r0, #6
    1bf2:	4b11      	ldr	r3, [pc, #68]	; (1c38 <system_clock_init+0x84>)
    1bf4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1bf6:	4b11      	ldr	r3, [pc, #68]	; (1c3c <system_clock_init+0x88>)
    1bf8:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    1bfa:	4b11      	ldr	r3, [pc, #68]	; (1c40 <system_clock_init+0x8c>)
    1bfc:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1bfe:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1c00:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1c02:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1c04:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1c06:	466b      	mov	r3, sp
    1c08:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1c0a:	2306      	movs	r3, #6
    1c0c:	466a      	mov	r2, sp
    1c0e:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1c10:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1c12:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1c14:	4669      	mov	r1, sp
    1c16:	2000      	movs	r0, #0
    1c18:	4b0a      	ldr	r3, [pc, #40]	; (1c44 <system_clock_init+0x90>)
    1c1a:	4798      	blx	r3
    1c1c:	2000      	movs	r0, #0
    1c1e:	4b0a      	ldr	r3, [pc, #40]	; (1c48 <system_clock_init+0x94>)
    1c20:	4798      	blx	r3
#endif
}
    1c22:	b005      	add	sp, #20
    1c24:	bd30      	pop	{r4, r5, pc}
    1c26:	46c0      	nop			; (mov r8, r8)
    1c28:	40000800 	.word	0x40000800
    1c2c:	41004000 	.word	0x41004000
    1c30:	00001e85 	.word	0x00001e85
    1c34:	00001ad1 	.word	0x00001ad1
    1c38:	00001b0d 	.word	0x00001b0d
    1c3c:	00001c4d 	.word	0x00001c4d
    1c40:	40000400 	.word	0x40000400
    1c44:	00001c71 	.word	0x00001c71
    1c48:	00001d29 	.word	0x00001d29

00001c4c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1c4c:	4a06      	ldr	r2, [pc, #24]	; (1c68 <system_gclk_init+0x1c>)
    1c4e:	6993      	ldr	r3, [r2, #24]
    1c50:	2108      	movs	r1, #8
    1c52:	430b      	orrs	r3, r1
    1c54:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1c56:	2201      	movs	r2, #1
    1c58:	4b04      	ldr	r3, [pc, #16]	; (1c6c <system_gclk_init+0x20>)
    1c5a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1c5c:	0019      	movs	r1, r3
    1c5e:	780b      	ldrb	r3, [r1, #0]
    1c60:	4213      	tst	r3, r2
    1c62:	d1fc      	bne.n	1c5e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1c64:	4770      	bx	lr
    1c66:	46c0      	nop			; (mov r8, r8)
    1c68:	40000400 	.word	0x40000400
    1c6c:	40000c00 	.word	0x40000c00

00001c70 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1c70:	b570      	push	{r4, r5, r6, lr}
    1c72:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1c74:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1c76:	780d      	ldrb	r5, [r1, #0]
    1c78:	022d      	lsls	r5, r5, #8
    1c7a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1c7c:	784b      	ldrb	r3, [r1, #1]
    1c7e:	2b00      	cmp	r3, #0
    1c80:	d002      	beq.n	1c88 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1c82:	2380      	movs	r3, #128	; 0x80
    1c84:	02db      	lsls	r3, r3, #11
    1c86:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1c88:	7a4b      	ldrb	r3, [r1, #9]
    1c8a:	2b00      	cmp	r3, #0
    1c8c:	d002      	beq.n	1c94 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1c8e:	2380      	movs	r3, #128	; 0x80
    1c90:	031b      	lsls	r3, r3, #12
    1c92:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1c94:	6848      	ldr	r0, [r1, #4]
    1c96:	2801      	cmp	r0, #1
    1c98:	d910      	bls.n	1cbc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1c9a:	1e43      	subs	r3, r0, #1
    1c9c:	4218      	tst	r0, r3
    1c9e:	d134      	bne.n	1d0a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1ca0:	2802      	cmp	r0, #2
    1ca2:	d930      	bls.n	1d06 <system_gclk_gen_set_config+0x96>
    1ca4:	2302      	movs	r3, #2
    1ca6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1ca8:	3201      	adds	r2, #1
						mask <<= 1) {
    1caa:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1cac:	4298      	cmp	r0, r3
    1cae:	d8fb      	bhi.n	1ca8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1cb0:	0212      	lsls	r2, r2, #8
    1cb2:	4332      	orrs	r2, r6
    1cb4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1cb6:	2380      	movs	r3, #128	; 0x80
    1cb8:	035b      	lsls	r3, r3, #13
    1cba:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1cbc:	7a0b      	ldrb	r3, [r1, #8]
    1cbe:	2b00      	cmp	r3, #0
    1cc0:	d002      	beq.n	1cc8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1cc2:	2380      	movs	r3, #128	; 0x80
    1cc4:	039b      	lsls	r3, r3, #14
    1cc6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cc8:	4a13      	ldr	r2, [pc, #76]	; (1d18 <system_gclk_gen_set_config+0xa8>)
    1cca:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1ccc:	b25b      	sxtb	r3, r3
    1cce:	2b00      	cmp	r3, #0
    1cd0:	dbfb      	blt.n	1cca <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1cd2:	4b12      	ldr	r3, [pc, #72]	; (1d1c <system_gclk_gen_set_config+0xac>)
    1cd4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1cd6:	4b12      	ldr	r3, [pc, #72]	; (1d20 <system_gclk_gen_set_config+0xb0>)
    1cd8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cda:	4a0f      	ldr	r2, [pc, #60]	; (1d18 <system_gclk_gen_set_config+0xa8>)
    1cdc:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1cde:	b25b      	sxtb	r3, r3
    1ce0:	2b00      	cmp	r3, #0
    1ce2:	dbfb      	blt.n	1cdc <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1ce4:	4b0c      	ldr	r3, [pc, #48]	; (1d18 <system_gclk_gen_set_config+0xa8>)
    1ce6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ce8:	001a      	movs	r2, r3
    1cea:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1cec:	b25b      	sxtb	r3, r3
    1cee:	2b00      	cmp	r3, #0
    1cf0:	dbfb      	blt.n	1cea <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1cf2:	4a09      	ldr	r2, [pc, #36]	; (1d18 <system_gclk_gen_set_config+0xa8>)
    1cf4:	6853      	ldr	r3, [r2, #4]
    1cf6:	2180      	movs	r1, #128	; 0x80
    1cf8:	0249      	lsls	r1, r1, #9
    1cfa:	400b      	ands	r3, r1
    1cfc:	431d      	orrs	r5, r3
    1cfe:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1d00:	4b08      	ldr	r3, [pc, #32]	; (1d24 <system_gclk_gen_set_config+0xb4>)
    1d02:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d04:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1d06:	2200      	movs	r2, #0
    1d08:	e7d2      	b.n	1cb0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1d0a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1d0c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1d0e:	2380      	movs	r3, #128	; 0x80
    1d10:	029b      	lsls	r3, r3, #10
    1d12:	431d      	orrs	r5, r3
    1d14:	e7d2      	b.n	1cbc <system_gclk_gen_set_config+0x4c>
    1d16:	46c0      	nop			; (mov r8, r8)
    1d18:	40000c00 	.word	0x40000c00
    1d1c:	00001681 	.word	0x00001681
    1d20:	40000c08 	.word	0x40000c08
    1d24:	000016c1 	.word	0x000016c1

00001d28 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1d28:	b510      	push	{r4, lr}
    1d2a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d2c:	4a0b      	ldr	r2, [pc, #44]	; (1d5c <system_gclk_gen_enable+0x34>)
    1d2e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d30:	b25b      	sxtb	r3, r3
    1d32:	2b00      	cmp	r3, #0
    1d34:	dbfb      	blt.n	1d2e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1d36:	4b0a      	ldr	r3, [pc, #40]	; (1d60 <system_gclk_gen_enable+0x38>)
    1d38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1d3a:	4b0a      	ldr	r3, [pc, #40]	; (1d64 <system_gclk_gen_enable+0x3c>)
    1d3c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d3e:	4a07      	ldr	r2, [pc, #28]	; (1d5c <system_gclk_gen_enable+0x34>)
    1d40:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d42:	b25b      	sxtb	r3, r3
    1d44:	2b00      	cmp	r3, #0
    1d46:	dbfb      	blt.n	1d40 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1d48:	4a04      	ldr	r2, [pc, #16]	; (1d5c <system_gclk_gen_enable+0x34>)
    1d4a:	6851      	ldr	r1, [r2, #4]
    1d4c:	2380      	movs	r3, #128	; 0x80
    1d4e:	025b      	lsls	r3, r3, #9
    1d50:	430b      	orrs	r3, r1
    1d52:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1d54:	4b04      	ldr	r3, [pc, #16]	; (1d68 <system_gclk_gen_enable+0x40>)
    1d56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d58:	bd10      	pop	{r4, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)
    1d5c:	40000c00 	.word	0x40000c00
    1d60:	00001681 	.word	0x00001681
    1d64:	40000c04 	.word	0x40000c04
    1d68:	000016c1 	.word	0x000016c1

00001d6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1d6c:	b570      	push	{r4, r5, r6, lr}
    1d6e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d70:	4a1a      	ldr	r2, [pc, #104]	; (1ddc <system_gclk_gen_get_hz+0x70>)
    1d72:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d74:	b25b      	sxtb	r3, r3
    1d76:	2b00      	cmp	r3, #0
    1d78:	dbfb      	blt.n	1d72 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1d7a:	4b19      	ldr	r3, [pc, #100]	; (1de0 <system_gclk_gen_get_hz+0x74>)
    1d7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1d7e:	4b19      	ldr	r3, [pc, #100]	; (1de4 <system_gclk_gen_get_hz+0x78>)
    1d80:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d82:	4a16      	ldr	r2, [pc, #88]	; (1ddc <system_gclk_gen_get_hz+0x70>)
    1d84:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1d86:	b25b      	sxtb	r3, r3
    1d88:	2b00      	cmp	r3, #0
    1d8a:	dbfb      	blt.n	1d84 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1d8c:	4e13      	ldr	r6, [pc, #76]	; (1ddc <system_gclk_gen_get_hz+0x70>)
    1d8e:	6870      	ldr	r0, [r6, #4]
    1d90:	04c0      	lsls	r0, r0, #19
    1d92:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1d94:	4b14      	ldr	r3, [pc, #80]	; (1de8 <system_gclk_gen_get_hz+0x7c>)
    1d96:	4798      	blx	r3
    1d98:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1d9a:	4b12      	ldr	r3, [pc, #72]	; (1de4 <system_gclk_gen_get_hz+0x78>)
    1d9c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1d9e:	6876      	ldr	r6, [r6, #4]
    1da0:	02f6      	lsls	r6, r6, #11
    1da2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1da4:	4b11      	ldr	r3, [pc, #68]	; (1dec <system_gclk_gen_get_hz+0x80>)
    1da6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1da8:	4a0c      	ldr	r2, [pc, #48]	; (1ddc <system_gclk_gen_get_hz+0x70>)
    1daa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1dac:	b25b      	sxtb	r3, r3
    1dae:	2b00      	cmp	r3, #0
    1db0:	dbfb      	blt.n	1daa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1db2:	4b0a      	ldr	r3, [pc, #40]	; (1ddc <system_gclk_gen_get_hz+0x70>)
    1db4:	689c      	ldr	r4, [r3, #8]
    1db6:	0224      	lsls	r4, r4, #8
    1db8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1dba:	4b0d      	ldr	r3, [pc, #52]	; (1df0 <system_gclk_gen_get_hz+0x84>)
    1dbc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1dbe:	2e00      	cmp	r6, #0
    1dc0:	d107      	bne.n	1dd2 <system_gclk_gen_get_hz+0x66>
    1dc2:	2c01      	cmp	r4, #1
    1dc4:	d907      	bls.n	1dd6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1dc6:	0021      	movs	r1, r4
    1dc8:	0028      	movs	r0, r5
    1dca:	4b0a      	ldr	r3, [pc, #40]	; (1df4 <system_gclk_gen_get_hz+0x88>)
    1dcc:	4798      	blx	r3
    1dce:	0005      	movs	r5, r0
    1dd0:	e001      	b.n	1dd6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1dd2:	3401      	adds	r4, #1
    1dd4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1dd6:	0028      	movs	r0, r5
    1dd8:	bd70      	pop	{r4, r5, r6, pc}
    1dda:	46c0      	nop			; (mov r8, r8)
    1ddc:	40000c00 	.word	0x40000c00
    1de0:	00001681 	.word	0x00001681
    1de4:	40000c04 	.word	0x40000c04
    1de8:	00001a41 	.word	0x00001a41
    1dec:	40000c08 	.word	0x40000c08
    1df0:	000016c1 	.word	0x000016c1
    1df4:	00002119 	.word	0x00002119

00001df8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1df8:	b510      	push	{r4, lr}
    1dfa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1dfc:	4b06      	ldr	r3, [pc, #24]	; (1e18 <system_gclk_chan_enable+0x20>)
    1dfe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1e00:	4b06      	ldr	r3, [pc, #24]	; (1e1c <system_gclk_chan_enable+0x24>)
    1e02:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1e04:	4a06      	ldr	r2, [pc, #24]	; (1e20 <system_gclk_chan_enable+0x28>)
    1e06:	8853      	ldrh	r3, [r2, #2]
    1e08:	2180      	movs	r1, #128	; 0x80
    1e0a:	01c9      	lsls	r1, r1, #7
    1e0c:	430b      	orrs	r3, r1
    1e0e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1e10:	4b04      	ldr	r3, [pc, #16]	; (1e24 <system_gclk_chan_enable+0x2c>)
    1e12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1e14:	bd10      	pop	{r4, pc}
    1e16:	46c0      	nop			; (mov r8, r8)
    1e18:	00001681 	.word	0x00001681
    1e1c:	40000c02 	.word	0x40000c02
    1e20:	40000c00 	.word	0x40000c00
    1e24:	000016c1 	.word	0x000016c1

00001e28 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1e28:	b510      	push	{r4, lr}
    1e2a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1e2c:	4b0f      	ldr	r3, [pc, #60]	; (1e6c <system_gclk_chan_disable+0x44>)
    1e2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1e30:	4b0f      	ldr	r3, [pc, #60]	; (1e70 <system_gclk_chan_disable+0x48>)
    1e32:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1e34:	4a0f      	ldr	r2, [pc, #60]	; (1e74 <system_gclk_chan_disable+0x4c>)
    1e36:	8853      	ldrh	r3, [r2, #2]
    1e38:	051b      	lsls	r3, r3, #20
    1e3a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1e3c:	8853      	ldrh	r3, [r2, #2]
    1e3e:	490e      	ldr	r1, [pc, #56]	; (1e78 <system_gclk_chan_disable+0x50>)
    1e40:	400b      	ands	r3, r1
    1e42:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1e44:	8853      	ldrh	r3, [r2, #2]
    1e46:	490d      	ldr	r1, [pc, #52]	; (1e7c <system_gclk_chan_disable+0x54>)
    1e48:	400b      	ands	r3, r1
    1e4a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1e4c:	0011      	movs	r1, r2
    1e4e:	2280      	movs	r2, #128	; 0x80
    1e50:	01d2      	lsls	r2, r2, #7
    1e52:	884b      	ldrh	r3, [r1, #2]
    1e54:	4213      	tst	r3, r2
    1e56:	d1fc      	bne.n	1e52 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1e58:	4906      	ldr	r1, [pc, #24]	; (1e74 <system_gclk_chan_disable+0x4c>)
    1e5a:	884a      	ldrh	r2, [r1, #2]
    1e5c:	0203      	lsls	r3, r0, #8
    1e5e:	4806      	ldr	r0, [pc, #24]	; (1e78 <system_gclk_chan_disable+0x50>)
    1e60:	4002      	ands	r2, r0
    1e62:	4313      	orrs	r3, r2
    1e64:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1e66:	4b06      	ldr	r3, [pc, #24]	; (1e80 <system_gclk_chan_disable+0x58>)
    1e68:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1e6a:	bd10      	pop	{r4, pc}
    1e6c:	00001681 	.word	0x00001681
    1e70:	40000c02 	.word	0x40000c02
    1e74:	40000c00 	.word	0x40000c00
    1e78:	fffff0ff 	.word	0xfffff0ff
    1e7c:	ffffbfff 	.word	0xffffbfff
    1e80:	000016c1 	.word	0x000016c1

00001e84 <system_gclk_chan_set_config>:
{
    1e84:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1e86:	780c      	ldrb	r4, [r1, #0]
    1e88:	0224      	lsls	r4, r4, #8
    1e8a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1e8c:	4b02      	ldr	r3, [pc, #8]	; (1e98 <system_gclk_chan_set_config+0x14>)
    1e8e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1e90:	b2a4      	uxth	r4, r4
    1e92:	4b02      	ldr	r3, [pc, #8]	; (1e9c <system_gclk_chan_set_config+0x18>)
    1e94:	805c      	strh	r4, [r3, #2]
}
    1e96:	bd10      	pop	{r4, pc}
    1e98:	00001e29 	.word	0x00001e29
    1e9c:	40000c00 	.word	0x40000c00

00001ea0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1ea0:	b510      	push	{r4, lr}
    1ea2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1ea4:	4b06      	ldr	r3, [pc, #24]	; (1ec0 <system_gclk_chan_get_hz+0x20>)
    1ea6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ea8:	4b06      	ldr	r3, [pc, #24]	; (1ec4 <system_gclk_chan_get_hz+0x24>)
    1eaa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1eac:	4b06      	ldr	r3, [pc, #24]	; (1ec8 <system_gclk_chan_get_hz+0x28>)
    1eae:	885c      	ldrh	r4, [r3, #2]
    1eb0:	0524      	lsls	r4, r4, #20
    1eb2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1eb4:	4b05      	ldr	r3, [pc, #20]	; (1ecc <system_gclk_chan_get_hz+0x2c>)
    1eb6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1eb8:	0020      	movs	r0, r4
    1eba:	4b05      	ldr	r3, [pc, #20]	; (1ed0 <system_gclk_chan_get_hz+0x30>)
    1ebc:	4798      	blx	r3
}
    1ebe:	bd10      	pop	{r4, pc}
    1ec0:	00001681 	.word	0x00001681
    1ec4:	40000c02 	.word	0x40000c02
    1ec8:	40000c00 	.word	0x40000c00
    1ecc:	000016c1 	.word	0x000016c1
    1ed0:	00001d6d 	.word	0x00001d6d

00001ed4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1ed4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1ed6:	78d3      	ldrb	r3, [r2, #3]
    1ed8:	2b00      	cmp	r3, #0
    1eda:	d135      	bne.n	1f48 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1edc:	7813      	ldrb	r3, [r2, #0]
    1ede:	2b80      	cmp	r3, #128	; 0x80
    1ee0:	d029      	beq.n	1f36 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1ee2:	061b      	lsls	r3, r3, #24
    1ee4:	2480      	movs	r4, #128	; 0x80
    1ee6:	0264      	lsls	r4, r4, #9
    1ee8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1eea:	7854      	ldrb	r4, [r2, #1]
    1eec:	2502      	movs	r5, #2
    1eee:	43ac      	bics	r4, r5
    1ef0:	d106      	bne.n	1f00 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1ef2:	7894      	ldrb	r4, [r2, #2]
    1ef4:	2c00      	cmp	r4, #0
    1ef6:	d120      	bne.n	1f3a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1ef8:	2480      	movs	r4, #128	; 0x80
    1efa:	02a4      	lsls	r4, r4, #10
    1efc:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1efe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1f00:	7854      	ldrb	r4, [r2, #1]
    1f02:	3c01      	subs	r4, #1
    1f04:	2c01      	cmp	r4, #1
    1f06:	d91c      	bls.n	1f42 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1f08:	040d      	lsls	r5, r1, #16
    1f0a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1f0c:	24a0      	movs	r4, #160	; 0xa0
    1f0e:	05e4      	lsls	r4, r4, #23
    1f10:	432c      	orrs	r4, r5
    1f12:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f14:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1f16:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1f18:	24d0      	movs	r4, #208	; 0xd0
    1f1a:	0624      	lsls	r4, r4, #24
    1f1c:	432c      	orrs	r4, r5
    1f1e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f20:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1f22:	78d4      	ldrb	r4, [r2, #3]
    1f24:	2c00      	cmp	r4, #0
    1f26:	d122      	bne.n	1f6e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1f28:	035b      	lsls	r3, r3, #13
    1f2a:	d51c      	bpl.n	1f66 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1f2c:	7893      	ldrb	r3, [r2, #2]
    1f2e:	2b01      	cmp	r3, #1
    1f30:	d01e      	beq.n	1f70 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1f32:	6141      	str	r1, [r0, #20]
    1f34:	e017      	b.n	1f66 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1f36:	2300      	movs	r3, #0
    1f38:	e7d7      	b.n	1eea <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1f3a:	24c0      	movs	r4, #192	; 0xc0
    1f3c:	02e4      	lsls	r4, r4, #11
    1f3e:	4323      	orrs	r3, r4
    1f40:	e7dd      	b.n	1efe <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1f42:	4c0d      	ldr	r4, [pc, #52]	; (1f78 <_system_pinmux_config+0xa4>)
    1f44:	4023      	ands	r3, r4
    1f46:	e7df      	b.n	1f08 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1f48:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1f4a:	040c      	lsls	r4, r1, #16
    1f4c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1f4e:	23a0      	movs	r3, #160	; 0xa0
    1f50:	05db      	lsls	r3, r3, #23
    1f52:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f54:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1f56:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1f58:	23d0      	movs	r3, #208	; 0xd0
    1f5a:	061b      	lsls	r3, r3, #24
    1f5c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1f5e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1f60:	78d3      	ldrb	r3, [r2, #3]
    1f62:	2b00      	cmp	r3, #0
    1f64:	d103      	bne.n	1f6e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1f66:	7853      	ldrb	r3, [r2, #1]
    1f68:	3b01      	subs	r3, #1
    1f6a:	2b01      	cmp	r3, #1
    1f6c:	d902      	bls.n	1f74 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1f6e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1f70:	6181      	str	r1, [r0, #24]
    1f72:	e7f8      	b.n	1f66 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1f74:	6081      	str	r1, [r0, #8]
}
    1f76:	e7fa      	b.n	1f6e <_system_pinmux_config+0x9a>
    1f78:	fffbffff 	.word	0xfffbffff

00001f7c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1f7c:	b510      	push	{r4, lr}
    1f7e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    1f80:	09c1      	lsrs	r1, r0, #7
		return NULL;
    1f82:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1f84:	2900      	cmp	r1, #0
    1f86:	d104      	bne.n	1f92 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1f88:	0943      	lsrs	r3, r0, #5
    1f8a:	01db      	lsls	r3, r3, #7
    1f8c:	4905      	ldr	r1, [pc, #20]	; (1fa4 <system_pinmux_pin_set_config+0x28>)
    1f8e:	468c      	mov	ip, r1
    1f90:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1f92:	241f      	movs	r4, #31
    1f94:	4020      	ands	r0, r4
    1f96:	2101      	movs	r1, #1
    1f98:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1f9a:	0018      	movs	r0, r3
    1f9c:	4b02      	ldr	r3, [pc, #8]	; (1fa8 <system_pinmux_pin_set_config+0x2c>)
    1f9e:	4798      	blx	r3
}
    1fa0:	bd10      	pop	{r4, pc}
    1fa2:	46c0      	nop			; (mov r8, r8)
    1fa4:	41004400 	.word	0x41004400
    1fa8:	00001ed5 	.word	0x00001ed5

00001fac <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1fac:	4770      	bx	lr
	...

00001fb0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1fb0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1fb2:	4b05      	ldr	r3, [pc, #20]	; (1fc8 <system_init+0x18>)
    1fb4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1fb6:	4b05      	ldr	r3, [pc, #20]	; (1fcc <system_init+0x1c>)
    1fb8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1fba:	4b05      	ldr	r3, [pc, #20]	; (1fd0 <system_init+0x20>)
    1fbc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1fbe:	4b05      	ldr	r3, [pc, #20]	; (1fd4 <system_init+0x24>)
    1fc0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1fc2:	4b05      	ldr	r3, [pc, #20]	; (1fd8 <system_init+0x28>)
    1fc4:	4798      	blx	r3
}
    1fc6:	bd10      	pop	{r4, pc}
    1fc8:	00001bb5 	.word	0x00001bb5
    1fcc:	000016f1 	.word	0x000016f1
    1fd0:	00001fad 	.word	0x00001fad
    1fd4:	00001fad 	.word	0x00001fad
    1fd8:	00001fad 	.word	0x00001fad

00001fdc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1fdc:	e7fe      	b.n	1fdc <Dummy_Handler>
	...

00001fe0 <Reset_Handler>:
{
    1fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1fe2:	4a2a      	ldr	r2, [pc, #168]	; (208c <STACK_SIZE+0x8c>)
    1fe4:	4b2a      	ldr	r3, [pc, #168]	; (2090 <STACK_SIZE+0x90>)
    1fe6:	429a      	cmp	r2, r3
    1fe8:	d011      	beq.n	200e <STACK_SIZE+0xe>
                for (; pDest < &_erelocate;) {
    1fea:	001a      	movs	r2, r3
    1fec:	4b29      	ldr	r3, [pc, #164]	; (2094 <STACK_SIZE+0x94>)
    1fee:	429a      	cmp	r2, r3
    1ff0:	d20d      	bcs.n	200e <STACK_SIZE+0xe>
    1ff2:	4a29      	ldr	r2, [pc, #164]	; (2098 <STACK_SIZE+0x98>)
    1ff4:	3303      	adds	r3, #3
    1ff6:	1a9b      	subs	r3, r3, r2
    1ff8:	089b      	lsrs	r3, r3, #2
    1ffa:	3301      	adds	r3, #1
    1ffc:	009b      	lsls	r3, r3, #2
    1ffe:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2000:	4823      	ldr	r0, [pc, #140]	; (2090 <STACK_SIZE+0x90>)
    2002:	4922      	ldr	r1, [pc, #136]	; (208c <STACK_SIZE+0x8c>)
    2004:	588c      	ldr	r4, [r1, r2]
    2006:	5084      	str	r4, [r0, r2]
    2008:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    200a:	429a      	cmp	r2, r3
    200c:	d1fa      	bne.n	2004 <STACK_SIZE+0x4>
        for (pDest = &_szero; pDest < &_ezero;) {
    200e:	4a23      	ldr	r2, [pc, #140]	; (209c <STACK_SIZE+0x9c>)
    2010:	4b23      	ldr	r3, [pc, #140]	; (20a0 <STACK_SIZE+0xa0>)
    2012:	429a      	cmp	r2, r3
    2014:	d20a      	bcs.n	202c <STACK_SIZE+0x2c>
    2016:	43d3      	mvns	r3, r2
    2018:	4921      	ldr	r1, [pc, #132]	; (20a0 <STACK_SIZE+0xa0>)
    201a:	185b      	adds	r3, r3, r1
    201c:	2103      	movs	r1, #3
    201e:	438b      	bics	r3, r1
    2020:	3304      	adds	r3, #4
    2022:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2024:	2100      	movs	r1, #0
    2026:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2028:	4293      	cmp	r3, r2
    202a:	d1fc      	bne.n	2026 <STACK_SIZE+0x26>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    202c:	4a1d      	ldr	r2, [pc, #116]	; (20a4 <STACK_SIZE+0xa4>)
    202e:	21ff      	movs	r1, #255	; 0xff
    2030:	4b1d      	ldr	r3, [pc, #116]	; (20a8 <STACK_SIZE+0xa8>)
    2032:	438b      	bics	r3, r1
    2034:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2036:	39fd      	subs	r1, #253	; 0xfd
    2038:	2390      	movs	r3, #144	; 0x90
    203a:	005b      	lsls	r3, r3, #1
    203c:	4a1b      	ldr	r2, [pc, #108]	; (20ac <STACK_SIZE+0xac>)
    203e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2040:	4a1b      	ldr	r2, [pc, #108]	; (20b0 <STACK_SIZE+0xb0>)
    2042:	78d3      	ldrb	r3, [r2, #3]
    2044:	2503      	movs	r5, #3
    2046:	43ab      	bics	r3, r5
    2048:	2402      	movs	r4, #2
    204a:	4323      	orrs	r3, r4
    204c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    204e:	78d3      	ldrb	r3, [r2, #3]
    2050:	270c      	movs	r7, #12
    2052:	43bb      	bics	r3, r7
    2054:	2608      	movs	r6, #8
    2056:	4333      	orrs	r3, r6
    2058:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    205a:	4b16      	ldr	r3, [pc, #88]	; (20b4 <STACK_SIZE+0xb4>)
    205c:	7b98      	ldrb	r0, [r3, #14]
    205e:	2230      	movs	r2, #48	; 0x30
    2060:	4390      	bics	r0, r2
    2062:	2220      	movs	r2, #32
    2064:	4310      	orrs	r0, r2
    2066:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2068:	7b99      	ldrb	r1, [r3, #14]
    206a:	43b9      	bics	r1, r7
    206c:	4331      	orrs	r1, r6
    206e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2070:	7b9a      	ldrb	r2, [r3, #14]
    2072:	43aa      	bics	r2, r5
    2074:	4322      	orrs	r2, r4
    2076:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2078:	4a0f      	ldr	r2, [pc, #60]	; (20b8 <STACK_SIZE+0xb8>)
    207a:	6853      	ldr	r3, [r2, #4]
    207c:	2180      	movs	r1, #128	; 0x80
    207e:	430b      	orrs	r3, r1
    2080:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2082:	4b0e      	ldr	r3, [pc, #56]	; (20bc <STACK_SIZE+0xbc>)
    2084:	4798      	blx	r3
        main();
    2086:	4b0e      	ldr	r3, [pc, #56]	; (20c0 <STACK_SIZE+0xc0>)
    2088:	4798      	blx	r3
    208a:	e7fe      	b.n	208a <STACK_SIZE+0x8a>
    208c:	00002f04 	.word	0x00002f04
    2090:	20000000 	.word	0x20000000
    2094:	200000b0 	.word	0x200000b0
    2098:	20000004 	.word	0x20000004
    209c:	200000b0 	.word	0x200000b0
    20a0:	2000049c 	.word	0x2000049c
    20a4:	e000ed00 	.word	0xe000ed00
    20a8:	00000000 	.word	0x00000000
    20ac:	41007000 	.word	0x41007000
    20b0:	41005000 	.word	0x41005000
    20b4:	41004800 	.word	0x41004800
    20b8:	41004000 	.word	0x41004000
    20bc:	00002231 	.word	0x00002231
    20c0:	000020e9 	.word	0x000020e9

000020c4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    20c4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    20c6:	4a06      	ldr	r2, [pc, #24]	; (20e0 <_sbrk+0x1c>)
    20c8:	6812      	ldr	r2, [r2, #0]
    20ca:	2a00      	cmp	r2, #0
    20cc:	d004      	beq.n	20d8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    20ce:	4a04      	ldr	r2, [pc, #16]	; (20e0 <_sbrk+0x1c>)
    20d0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    20d2:	18c3      	adds	r3, r0, r3
    20d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    20d6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    20d8:	4902      	ldr	r1, [pc, #8]	; (20e4 <_sbrk+0x20>)
    20da:	4a01      	ldr	r2, [pc, #4]	; (20e0 <_sbrk+0x1c>)
    20dc:	6011      	str	r1, [r2, #0]
    20de:	e7f6      	b.n	20ce <_sbrk+0xa>
    20e0:	2000037c 	.word	0x2000037c
    20e4:	200024a0 	.word	0x200024a0

000020e8 <main>:
#define bt2 BUTTON_2_PIN
#define l1  LED_1_PIN
#define l3  LED_3_PIN

int main(void)
{
    20e8:	b510      	push	{r4, lr}
    20ea:	b088      	sub	sp, #32
	//Inicializa
	system_init();
    20ec:	4b07      	ldr	r3, [pc, #28]	; (210c <main+0x24>)
    20ee:	4798      	blx	r3
	
	struct gfx_mono_spinctrl_spincollection spinners;
	
	//Configura o display OLED.
	init_OLED_display(&spinners);
    20f0:	a804      	add	r0, sp, #16
    20f2:	4b07      	ldr	r3, [pc, #28]	; (2110 <main+0x28>)
    20f4:	4798      	blx	r3
	int16_t tmp[5];
	
	while(1){
			gfx_mono_spinctrl_spincollection_process_key(&spinners, GFX_MONO_SPINCTRL_KEYCODE_DOWN, tmp);
    20f6:	4c07      	ldr	r4, [pc, #28]	; (2114 <main+0x2c>)
    20f8:	aa01      	add	r2, sp, #4
    20fa:	2128      	movs	r1, #40	; 0x28
    20fc:	a804      	add	r0, sp, #16
    20fe:	47a0      	blx	r4
			gfx_mono_spinctrl_spincollection_process_key(&spinners, GFX_MONO_SPINCTRL_KEYCODE_ENTER, tmp);
    2100:	aa01      	add	r2, sp, #4
    2102:	210d      	movs	r1, #13
    2104:	a804      	add	r0, sp, #16
    2106:	47a0      	blx	r4
    2108:	e7f6      	b.n	20f8 <main+0x10>
    210a:	46c0      	nop			; (mov r8, r8)
    210c:	00001fb1 	.word	0x00001fb1
    2110:	00000c65 	.word	0x00000c65
    2114:	0000129d 	.word	0x0000129d

00002118 <__udivsi3>:
    2118:	2200      	movs	r2, #0
    211a:	0843      	lsrs	r3, r0, #1
    211c:	428b      	cmp	r3, r1
    211e:	d374      	bcc.n	220a <__udivsi3+0xf2>
    2120:	0903      	lsrs	r3, r0, #4
    2122:	428b      	cmp	r3, r1
    2124:	d35f      	bcc.n	21e6 <__udivsi3+0xce>
    2126:	0a03      	lsrs	r3, r0, #8
    2128:	428b      	cmp	r3, r1
    212a:	d344      	bcc.n	21b6 <__udivsi3+0x9e>
    212c:	0b03      	lsrs	r3, r0, #12
    212e:	428b      	cmp	r3, r1
    2130:	d328      	bcc.n	2184 <__udivsi3+0x6c>
    2132:	0c03      	lsrs	r3, r0, #16
    2134:	428b      	cmp	r3, r1
    2136:	d30d      	bcc.n	2154 <__udivsi3+0x3c>
    2138:	22ff      	movs	r2, #255	; 0xff
    213a:	0209      	lsls	r1, r1, #8
    213c:	ba12      	rev	r2, r2
    213e:	0c03      	lsrs	r3, r0, #16
    2140:	428b      	cmp	r3, r1
    2142:	d302      	bcc.n	214a <__udivsi3+0x32>
    2144:	1212      	asrs	r2, r2, #8
    2146:	0209      	lsls	r1, r1, #8
    2148:	d065      	beq.n	2216 <__udivsi3+0xfe>
    214a:	0b03      	lsrs	r3, r0, #12
    214c:	428b      	cmp	r3, r1
    214e:	d319      	bcc.n	2184 <__udivsi3+0x6c>
    2150:	e000      	b.n	2154 <__udivsi3+0x3c>
    2152:	0a09      	lsrs	r1, r1, #8
    2154:	0bc3      	lsrs	r3, r0, #15
    2156:	428b      	cmp	r3, r1
    2158:	d301      	bcc.n	215e <__udivsi3+0x46>
    215a:	03cb      	lsls	r3, r1, #15
    215c:	1ac0      	subs	r0, r0, r3
    215e:	4152      	adcs	r2, r2
    2160:	0b83      	lsrs	r3, r0, #14
    2162:	428b      	cmp	r3, r1
    2164:	d301      	bcc.n	216a <__udivsi3+0x52>
    2166:	038b      	lsls	r3, r1, #14
    2168:	1ac0      	subs	r0, r0, r3
    216a:	4152      	adcs	r2, r2
    216c:	0b43      	lsrs	r3, r0, #13
    216e:	428b      	cmp	r3, r1
    2170:	d301      	bcc.n	2176 <__udivsi3+0x5e>
    2172:	034b      	lsls	r3, r1, #13
    2174:	1ac0      	subs	r0, r0, r3
    2176:	4152      	adcs	r2, r2
    2178:	0b03      	lsrs	r3, r0, #12
    217a:	428b      	cmp	r3, r1
    217c:	d301      	bcc.n	2182 <__udivsi3+0x6a>
    217e:	030b      	lsls	r3, r1, #12
    2180:	1ac0      	subs	r0, r0, r3
    2182:	4152      	adcs	r2, r2
    2184:	0ac3      	lsrs	r3, r0, #11
    2186:	428b      	cmp	r3, r1
    2188:	d301      	bcc.n	218e <__udivsi3+0x76>
    218a:	02cb      	lsls	r3, r1, #11
    218c:	1ac0      	subs	r0, r0, r3
    218e:	4152      	adcs	r2, r2
    2190:	0a83      	lsrs	r3, r0, #10
    2192:	428b      	cmp	r3, r1
    2194:	d301      	bcc.n	219a <__udivsi3+0x82>
    2196:	028b      	lsls	r3, r1, #10
    2198:	1ac0      	subs	r0, r0, r3
    219a:	4152      	adcs	r2, r2
    219c:	0a43      	lsrs	r3, r0, #9
    219e:	428b      	cmp	r3, r1
    21a0:	d301      	bcc.n	21a6 <__udivsi3+0x8e>
    21a2:	024b      	lsls	r3, r1, #9
    21a4:	1ac0      	subs	r0, r0, r3
    21a6:	4152      	adcs	r2, r2
    21a8:	0a03      	lsrs	r3, r0, #8
    21aa:	428b      	cmp	r3, r1
    21ac:	d301      	bcc.n	21b2 <__udivsi3+0x9a>
    21ae:	020b      	lsls	r3, r1, #8
    21b0:	1ac0      	subs	r0, r0, r3
    21b2:	4152      	adcs	r2, r2
    21b4:	d2cd      	bcs.n	2152 <__udivsi3+0x3a>
    21b6:	09c3      	lsrs	r3, r0, #7
    21b8:	428b      	cmp	r3, r1
    21ba:	d301      	bcc.n	21c0 <__udivsi3+0xa8>
    21bc:	01cb      	lsls	r3, r1, #7
    21be:	1ac0      	subs	r0, r0, r3
    21c0:	4152      	adcs	r2, r2
    21c2:	0983      	lsrs	r3, r0, #6
    21c4:	428b      	cmp	r3, r1
    21c6:	d301      	bcc.n	21cc <__udivsi3+0xb4>
    21c8:	018b      	lsls	r3, r1, #6
    21ca:	1ac0      	subs	r0, r0, r3
    21cc:	4152      	adcs	r2, r2
    21ce:	0943      	lsrs	r3, r0, #5
    21d0:	428b      	cmp	r3, r1
    21d2:	d301      	bcc.n	21d8 <__udivsi3+0xc0>
    21d4:	014b      	lsls	r3, r1, #5
    21d6:	1ac0      	subs	r0, r0, r3
    21d8:	4152      	adcs	r2, r2
    21da:	0903      	lsrs	r3, r0, #4
    21dc:	428b      	cmp	r3, r1
    21de:	d301      	bcc.n	21e4 <__udivsi3+0xcc>
    21e0:	010b      	lsls	r3, r1, #4
    21e2:	1ac0      	subs	r0, r0, r3
    21e4:	4152      	adcs	r2, r2
    21e6:	08c3      	lsrs	r3, r0, #3
    21e8:	428b      	cmp	r3, r1
    21ea:	d301      	bcc.n	21f0 <__udivsi3+0xd8>
    21ec:	00cb      	lsls	r3, r1, #3
    21ee:	1ac0      	subs	r0, r0, r3
    21f0:	4152      	adcs	r2, r2
    21f2:	0883      	lsrs	r3, r0, #2
    21f4:	428b      	cmp	r3, r1
    21f6:	d301      	bcc.n	21fc <__udivsi3+0xe4>
    21f8:	008b      	lsls	r3, r1, #2
    21fa:	1ac0      	subs	r0, r0, r3
    21fc:	4152      	adcs	r2, r2
    21fe:	0843      	lsrs	r3, r0, #1
    2200:	428b      	cmp	r3, r1
    2202:	d301      	bcc.n	2208 <__udivsi3+0xf0>
    2204:	004b      	lsls	r3, r1, #1
    2206:	1ac0      	subs	r0, r0, r3
    2208:	4152      	adcs	r2, r2
    220a:	1a41      	subs	r1, r0, r1
    220c:	d200      	bcs.n	2210 <__udivsi3+0xf8>
    220e:	4601      	mov	r1, r0
    2210:	4152      	adcs	r2, r2
    2212:	4610      	mov	r0, r2
    2214:	4770      	bx	lr
    2216:	e7ff      	b.n	2218 <__udivsi3+0x100>
    2218:	b501      	push	{r0, lr}
    221a:	2000      	movs	r0, #0
    221c:	f000 f806 	bl	222c <__aeabi_idiv0>
    2220:	bd02      	pop	{r1, pc}
    2222:	46c0      	nop			; (mov r8, r8)

00002224 <__aeabi_uidivmod>:
    2224:	2900      	cmp	r1, #0
    2226:	d0f7      	beq.n	2218 <__udivsi3+0x100>
    2228:	e776      	b.n	2118 <__udivsi3>
    222a:	4770      	bx	lr

0000222c <__aeabi_idiv0>:
    222c:	4770      	bx	lr
    222e:	46c0      	nop			; (mov r8, r8)

00002230 <__libc_init_array>:
    2230:	b570      	push	{r4, r5, r6, lr}
    2232:	2600      	movs	r6, #0
    2234:	4d0c      	ldr	r5, [pc, #48]	; (2268 <__libc_init_array+0x38>)
    2236:	4c0d      	ldr	r4, [pc, #52]	; (226c <__libc_init_array+0x3c>)
    2238:	1b64      	subs	r4, r4, r5
    223a:	10a4      	asrs	r4, r4, #2
    223c:	42a6      	cmp	r6, r4
    223e:	d109      	bne.n	2254 <__libc_init_array+0x24>
    2240:	2600      	movs	r6, #0
    2242:	f000 fe4f 	bl	2ee4 <_init>
    2246:	4d0a      	ldr	r5, [pc, #40]	; (2270 <__libc_init_array+0x40>)
    2248:	4c0a      	ldr	r4, [pc, #40]	; (2274 <__libc_init_array+0x44>)
    224a:	1b64      	subs	r4, r4, r5
    224c:	10a4      	asrs	r4, r4, #2
    224e:	42a6      	cmp	r6, r4
    2250:	d105      	bne.n	225e <__libc_init_array+0x2e>
    2252:	bd70      	pop	{r4, r5, r6, pc}
    2254:	00b3      	lsls	r3, r6, #2
    2256:	58eb      	ldr	r3, [r5, r3]
    2258:	4798      	blx	r3
    225a:	3601      	adds	r6, #1
    225c:	e7ee      	b.n	223c <__libc_init_array+0xc>
    225e:	00b3      	lsls	r3, r6, #2
    2260:	58eb      	ldr	r3, [r5, r3]
    2262:	4798      	blx	r3
    2264:	3601      	adds	r6, #1
    2266:	e7f2      	b.n	224e <__libc_init_array+0x1e>
    2268:	00002ef0 	.word	0x00002ef0
    226c:	00002ef0 	.word	0x00002ef0
    2270:	00002ef0 	.word	0x00002ef0
    2274:	00002ef4 	.word	0x00002ef4

00002278 <memcpy>:
    2278:	2300      	movs	r3, #0
    227a:	b510      	push	{r4, lr}
    227c:	429a      	cmp	r2, r3
    227e:	d100      	bne.n	2282 <memcpy+0xa>
    2280:	bd10      	pop	{r4, pc}
    2282:	5ccc      	ldrb	r4, [r1, r3]
    2284:	54c4      	strb	r4, [r0, r3]
    2286:	3301      	adds	r3, #1
    2288:	e7f8      	b.n	227c <memcpy+0x4>

0000228a <memset>:
    228a:	0003      	movs	r3, r0
    228c:	1882      	adds	r2, r0, r2
    228e:	4293      	cmp	r3, r2
    2290:	d100      	bne.n	2294 <memset+0xa>
    2292:	4770      	bx	lr
    2294:	7019      	strb	r1, [r3, #0]
    2296:	3301      	adds	r3, #1
    2298:	e7f9      	b.n	228e <memset+0x4>
	...

0000229c <sniprintf>:
    229c:	b40c      	push	{r2, r3}
    229e:	b530      	push	{r4, r5, lr}
    22a0:	4b16      	ldr	r3, [pc, #88]	; (22fc <sniprintf+0x60>)
    22a2:	b09d      	sub	sp, #116	; 0x74
    22a4:	1e0c      	subs	r4, r1, #0
    22a6:	681d      	ldr	r5, [r3, #0]
    22a8:	da08      	bge.n	22bc <sniprintf+0x20>
    22aa:	238b      	movs	r3, #139	; 0x8b
    22ac:	2001      	movs	r0, #1
    22ae:	602b      	str	r3, [r5, #0]
    22b0:	4240      	negs	r0, r0
    22b2:	b01d      	add	sp, #116	; 0x74
    22b4:	bc30      	pop	{r4, r5}
    22b6:	bc08      	pop	{r3}
    22b8:	b002      	add	sp, #8
    22ba:	4718      	bx	r3
    22bc:	2382      	movs	r3, #130	; 0x82
    22be:	a902      	add	r1, sp, #8
    22c0:	009b      	lsls	r3, r3, #2
    22c2:	818b      	strh	r3, [r1, #12]
    22c4:	2300      	movs	r3, #0
    22c6:	9002      	str	r0, [sp, #8]
    22c8:	6108      	str	r0, [r1, #16]
    22ca:	429c      	cmp	r4, r3
    22cc:	d000      	beq.n	22d0 <sniprintf+0x34>
    22ce:	1e63      	subs	r3, r4, #1
    22d0:	608b      	str	r3, [r1, #8]
    22d2:	614b      	str	r3, [r1, #20]
    22d4:	2301      	movs	r3, #1
    22d6:	425b      	negs	r3, r3
    22d8:	81cb      	strh	r3, [r1, #14]
    22da:	9a20      	ldr	r2, [sp, #128]	; 0x80
    22dc:	ab21      	add	r3, sp, #132	; 0x84
    22de:	0028      	movs	r0, r5
    22e0:	9301      	str	r3, [sp, #4]
    22e2:	f000 f917 	bl	2514 <_svfiprintf_r>
    22e6:	1c43      	adds	r3, r0, #1
    22e8:	da01      	bge.n	22ee <sniprintf+0x52>
    22ea:	238b      	movs	r3, #139	; 0x8b
    22ec:	602b      	str	r3, [r5, #0]
    22ee:	2c00      	cmp	r4, #0
    22f0:	d0df      	beq.n	22b2 <sniprintf+0x16>
    22f2:	2300      	movs	r3, #0
    22f4:	9a02      	ldr	r2, [sp, #8]
    22f6:	7013      	strb	r3, [r2, #0]
    22f8:	e7db      	b.n	22b2 <sniprintf+0x16>
    22fa:	46c0      	nop			; (mov r8, r8)
    22fc:	2000004c 	.word	0x2000004c

00002300 <_free_r>:
    2300:	b570      	push	{r4, r5, r6, lr}
    2302:	0005      	movs	r5, r0
    2304:	2900      	cmp	r1, #0
    2306:	d010      	beq.n	232a <_free_r+0x2a>
    2308:	1f0c      	subs	r4, r1, #4
    230a:	6823      	ldr	r3, [r4, #0]
    230c:	2b00      	cmp	r3, #0
    230e:	da00      	bge.n	2312 <_free_r+0x12>
    2310:	18e4      	adds	r4, r4, r3
    2312:	0028      	movs	r0, r5
    2314:	f000 fbb9 	bl	2a8a <__malloc_lock>
    2318:	4a1d      	ldr	r2, [pc, #116]	; (2390 <_free_r+0x90>)
    231a:	6813      	ldr	r3, [r2, #0]
    231c:	2b00      	cmp	r3, #0
    231e:	d105      	bne.n	232c <_free_r+0x2c>
    2320:	6063      	str	r3, [r4, #4]
    2322:	6014      	str	r4, [r2, #0]
    2324:	0028      	movs	r0, r5
    2326:	f000 fbb1 	bl	2a8c <__malloc_unlock>
    232a:	bd70      	pop	{r4, r5, r6, pc}
    232c:	42a3      	cmp	r3, r4
    232e:	d909      	bls.n	2344 <_free_r+0x44>
    2330:	6821      	ldr	r1, [r4, #0]
    2332:	1860      	adds	r0, r4, r1
    2334:	4283      	cmp	r3, r0
    2336:	d1f3      	bne.n	2320 <_free_r+0x20>
    2338:	6818      	ldr	r0, [r3, #0]
    233a:	685b      	ldr	r3, [r3, #4]
    233c:	1841      	adds	r1, r0, r1
    233e:	6021      	str	r1, [r4, #0]
    2340:	e7ee      	b.n	2320 <_free_r+0x20>
    2342:	0013      	movs	r3, r2
    2344:	685a      	ldr	r2, [r3, #4]
    2346:	2a00      	cmp	r2, #0
    2348:	d001      	beq.n	234e <_free_r+0x4e>
    234a:	42a2      	cmp	r2, r4
    234c:	d9f9      	bls.n	2342 <_free_r+0x42>
    234e:	6819      	ldr	r1, [r3, #0]
    2350:	1858      	adds	r0, r3, r1
    2352:	42a0      	cmp	r0, r4
    2354:	d10b      	bne.n	236e <_free_r+0x6e>
    2356:	6820      	ldr	r0, [r4, #0]
    2358:	1809      	adds	r1, r1, r0
    235a:	1858      	adds	r0, r3, r1
    235c:	6019      	str	r1, [r3, #0]
    235e:	4282      	cmp	r2, r0
    2360:	d1e0      	bne.n	2324 <_free_r+0x24>
    2362:	6810      	ldr	r0, [r2, #0]
    2364:	6852      	ldr	r2, [r2, #4]
    2366:	1841      	adds	r1, r0, r1
    2368:	6019      	str	r1, [r3, #0]
    236a:	605a      	str	r2, [r3, #4]
    236c:	e7da      	b.n	2324 <_free_r+0x24>
    236e:	42a0      	cmp	r0, r4
    2370:	d902      	bls.n	2378 <_free_r+0x78>
    2372:	230c      	movs	r3, #12
    2374:	602b      	str	r3, [r5, #0]
    2376:	e7d5      	b.n	2324 <_free_r+0x24>
    2378:	6821      	ldr	r1, [r4, #0]
    237a:	1860      	adds	r0, r4, r1
    237c:	4282      	cmp	r2, r0
    237e:	d103      	bne.n	2388 <_free_r+0x88>
    2380:	6810      	ldr	r0, [r2, #0]
    2382:	6852      	ldr	r2, [r2, #4]
    2384:	1841      	adds	r1, r0, r1
    2386:	6021      	str	r1, [r4, #0]
    2388:	6062      	str	r2, [r4, #4]
    238a:	605c      	str	r4, [r3, #4]
    238c:	e7ca      	b.n	2324 <_free_r+0x24>
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	20000380 	.word	0x20000380

00002394 <_malloc_r>:
    2394:	2303      	movs	r3, #3
    2396:	b570      	push	{r4, r5, r6, lr}
    2398:	1ccd      	adds	r5, r1, #3
    239a:	439d      	bics	r5, r3
    239c:	3508      	adds	r5, #8
    239e:	0006      	movs	r6, r0
    23a0:	2d0c      	cmp	r5, #12
    23a2:	d21e      	bcs.n	23e2 <_malloc_r+0x4e>
    23a4:	250c      	movs	r5, #12
    23a6:	42a9      	cmp	r1, r5
    23a8:	d81d      	bhi.n	23e6 <_malloc_r+0x52>
    23aa:	0030      	movs	r0, r6
    23ac:	f000 fb6d 	bl	2a8a <__malloc_lock>
    23b0:	4a25      	ldr	r2, [pc, #148]	; (2448 <_malloc_r+0xb4>)
    23b2:	6814      	ldr	r4, [r2, #0]
    23b4:	0021      	movs	r1, r4
    23b6:	2900      	cmp	r1, #0
    23b8:	d119      	bne.n	23ee <_malloc_r+0x5a>
    23ba:	4c24      	ldr	r4, [pc, #144]	; (244c <_malloc_r+0xb8>)
    23bc:	6823      	ldr	r3, [r4, #0]
    23be:	2b00      	cmp	r3, #0
    23c0:	d103      	bne.n	23ca <_malloc_r+0x36>
    23c2:	0030      	movs	r0, r6
    23c4:	f000 fb32 	bl	2a2c <_sbrk_r>
    23c8:	6020      	str	r0, [r4, #0]
    23ca:	0029      	movs	r1, r5
    23cc:	0030      	movs	r0, r6
    23ce:	f000 fb2d 	bl	2a2c <_sbrk_r>
    23d2:	1c43      	adds	r3, r0, #1
    23d4:	d12c      	bne.n	2430 <_malloc_r+0x9c>
    23d6:	230c      	movs	r3, #12
    23d8:	0030      	movs	r0, r6
    23da:	6033      	str	r3, [r6, #0]
    23dc:	f000 fb56 	bl	2a8c <__malloc_unlock>
    23e0:	e003      	b.n	23ea <_malloc_r+0x56>
    23e2:	2d00      	cmp	r5, #0
    23e4:	dadf      	bge.n	23a6 <_malloc_r+0x12>
    23e6:	230c      	movs	r3, #12
    23e8:	6033      	str	r3, [r6, #0]
    23ea:	2000      	movs	r0, #0
    23ec:	bd70      	pop	{r4, r5, r6, pc}
    23ee:	680b      	ldr	r3, [r1, #0]
    23f0:	1b5b      	subs	r3, r3, r5
    23f2:	d41a      	bmi.n	242a <_malloc_r+0x96>
    23f4:	2b0b      	cmp	r3, #11
    23f6:	d903      	bls.n	2400 <_malloc_r+0x6c>
    23f8:	600b      	str	r3, [r1, #0]
    23fa:	18cc      	adds	r4, r1, r3
    23fc:	6025      	str	r5, [r4, #0]
    23fe:	e003      	b.n	2408 <_malloc_r+0x74>
    2400:	428c      	cmp	r4, r1
    2402:	d10e      	bne.n	2422 <_malloc_r+0x8e>
    2404:	6863      	ldr	r3, [r4, #4]
    2406:	6013      	str	r3, [r2, #0]
    2408:	0030      	movs	r0, r6
    240a:	f000 fb3f 	bl	2a8c <__malloc_unlock>
    240e:	0020      	movs	r0, r4
    2410:	2207      	movs	r2, #7
    2412:	300b      	adds	r0, #11
    2414:	1d23      	adds	r3, r4, #4
    2416:	4390      	bics	r0, r2
    2418:	1ac3      	subs	r3, r0, r3
    241a:	d0e7      	beq.n	23ec <_malloc_r+0x58>
    241c:	425a      	negs	r2, r3
    241e:	50e2      	str	r2, [r4, r3]
    2420:	e7e4      	b.n	23ec <_malloc_r+0x58>
    2422:	684b      	ldr	r3, [r1, #4]
    2424:	6063      	str	r3, [r4, #4]
    2426:	000c      	movs	r4, r1
    2428:	e7ee      	b.n	2408 <_malloc_r+0x74>
    242a:	000c      	movs	r4, r1
    242c:	6849      	ldr	r1, [r1, #4]
    242e:	e7c2      	b.n	23b6 <_malloc_r+0x22>
    2430:	2303      	movs	r3, #3
    2432:	1cc4      	adds	r4, r0, #3
    2434:	439c      	bics	r4, r3
    2436:	42a0      	cmp	r0, r4
    2438:	d0e0      	beq.n	23fc <_malloc_r+0x68>
    243a:	1a21      	subs	r1, r4, r0
    243c:	0030      	movs	r0, r6
    243e:	f000 faf5 	bl	2a2c <_sbrk_r>
    2442:	1c43      	adds	r3, r0, #1
    2444:	d1da      	bne.n	23fc <_malloc_r+0x68>
    2446:	e7c6      	b.n	23d6 <_malloc_r+0x42>
    2448:	20000380 	.word	0x20000380
    244c:	20000384 	.word	0x20000384

00002450 <__ssputs_r>:
    2450:	b5f0      	push	{r4, r5, r6, r7, lr}
    2452:	688e      	ldr	r6, [r1, #8]
    2454:	b085      	sub	sp, #20
    2456:	0007      	movs	r7, r0
    2458:	000c      	movs	r4, r1
    245a:	9203      	str	r2, [sp, #12]
    245c:	9301      	str	r3, [sp, #4]
    245e:	429e      	cmp	r6, r3
    2460:	d839      	bhi.n	24d6 <__ssputs_r+0x86>
    2462:	2390      	movs	r3, #144	; 0x90
    2464:	898a      	ldrh	r2, [r1, #12]
    2466:	00db      	lsls	r3, r3, #3
    2468:	421a      	tst	r2, r3
    246a:	d034      	beq.n	24d6 <__ssputs_r+0x86>
    246c:	2503      	movs	r5, #3
    246e:	6909      	ldr	r1, [r1, #16]
    2470:	6823      	ldr	r3, [r4, #0]
    2472:	1a5b      	subs	r3, r3, r1
    2474:	9302      	str	r3, [sp, #8]
    2476:	6963      	ldr	r3, [r4, #20]
    2478:	9802      	ldr	r0, [sp, #8]
    247a:	435d      	muls	r5, r3
    247c:	0feb      	lsrs	r3, r5, #31
    247e:	195d      	adds	r5, r3, r5
    2480:	9b01      	ldr	r3, [sp, #4]
    2482:	106d      	asrs	r5, r5, #1
    2484:	3301      	adds	r3, #1
    2486:	181b      	adds	r3, r3, r0
    2488:	42ab      	cmp	r3, r5
    248a:	d900      	bls.n	248e <__ssputs_r+0x3e>
    248c:	001d      	movs	r5, r3
    248e:	0553      	lsls	r3, r2, #21
    2490:	d532      	bpl.n	24f8 <__ssputs_r+0xa8>
    2492:	0029      	movs	r1, r5
    2494:	0038      	movs	r0, r7
    2496:	f7ff ff7d 	bl	2394 <_malloc_r>
    249a:	1e06      	subs	r6, r0, #0
    249c:	d109      	bne.n	24b2 <__ssputs_r+0x62>
    249e:	230c      	movs	r3, #12
    24a0:	603b      	str	r3, [r7, #0]
    24a2:	2340      	movs	r3, #64	; 0x40
    24a4:	2001      	movs	r0, #1
    24a6:	89a2      	ldrh	r2, [r4, #12]
    24a8:	4240      	negs	r0, r0
    24aa:	4313      	orrs	r3, r2
    24ac:	81a3      	strh	r3, [r4, #12]
    24ae:	b005      	add	sp, #20
    24b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24b2:	9a02      	ldr	r2, [sp, #8]
    24b4:	6921      	ldr	r1, [r4, #16]
    24b6:	f7ff fedf 	bl	2278 <memcpy>
    24ba:	89a3      	ldrh	r3, [r4, #12]
    24bc:	4a14      	ldr	r2, [pc, #80]	; (2510 <__ssputs_r+0xc0>)
    24be:	401a      	ands	r2, r3
    24c0:	2380      	movs	r3, #128	; 0x80
    24c2:	4313      	orrs	r3, r2
    24c4:	81a3      	strh	r3, [r4, #12]
    24c6:	9b02      	ldr	r3, [sp, #8]
    24c8:	6126      	str	r6, [r4, #16]
    24ca:	18f6      	adds	r6, r6, r3
    24cc:	6026      	str	r6, [r4, #0]
    24ce:	6165      	str	r5, [r4, #20]
    24d0:	9e01      	ldr	r6, [sp, #4]
    24d2:	1aed      	subs	r5, r5, r3
    24d4:	60a5      	str	r5, [r4, #8]
    24d6:	9b01      	ldr	r3, [sp, #4]
    24d8:	42b3      	cmp	r3, r6
    24da:	d200      	bcs.n	24de <__ssputs_r+0x8e>
    24dc:	001e      	movs	r6, r3
    24de:	0032      	movs	r2, r6
    24e0:	9903      	ldr	r1, [sp, #12]
    24e2:	6820      	ldr	r0, [r4, #0]
    24e4:	f000 fabf 	bl	2a66 <memmove>
    24e8:	68a3      	ldr	r3, [r4, #8]
    24ea:	2000      	movs	r0, #0
    24ec:	1b9b      	subs	r3, r3, r6
    24ee:	60a3      	str	r3, [r4, #8]
    24f0:	6823      	ldr	r3, [r4, #0]
    24f2:	199e      	adds	r6, r3, r6
    24f4:	6026      	str	r6, [r4, #0]
    24f6:	e7da      	b.n	24ae <__ssputs_r+0x5e>
    24f8:	002a      	movs	r2, r5
    24fa:	0038      	movs	r0, r7
    24fc:	f000 fac7 	bl	2a8e <_realloc_r>
    2500:	1e06      	subs	r6, r0, #0
    2502:	d1e0      	bne.n	24c6 <__ssputs_r+0x76>
    2504:	6921      	ldr	r1, [r4, #16]
    2506:	0038      	movs	r0, r7
    2508:	f7ff fefa 	bl	2300 <_free_r>
    250c:	e7c7      	b.n	249e <__ssputs_r+0x4e>
    250e:	46c0      	nop			; (mov r8, r8)
    2510:	fffffb7f 	.word	0xfffffb7f

00002514 <_svfiprintf_r>:
    2514:	b5f0      	push	{r4, r5, r6, r7, lr}
    2516:	b09f      	sub	sp, #124	; 0x7c
    2518:	9002      	str	r0, [sp, #8]
    251a:	9305      	str	r3, [sp, #20]
    251c:	898b      	ldrh	r3, [r1, #12]
    251e:	000f      	movs	r7, r1
    2520:	0016      	movs	r6, r2
    2522:	061b      	lsls	r3, r3, #24
    2524:	d511      	bpl.n	254a <_svfiprintf_r+0x36>
    2526:	690b      	ldr	r3, [r1, #16]
    2528:	2b00      	cmp	r3, #0
    252a:	d10e      	bne.n	254a <_svfiprintf_r+0x36>
    252c:	2140      	movs	r1, #64	; 0x40
    252e:	f7ff ff31 	bl	2394 <_malloc_r>
    2532:	6038      	str	r0, [r7, #0]
    2534:	6138      	str	r0, [r7, #16]
    2536:	2800      	cmp	r0, #0
    2538:	d105      	bne.n	2546 <_svfiprintf_r+0x32>
    253a:	230c      	movs	r3, #12
    253c:	9a02      	ldr	r2, [sp, #8]
    253e:	3801      	subs	r0, #1
    2540:	6013      	str	r3, [r2, #0]
    2542:	b01f      	add	sp, #124	; 0x7c
    2544:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2546:	2340      	movs	r3, #64	; 0x40
    2548:	617b      	str	r3, [r7, #20]
    254a:	2300      	movs	r3, #0
    254c:	ad06      	add	r5, sp, #24
    254e:	616b      	str	r3, [r5, #20]
    2550:	3320      	adds	r3, #32
    2552:	766b      	strb	r3, [r5, #25]
    2554:	3310      	adds	r3, #16
    2556:	76ab      	strb	r3, [r5, #26]
    2558:	0034      	movs	r4, r6
    255a:	7823      	ldrb	r3, [r4, #0]
    255c:	2b00      	cmp	r3, #0
    255e:	d147      	bne.n	25f0 <_svfiprintf_r+0xdc>
    2560:	1ba3      	subs	r3, r4, r6
    2562:	9304      	str	r3, [sp, #16]
    2564:	d00d      	beq.n	2582 <_svfiprintf_r+0x6e>
    2566:	1ba3      	subs	r3, r4, r6
    2568:	0032      	movs	r2, r6
    256a:	0039      	movs	r1, r7
    256c:	9802      	ldr	r0, [sp, #8]
    256e:	f7ff ff6f 	bl	2450 <__ssputs_r>
    2572:	1c43      	adds	r3, r0, #1
    2574:	d100      	bne.n	2578 <_svfiprintf_r+0x64>
    2576:	e0b5      	b.n	26e4 <_svfiprintf_r+0x1d0>
    2578:	696a      	ldr	r2, [r5, #20]
    257a:	9b04      	ldr	r3, [sp, #16]
    257c:	4694      	mov	ip, r2
    257e:	4463      	add	r3, ip
    2580:	616b      	str	r3, [r5, #20]
    2582:	7823      	ldrb	r3, [r4, #0]
    2584:	2b00      	cmp	r3, #0
    2586:	d100      	bne.n	258a <_svfiprintf_r+0x76>
    2588:	e0ac      	b.n	26e4 <_svfiprintf_r+0x1d0>
    258a:	2201      	movs	r2, #1
    258c:	2300      	movs	r3, #0
    258e:	4252      	negs	r2, r2
    2590:	606a      	str	r2, [r5, #4]
    2592:	a902      	add	r1, sp, #8
    2594:	3254      	adds	r2, #84	; 0x54
    2596:	1852      	adds	r2, r2, r1
    2598:	3401      	adds	r4, #1
    259a:	602b      	str	r3, [r5, #0]
    259c:	60eb      	str	r3, [r5, #12]
    259e:	60ab      	str	r3, [r5, #8]
    25a0:	7013      	strb	r3, [r2, #0]
    25a2:	65ab      	str	r3, [r5, #88]	; 0x58
    25a4:	4e58      	ldr	r6, [pc, #352]	; (2708 <_svfiprintf_r+0x1f4>)
    25a6:	2205      	movs	r2, #5
    25a8:	7821      	ldrb	r1, [r4, #0]
    25aa:	0030      	movs	r0, r6
    25ac:	f000 fa50 	bl	2a50 <memchr>
    25b0:	1c62      	adds	r2, r4, #1
    25b2:	2800      	cmp	r0, #0
    25b4:	d120      	bne.n	25f8 <_svfiprintf_r+0xe4>
    25b6:	6829      	ldr	r1, [r5, #0]
    25b8:	06cb      	lsls	r3, r1, #27
    25ba:	d504      	bpl.n	25c6 <_svfiprintf_r+0xb2>
    25bc:	2353      	movs	r3, #83	; 0x53
    25be:	ae02      	add	r6, sp, #8
    25c0:	3020      	adds	r0, #32
    25c2:	199b      	adds	r3, r3, r6
    25c4:	7018      	strb	r0, [r3, #0]
    25c6:	070b      	lsls	r3, r1, #28
    25c8:	d504      	bpl.n	25d4 <_svfiprintf_r+0xc0>
    25ca:	2353      	movs	r3, #83	; 0x53
    25cc:	202b      	movs	r0, #43	; 0x2b
    25ce:	ae02      	add	r6, sp, #8
    25d0:	199b      	adds	r3, r3, r6
    25d2:	7018      	strb	r0, [r3, #0]
    25d4:	7823      	ldrb	r3, [r4, #0]
    25d6:	2b2a      	cmp	r3, #42	; 0x2a
    25d8:	d016      	beq.n	2608 <_svfiprintf_r+0xf4>
    25da:	2000      	movs	r0, #0
    25dc:	210a      	movs	r1, #10
    25de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    25e0:	7822      	ldrb	r2, [r4, #0]
    25e2:	3a30      	subs	r2, #48	; 0x30
    25e4:	2a09      	cmp	r2, #9
    25e6:	d955      	bls.n	2694 <_svfiprintf_r+0x180>
    25e8:	2800      	cmp	r0, #0
    25ea:	d015      	beq.n	2618 <_svfiprintf_r+0x104>
    25ec:	9309      	str	r3, [sp, #36]	; 0x24
    25ee:	e013      	b.n	2618 <_svfiprintf_r+0x104>
    25f0:	2b25      	cmp	r3, #37	; 0x25
    25f2:	d0b5      	beq.n	2560 <_svfiprintf_r+0x4c>
    25f4:	3401      	adds	r4, #1
    25f6:	e7b0      	b.n	255a <_svfiprintf_r+0x46>
    25f8:	2301      	movs	r3, #1
    25fa:	1b80      	subs	r0, r0, r6
    25fc:	4083      	lsls	r3, r0
    25fe:	6829      	ldr	r1, [r5, #0]
    2600:	0014      	movs	r4, r2
    2602:	430b      	orrs	r3, r1
    2604:	602b      	str	r3, [r5, #0]
    2606:	e7cd      	b.n	25a4 <_svfiprintf_r+0x90>
    2608:	9b05      	ldr	r3, [sp, #20]
    260a:	1d18      	adds	r0, r3, #4
    260c:	681b      	ldr	r3, [r3, #0]
    260e:	9005      	str	r0, [sp, #20]
    2610:	2b00      	cmp	r3, #0
    2612:	db39      	blt.n	2688 <_svfiprintf_r+0x174>
    2614:	9309      	str	r3, [sp, #36]	; 0x24
    2616:	0014      	movs	r4, r2
    2618:	7823      	ldrb	r3, [r4, #0]
    261a:	2b2e      	cmp	r3, #46	; 0x2e
    261c:	d10b      	bne.n	2636 <_svfiprintf_r+0x122>
    261e:	7863      	ldrb	r3, [r4, #1]
    2620:	1c62      	adds	r2, r4, #1
    2622:	2b2a      	cmp	r3, #42	; 0x2a
    2624:	d13e      	bne.n	26a4 <_svfiprintf_r+0x190>
    2626:	9b05      	ldr	r3, [sp, #20]
    2628:	3402      	adds	r4, #2
    262a:	1d1a      	adds	r2, r3, #4
    262c:	681b      	ldr	r3, [r3, #0]
    262e:	9205      	str	r2, [sp, #20]
    2630:	2b00      	cmp	r3, #0
    2632:	db34      	blt.n	269e <_svfiprintf_r+0x18a>
    2634:	9307      	str	r3, [sp, #28]
    2636:	4e35      	ldr	r6, [pc, #212]	; (270c <_svfiprintf_r+0x1f8>)
    2638:	7821      	ldrb	r1, [r4, #0]
    263a:	2203      	movs	r2, #3
    263c:	0030      	movs	r0, r6
    263e:	f000 fa07 	bl	2a50 <memchr>
    2642:	2800      	cmp	r0, #0
    2644:	d006      	beq.n	2654 <_svfiprintf_r+0x140>
    2646:	2340      	movs	r3, #64	; 0x40
    2648:	1b80      	subs	r0, r0, r6
    264a:	4083      	lsls	r3, r0
    264c:	682a      	ldr	r2, [r5, #0]
    264e:	3401      	adds	r4, #1
    2650:	4313      	orrs	r3, r2
    2652:	602b      	str	r3, [r5, #0]
    2654:	7821      	ldrb	r1, [r4, #0]
    2656:	2206      	movs	r2, #6
    2658:	482d      	ldr	r0, [pc, #180]	; (2710 <_svfiprintf_r+0x1fc>)
    265a:	1c66      	adds	r6, r4, #1
    265c:	7629      	strb	r1, [r5, #24]
    265e:	f000 f9f7 	bl	2a50 <memchr>
    2662:	2800      	cmp	r0, #0
    2664:	d046      	beq.n	26f4 <_svfiprintf_r+0x1e0>
    2666:	4b2b      	ldr	r3, [pc, #172]	; (2714 <_svfiprintf_r+0x200>)
    2668:	2b00      	cmp	r3, #0
    266a:	d12f      	bne.n	26cc <_svfiprintf_r+0x1b8>
    266c:	6829      	ldr	r1, [r5, #0]
    266e:	9b05      	ldr	r3, [sp, #20]
    2670:	2207      	movs	r2, #7
    2672:	05c9      	lsls	r1, r1, #23
    2674:	d528      	bpl.n	26c8 <_svfiprintf_r+0x1b4>
    2676:	189b      	adds	r3, r3, r2
    2678:	4393      	bics	r3, r2
    267a:	3308      	adds	r3, #8
    267c:	9305      	str	r3, [sp, #20]
    267e:	696b      	ldr	r3, [r5, #20]
    2680:	9a03      	ldr	r2, [sp, #12]
    2682:	189b      	adds	r3, r3, r2
    2684:	616b      	str	r3, [r5, #20]
    2686:	e767      	b.n	2558 <_svfiprintf_r+0x44>
    2688:	425b      	negs	r3, r3
    268a:	60eb      	str	r3, [r5, #12]
    268c:	2302      	movs	r3, #2
    268e:	430b      	orrs	r3, r1
    2690:	602b      	str	r3, [r5, #0]
    2692:	e7c0      	b.n	2616 <_svfiprintf_r+0x102>
    2694:	434b      	muls	r3, r1
    2696:	3401      	adds	r4, #1
    2698:	189b      	adds	r3, r3, r2
    269a:	2001      	movs	r0, #1
    269c:	e7a0      	b.n	25e0 <_svfiprintf_r+0xcc>
    269e:	2301      	movs	r3, #1
    26a0:	425b      	negs	r3, r3
    26a2:	e7c7      	b.n	2634 <_svfiprintf_r+0x120>
    26a4:	2300      	movs	r3, #0
    26a6:	0014      	movs	r4, r2
    26a8:	200a      	movs	r0, #10
    26aa:	001a      	movs	r2, r3
    26ac:	606b      	str	r3, [r5, #4]
    26ae:	7821      	ldrb	r1, [r4, #0]
    26b0:	3930      	subs	r1, #48	; 0x30
    26b2:	2909      	cmp	r1, #9
    26b4:	d903      	bls.n	26be <_svfiprintf_r+0x1aa>
    26b6:	2b00      	cmp	r3, #0
    26b8:	d0bd      	beq.n	2636 <_svfiprintf_r+0x122>
    26ba:	9207      	str	r2, [sp, #28]
    26bc:	e7bb      	b.n	2636 <_svfiprintf_r+0x122>
    26be:	4342      	muls	r2, r0
    26c0:	3401      	adds	r4, #1
    26c2:	1852      	adds	r2, r2, r1
    26c4:	2301      	movs	r3, #1
    26c6:	e7f2      	b.n	26ae <_svfiprintf_r+0x19a>
    26c8:	3307      	adds	r3, #7
    26ca:	e7d5      	b.n	2678 <_svfiprintf_r+0x164>
    26cc:	ab05      	add	r3, sp, #20
    26ce:	9300      	str	r3, [sp, #0]
    26d0:	003a      	movs	r2, r7
    26d2:	4b11      	ldr	r3, [pc, #68]	; (2718 <_svfiprintf_r+0x204>)
    26d4:	0029      	movs	r1, r5
    26d6:	9802      	ldr	r0, [sp, #8]
    26d8:	e000      	b.n	26dc <_svfiprintf_r+0x1c8>
    26da:	bf00      	nop
    26dc:	9003      	str	r0, [sp, #12]
    26de:	9b03      	ldr	r3, [sp, #12]
    26e0:	3301      	adds	r3, #1
    26e2:	d1cc      	bne.n	267e <_svfiprintf_r+0x16a>
    26e4:	89bb      	ldrh	r3, [r7, #12]
    26e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    26e8:	065b      	lsls	r3, r3, #25
    26ea:	d400      	bmi.n	26ee <_svfiprintf_r+0x1da>
    26ec:	e729      	b.n	2542 <_svfiprintf_r+0x2e>
    26ee:	2001      	movs	r0, #1
    26f0:	4240      	negs	r0, r0
    26f2:	e726      	b.n	2542 <_svfiprintf_r+0x2e>
    26f4:	ab05      	add	r3, sp, #20
    26f6:	9300      	str	r3, [sp, #0]
    26f8:	003a      	movs	r2, r7
    26fa:	4b07      	ldr	r3, [pc, #28]	; (2718 <_svfiprintf_r+0x204>)
    26fc:	0029      	movs	r1, r5
    26fe:	9802      	ldr	r0, [sp, #8]
    2700:	f000 f87a 	bl	27f8 <_printf_i>
    2704:	e7ea      	b.n	26dc <_svfiprintf_r+0x1c8>
    2706:	46c0      	nop			; (mov r8, r8)
    2708:	00002eb0 	.word	0x00002eb0
    270c:	00002eb6 	.word	0x00002eb6
    2710:	00002eba 	.word	0x00002eba
    2714:	00000000 	.word	0x00000000
    2718:	00002451 	.word	0x00002451

0000271c <_printf_common>:
    271c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    271e:	0015      	movs	r5, r2
    2720:	9301      	str	r3, [sp, #4]
    2722:	688a      	ldr	r2, [r1, #8]
    2724:	690b      	ldr	r3, [r1, #16]
    2726:	9000      	str	r0, [sp, #0]
    2728:	000c      	movs	r4, r1
    272a:	4293      	cmp	r3, r2
    272c:	da00      	bge.n	2730 <_printf_common+0x14>
    272e:	0013      	movs	r3, r2
    2730:	0022      	movs	r2, r4
    2732:	602b      	str	r3, [r5, #0]
    2734:	3243      	adds	r2, #67	; 0x43
    2736:	7812      	ldrb	r2, [r2, #0]
    2738:	2a00      	cmp	r2, #0
    273a:	d001      	beq.n	2740 <_printf_common+0x24>
    273c:	3301      	adds	r3, #1
    273e:	602b      	str	r3, [r5, #0]
    2740:	6823      	ldr	r3, [r4, #0]
    2742:	069b      	lsls	r3, r3, #26
    2744:	d502      	bpl.n	274c <_printf_common+0x30>
    2746:	682b      	ldr	r3, [r5, #0]
    2748:	3302      	adds	r3, #2
    274a:	602b      	str	r3, [r5, #0]
    274c:	2706      	movs	r7, #6
    274e:	6823      	ldr	r3, [r4, #0]
    2750:	401f      	ands	r7, r3
    2752:	d027      	beq.n	27a4 <_printf_common+0x88>
    2754:	0023      	movs	r3, r4
    2756:	3343      	adds	r3, #67	; 0x43
    2758:	781b      	ldrb	r3, [r3, #0]
    275a:	1e5a      	subs	r2, r3, #1
    275c:	4193      	sbcs	r3, r2
    275e:	6822      	ldr	r2, [r4, #0]
    2760:	0692      	lsls	r2, r2, #26
    2762:	d430      	bmi.n	27c6 <_printf_common+0xaa>
    2764:	0022      	movs	r2, r4
    2766:	9901      	ldr	r1, [sp, #4]
    2768:	3243      	adds	r2, #67	; 0x43
    276a:	9800      	ldr	r0, [sp, #0]
    276c:	9e08      	ldr	r6, [sp, #32]
    276e:	47b0      	blx	r6
    2770:	1c43      	adds	r3, r0, #1
    2772:	d025      	beq.n	27c0 <_printf_common+0xa4>
    2774:	2306      	movs	r3, #6
    2776:	6820      	ldr	r0, [r4, #0]
    2778:	682a      	ldr	r2, [r5, #0]
    277a:	68e1      	ldr	r1, [r4, #12]
    277c:	4003      	ands	r3, r0
    277e:	2500      	movs	r5, #0
    2780:	2b04      	cmp	r3, #4
    2782:	d103      	bne.n	278c <_printf_common+0x70>
    2784:	1a8d      	subs	r5, r1, r2
    2786:	43eb      	mvns	r3, r5
    2788:	17db      	asrs	r3, r3, #31
    278a:	401d      	ands	r5, r3
    278c:	68a3      	ldr	r3, [r4, #8]
    278e:	6922      	ldr	r2, [r4, #16]
    2790:	4293      	cmp	r3, r2
    2792:	dd01      	ble.n	2798 <_printf_common+0x7c>
    2794:	1a9b      	subs	r3, r3, r2
    2796:	18ed      	adds	r5, r5, r3
    2798:	2700      	movs	r7, #0
    279a:	42bd      	cmp	r5, r7
    279c:	d120      	bne.n	27e0 <_printf_common+0xc4>
    279e:	2000      	movs	r0, #0
    27a0:	e010      	b.n	27c4 <_printf_common+0xa8>
    27a2:	3701      	adds	r7, #1
    27a4:	68e3      	ldr	r3, [r4, #12]
    27a6:	682a      	ldr	r2, [r5, #0]
    27a8:	1a9b      	subs	r3, r3, r2
    27aa:	429f      	cmp	r7, r3
    27ac:	dad2      	bge.n	2754 <_printf_common+0x38>
    27ae:	0022      	movs	r2, r4
    27b0:	2301      	movs	r3, #1
    27b2:	3219      	adds	r2, #25
    27b4:	9901      	ldr	r1, [sp, #4]
    27b6:	9800      	ldr	r0, [sp, #0]
    27b8:	9e08      	ldr	r6, [sp, #32]
    27ba:	47b0      	blx	r6
    27bc:	1c43      	adds	r3, r0, #1
    27be:	d1f0      	bne.n	27a2 <_printf_common+0x86>
    27c0:	2001      	movs	r0, #1
    27c2:	4240      	negs	r0, r0
    27c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    27c6:	2030      	movs	r0, #48	; 0x30
    27c8:	18e1      	adds	r1, r4, r3
    27ca:	3143      	adds	r1, #67	; 0x43
    27cc:	7008      	strb	r0, [r1, #0]
    27ce:	0021      	movs	r1, r4
    27d0:	1c5a      	adds	r2, r3, #1
    27d2:	3145      	adds	r1, #69	; 0x45
    27d4:	7809      	ldrb	r1, [r1, #0]
    27d6:	18a2      	adds	r2, r4, r2
    27d8:	3243      	adds	r2, #67	; 0x43
    27da:	3302      	adds	r3, #2
    27dc:	7011      	strb	r1, [r2, #0]
    27de:	e7c1      	b.n	2764 <_printf_common+0x48>
    27e0:	0022      	movs	r2, r4
    27e2:	2301      	movs	r3, #1
    27e4:	321a      	adds	r2, #26
    27e6:	9901      	ldr	r1, [sp, #4]
    27e8:	9800      	ldr	r0, [sp, #0]
    27ea:	9e08      	ldr	r6, [sp, #32]
    27ec:	47b0      	blx	r6
    27ee:	1c43      	adds	r3, r0, #1
    27f0:	d0e6      	beq.n	27c0 <_printf_common+0xa4>
    27f2:	3701      	adds	r7, #1
    27f4:	e7d1      	b.n	279a <_printf_common+0x7e>
	...

000027f8 <_printf_i>:
    27f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    27fa:	b08b      	sub	sp, #44	; 0x2c
    27fc:	9206      	str	r2, [sp, #24]
    27fe:	000a      	movs	r2, r1
    2800:	3243      	adds	r2, #67	; 0x43
    2802:	9307      	str	r3, [sp, #28]
    2804:	9005      	str	r0, [sp, #20]
    2806:	9204      	str	r2, [sp, #16]
    2808:	7e0a      	ldrb	r2, [r1, #24]
    280a:	000c      	movs	r4, r1
    280c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    280e:	2a6e      	cmp	r2, #110	; 0x6e
    2810:	d100      	bne.n	2814 <_printf_i+0x1c>
    2812:	e08f      	b.n	2934 <_printf_i+0x13c>
    2814:	d817      	bhi.n	2846 <_printf_i+0x4e>
    2816:	2a63      	cmp	r2, #99	; 0x63
    2818:	d02c      	beq.n	2874 <_printf_i+0x7c>
    281a:	d808      	bhi.n	282e <_printf_i+0x36>
    281c:	2a00      	cmp	r2, #0
    281e:	d100      	bne.n	2822 <_printf_i+0x2a>
    2820:	e099      	b.n	2956 <_printf_i+0x15e>
    2822:	2a58      	cmp	r2, #88	; 0x58
    2824:	d054      	beq.n	28d0 <_printf_i+0xd8>
    2826:	0026      	movs	r6, r4
    2828:	3642      	adds	r6, #66	; 0x42
    282a:	7032      	strb	r2, [r6, #0]
    282c:	e029      	b.n	2882 <_printf_i+0x8a>
    282e:	2a64      	cmp	r2, #100	; 0x64
    2830:	d001      	beq.n	2836 <_printf_i+0x3e>
    2832:	2a69      	cmp	r2, #105	; 0x69
    2834:	d1f7      	bne.n	2826 <_printf_i+0x2e>
    2836:	6821      	ldr	r1, [r4, #0]
    2838:	681a      	ldr	r2, [r3, #0]
    283a:	0608      	lsls	r0, r1, #24
    283c:	d523      	bpl.n	2886 <_printf_i+0x8e>
    283e:	1d11      	adds	r1, r2, #4
    2840:	6019      	str	r1, [r3, #0]
    2842:	6815      	ldr	r5, [r2, #0]
    2844:	e025      	b.n	2892 <_printf_i+0x9a>
    2846:	2a73      	cmp	r2, #115	; 0x73
    2848:	d100      	bne.n	284c <_printf_i+0x54>
    284a:	e088      	b.n	295e <_printf_i+0x166>
    284c:	d808      	bhi.n	2860 <_printf_i+0x68>
    284e:	2a6f      	cmp	r2, #111	; 0x6f
    2850:	d029      	beq.n	28a6 <_printf_i+0xae>
    2852:	2a70      	cmp	r2, #112	; 0x70
    2854:	d1e7      	bne.n	2826 <_printf_i+0x2e>
    2856:	2220      	movs	r2, #32
    2858:	6809      	ldr	r1, [r1, #0]
    285a:	430a      	orrs	r2, r1
    285c:	6022      	str	r2, [r4, #0]
    285e:	e003      	b.n	2868 <_printf_i+0x70>
    2860:	2a75      	cmp	r2, #117	; 0x75
    2862:	d020      	beq.n	28a6 <_printf_i+0xae>
    2864:	2a78      	cmp	r2, #120	; 0x78
    2866:	d1de      	bne.n	2826 <_printf_i+0x2e>
    2868:	0022      	movs	r2, r4
    286a:	2178      	movs	r1, #120	; 0x78
    286c:	3245      	adds	r2, #69	; 0x45
    286e:	7011      	strb	r1, [r2, #0]
    2870:	4a6c      	ldr	r2, [pc, #432]	; (2a24 <_printf_i+0x22c>)
    2872:	e030      	b.n	28d6 <_printf_i+0xde>
    2874:	000e      	movs	r6, r1
    2876:	681a      	ldr	r2, [r3, #0]
    2878:	3642      	adds	r6, #66	; 0x42
    287a:	1d11      	adds	r1, r2, #4
    287c:	6019      	str	r1, [r3, #0]
    287e:	6813      	ldr	r3, [r2, #0]
    2880:	7033      	strb	r3, [r6, #0]
    2882:	2301      	movs	r3, #1
    2884:	e079      	b.n	297a <_printf_i+0x182>
    2886:	0649      	lsls	r1, r1, #25
    2888:	d5d9      	bpl.n	283e <_printf_i+0x46>
    288a:	1d11      	adds	r1, r2, #4
    288c:	6019      	str	r1, [r3, #0]
    288e:	2300      	movs	r3, #0
    2890:	5ed5      	ldrsh	r5, [r2, r3]
    2892:	2d00      	cmp	r5, #0
    2894:	da03      	bge.n	289e <_printf_i+0xa6>
    2896:	232d      	movs	r3, #45	; 0x2d
    2898:	9a04      	ldr	r2, [sp, #16]
    289a:	426d      	negs	r5, r5
    289c:	7013      	strb	r3, [r2, #0]
    289e:	4b62      	ldr	r3, [pc, #392]	; (2a28 <_printf_i+0x230>)
    28a0:	270a      	movs	r7, #10
    28a2:	9303      	str	r3, [sp, #12]
    28a4:	e02f      	b.n	2906 <_printf_i+0x10e>
    28a6:	6820      	ldr	r0, [r4, #0]
    28a8:	6819      	ldr	r1, [r3, #0]
    28aa:	0605      	lsls	r5, r0, #24
    28ac:	d503      	bpl.n	28b6 <_printf_i+0xbe>
    28ae:	1d08      	adds	r0, r1, #4
    28b0:	6018      	str	r0, [r3, #0]
    28b2:	680d      	ldr	r5, [r1, #0]
    28b4:	e005      	b.n	28c2 <_printf_i+0xca>
    28b6:	0640      	lsls	r0, r0, #25
    28b8:	d5f9      	bpl.n	28ae <_printf_i+0xb6>
    28ba:	680d      	ldr	r5, [r1, #0]
    28bc:	1d08      	adds	r0, r1, #4
    28be:	6018      	str	r0, [r3, #0]
    28c0:	b2ad      	uxth	r5, r5
    28c2:	4b59      	ldr	r3, [pc, #356]	; (2a28 <_printf_i+0x230>)
    28c4:	2708      	movs	r7, #8
    28c6:	9303      	str	r3, [sp, #12]
    28c8:	2a6f      	cmp	r2, #111	; 0x6f
    28ca:	d018      	beq.n	28fe <_printf_i+0x106>
    28cc:	270a      	movs	r7, #10
    28ce:	e016      	b.n	28fe <_printf_i+0x106>
    28d0:	3145      	adds	r1, #69	; 0x45
    28d2:	700a      	strb	r2, [r1, #0]
    28d4:	4a54      	ldr	r2, [pc, #336]	; (2a28 <_printf_i+0x230>)
    28d6:	9203      	str	r2, [sp, #12]
    28d8:	681a      	ldr	r2, [r3, #0]
    28da:	6821      	ldr	r1, [r4, #0]
    28dc:	1d10      	adds	r0, r2, #4
    28de:	6018      	str	r0, [r3, #0]
    28e0:	6815      	ldr	r5, [r2, #0]
    28e2:	0608      	lsls	r0, r1, #24
    28e4:	d522      	bpl.n	292c <_printf_i+0x134>
    28e6:	07cb      	lsls	r3, r1, #31
    28e8:	d502      	bpl.n	28f0 <_printf_i+0xf8>
    28ea:	2320      	movs	r3, #32
    28ec:	4319      	orrs	r1, r3
    28ee:	6021      	str	r1, [r4, #0]
    28f0:	2710      	movs	r7, #16
    28f2:	2d00      	cmp	r5, #0
    28f4:	d103      	bne.n	28fe <_printf_i+0x106>
    28f6:	2320      	movs	r3, #32
    28f8:	6822      	ldr	r2, [r4, #0]
    28fa:	439a      	bics	r2, r3
    28fc:	6022      	str	r2, [r4, #0]
    28fe:	0023      	movs	r3, r4
    2900:	2200      	movs	r2, #0
    2902:	3343      	adds	r3, #67	; 0x43
    2904:	701a      	strb	r2, [r3, #0]
    2906:	6863      	ldr	r3, [r4, #4]
    2908:	60a3      	str	r3, [r4, #8]
    290a:	2b00      	cmp	r3, #0
    290c:	db5c      	blt.n	29c8 <_printf_i+0x1d0>
    290e:	2204      	movs	r2, #4
    2910:	6821      	ldr	r1, [r4, #0]
    2912:	4391      	bics	r1, r2
    2914:	6021      	str	r1, [r4, #0]
    2916:	2d00      	cmp	r5, #0
    2918:	d158      	bne.n	29cc <_printf_i+0x1d4>
    291a:	9e04      	ldr	r6, [sp, #16]
    291c:	2b00      	cmp	r3, #0
    291e:	d064      	beq.n	29ea <_printf_i+0x1f2>
    2920:	0026      	movs	r6, r4
    2922:	9b03      	ldr	r3, [sp, #12]
    2924:	3642      	adds	r6, #66	; 0x42
    2926:	781b      	ldrb	r3, [r3, #0]
    2928:	7033      	strb	r3, [r6, #0]
    292a:	e05e      	b.n	29ea <_printf_i+0x1f2>
    292c:	0648      	lsls	r0, r1, #25
    292e:	d5da      	bpl.n	28e6 <_printf_i+0xee>
    2930:	b2ad      	uxth	r5, r5
    2932:	e7d8      	b.n	28e6 <_printf_i+0xee>
    2934:	6809      	ldr	r1, [r1, #0]
    2936:	681a      	ldr	r2, [r3, #0]
    2938:	0608      	lsls	r0, r1, #24
    293a:	d505      	bpl.n	2948 <_printf_i+0x150>
    293c:	1d11      	adds	r1, r2, #4
    293e:	6019      	str	r1, [r3, #0]
    2940:	6813      	ldr	r3, [r2, #0]
    2942:	6962      	ldr	r2, [r4, #20]
    2944:	601a      	str	r2, [r3, #0]
    2946:	e006      	b.n	2956 <_printf_i+0x15e>
    2948:	0649      	lsls	r1, r1, #25
    294a:	d5f7      	bpl.n	293c <_printf_i+0x144>
    294c:	1d11      	adds	r1, r2, #4
    294e:	6019      	str	r1, [r3, #0]
    2950:	6813      	ldr	r3, [r2, #0]
    2952:	8aa2      	ldrh	r2, [r4, #20]
    2954:	801a      	strh	r2, [r3, #0]
    2956:	2300      	movs	r3, #0
    2958:	9e04      	ldr	r6, [sp, #16]
    295a:	6123      	str	r3, [r4, #16]
    295c:	e054      	b.n	2a08 <_printf_i+0x210>
    295e:	681a      	ldr	r2, [r3, #0]
    2960:	1d11      	adds	r1, r2, #4
    2962:	6019      	str	r1, [r3, #0]
    2964:	6816      	ldr	r6, [r2, #0]
    2966:	2100      	movs	r1, #0
    2968:	6862      	ldr	r2, [r4, #4]
    296a:	0030      	movs	r0, r6
    296c:	f000 f870 	bl	2a50 <memchr>
    2970:	2800      	cmp	r0, #0
    2972:	d001      	beq.n	2978 <_printf_i+0x180>
    2974:	1b80      	subs	r0, r0, r6
    2976:	6060      	str	r0, [r4, #4]
    2978:	6863      	ldr	r3, [r4, #4]
    297a:	6123      	str	r3, [r4, #16]
    297c:	2300      	movs	r3, #0
    297e:	9a04      	ldr	r2, [sp, #16]
    2980:	7013      	strb	r3, [r2, #0]
    2982:	e041      	b.n	2a08 <_printf_i+0x210>
    2984:	6923      	ldr	r3, [r4, #16]
    2986:	0032      	movs	r2, r6
    2988:	9906      	ldr	r1, [sp, #24]
    298a:	9805      	ldr	r0, [sp, #20]
    298c:	9d07      	ldr	r5, [sp, #28]
    298e:	47a8      	blx	r5
    2990:	1c43      	adds	r3, r0, #1
    2992:	d043      	beq.n	2a1c <_printf_i+0x224>
    2994:	6823      	ldr	r3, [r4, #0]
    2996:	2500      	movs	r5, #0
    2998:	079b      	lsls	r3, r3, #30
    299a:	d40f      	bmi.n	29bc <_printf_i+0x1c4>
    299c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    299e:	68e0      	ldr	r0, [r4, #12]
    29a0:	4298      	cmp	r0, r3
    29a2:	da3d      	bge.n	2a20 <_printf_i+0x228>
    29a4:	0018      	movs	r0, r3
    29a6:	e03b      	b.n	2a20 <_printf_i+0x228>
    29a8:	0022      	movs	r2, r4
    29aa:	2301      	movs	r3, #1
    29ac:	3219      	adds	r2, #25
    29ae:	9906      	ldr	r1, [sp, #24]
    29b0:	9805      	ldr	r0, [sp, #20]
    29b2:	9e07      	ldr	r6, [sp, #28]
    29b4:	47b0      	blx	r6
    29b6:	1c43      	adds	r3, r0, #1
    29b8:	d030      	beq.n	2a1c <_printf_i+0x224>
    29ba:	3501      	adds	r5, #1
    29bc:	68e3      	ldr	r3, [r4, #12]
    29be:	9a09      	ldr	r2, [sp, #36]	; 0x24
    29c0:	1a9b      	subs	r3, r3, r2
    29c2:	429d      	cmp	r5, r3
    29c4:	dbf0      	blt.n	29a8 <_printf_i+0x1b0>
    29c6:	e7e9      	b.n	299c <_printf_i+0x1a4>
    29c8:	2d00      	cmp	r5, #0
    29ca:	d0a9      	beq.n	2920 <_printf_i+0x128>
    29cc:	9e04      	ldr	r6, [sp, #16]
    29ce:	0028      	movs	r0, r5
    29d0:	0039      	movs	r1, r7
    29d2:	f7ff fc27 	bl	2224 <__aeabi_uidivmod>
    29d6:	9b03      	ldr	r3, [sp, #12]
    29d8:	3e01      	subs	r6, #1
    29da:	5c5b      	ldrb	r3, [r3, r1]
    29dc:	0028      	movs	r0, r5
    29de:	7033      	strb	r3, [r6, #0]
    29e0:	0039      	movs	r1, r7
    29e2:	f7ff fb99 	bl	2118 <__udivsi3>
    29e6:	1e05      	subs	r5, r0, #0
    29e8:	d1f1      	bne.n	29ce <_printf_i+0x1d6>
    29ea:	2f08      	cmp	r7, #8
    29ec:	d109      	bne.n	2a02 <_printf_i+0x20a>
    29ee:	6823      	ldr	r3, [r4, #0]
    29f0:	07db      	lsls	r3, r3, #31
    29f2:	d506      	bpl.n	2a02 <_printf_i+0x20a>
    29f4:	6863      	ldr	r3, [r4, #4]
    29f6:	6922      	ldr	r2, [r4, #16]
    29f8:	4293      	cmp	r3, r2
    29fa:	dc02      	bgt.n	2a02 <_printf_i+0x20a>
    29fc:	2330      	movs	r3, #48	; 0x30
    29fe:	3e01      	subs	r6, #1
    2a00:	7033      	strb	r3, [r6, #0]
    2a02:	9b04      	ldr	r3, [sp, #16]
    2a04:	1b9b      	subs	r3, r3, r6
    2a06:	6123      	str	r3, [r4, #16]
    2a08:	9b07      	ldr	r3, [sp, #28]
    2a0a:	aa09      	add	r2, sp, #36	; 0x24
    2a0c:	9300      	str	r3, [sp, #0]
    2a0e:	0021      	movs	r1, r4
    2a10:	9b06      	ldr	r3, [sp, #24]
    2a12:	9805      	ldr	r0, [sp, #20]
    2a14:	f7ff fe82 	bl	271c <_printf_common>
    2a18:	1c43      	adds	r3, r0, #1
    2a1a:	d1b3      	bne.n	2984 <_printf_i+0x18c>
    2a1c:	2001      	movs	r0, #1
    2a1e:	4240      	negs	r0, r0
    2a20:	b00b      	add	sp, #44	; 0x2c
    2a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a24:	00002ed2 	.word	0x00002ed2
    2a28:	00002ec1 	.word	0x00002ec1

00002a2c <_sbrk_r>:
    2a2c:	2300      	movs	r3, #0
    2a2e:	b570      	push	{r4, r5, r6, lr}
    2a30:	4c06      	ldr	r4, [pc, #24]	; (2a4c <_sbrk_r+0x20>)
    2a32:	0005      	movs	r5, r0
    2a34:	0008      	movs	r0, r1
    2a36:	6023      	str	r3, [r4, #0]
    2a38:	f7ff fb44 	bl	20c4 <_sbrk>
    2a3c:	1c43      	adds	r3, r0, #1
    2a3e:	d103      	bne.n	2a48 <_sbrk_r+0x1c>
    2a40:	6823      	ldr	r3, [r4, #0]
    2a42:	2b00      	cmp	r3, #0
    2a44:	d000      	beq.n	2a48 <_sbrk_r+0x1c>
    2a46:	602b      	str	r3, [r5, #0]
    2a48:	bd70      	pop	{r4, r5, r6, pc}
    2a4a:	46c0      	nop			; (mov r8, r8)
    2a4c:	20000498 	.word	0x20000498

00002a50 <memchr>:
    2a50:	b2c9      	uxtb	r1, r1
    2a52:	1882      	adds	r2, r0, r2
    2a54:	4290      	cmp	r0, r2
    2a56:	d101      	bne.n	2a5c <memchr+0xc>
    2a58:	2000      	movs	r0, #0
    2a5a:	4770      	bx	lr
    2a5c:	7803      	ldrb	r3, [r0, #0]
    2a5e:	428b      	cmp	r3, r1
    2a60:	d0fb      	beq.n	2a5a <memchr+0xa>
    2a62:	3001      	adds	r0, #1
    2a64:	e7f6      	b.n	2a54 <memchr+0x4>

00002a66 <memmove>:
    2a66:	b510      	push	{r4, lr}
    2a68:	4288      	cmp	r0, r1
    2a6a:	d902      	bls.n	2a72 <memmove+0xc>
    2a6c:	188b      	adds	r3, r1, r2
    2a6e:	4298      	cmp	r0, r3
    2a70:	d308      	bcc.n	2a84 <memmove+0x1e>
    2a72:	2300      	movs	r3, #0
    2a74:	429a      	cmp	r2, r3
    2a76:	d007      	beq.n	2a88 <memmove+0x22>
    2a78:	5ccc      	ldrb	r4, [r1, r3]
    2a7a:	54c4      	strb	r4, [r0, r3]
    2a7c:	3301      	adds	r3, #1
    2a7e:	e7f9      	b.n	2a74 <memmove+0xe>
    2a80:	5c8b      	ldrb	r3, [r1, r2]
    2a82:	5483      	strb	r3, [r0, r2]
    2a84:	3a01      	subs	r2, #1
    2a86:	d2fb      	bcs.n	2a80 <memmove+0x1a>
    2a88:	bd10      	pop	{r4, pc}

00002a8a <__malloc_lock>:
    2a8a:	4770      	bx	lr

00002a8c <__malloc_unlock>:
    2a8c:	4770      	bx	lr

00002a8e <_realloc_r>:
    2a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a90:	0007      	movs	r7, r0
    2a92:	000d      	movs	r5, r1
    2a94:	0016      	movs	r6, r2
    2a96:	2900      	cmp	r1, #0
    2a98:	d105      	bne.n	2aa6 <_realloc_r+0x18>
    2a9a:	0011      	movs	r1, r2
    2a9c:	f7ff fc7a 	bl	2394 <_malloc_r>
    2aa0:	0004      	movs	r4, r0
    2aa2:	0020      	movs	r0, r4
    2aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2aa6:	2a00      	cmp	r2, #0
    2aa8:	d103      	bne.n	2ab2 <_realloc_r+0x24>
    2aaa:	f7ff fc29 	bl	2300 <_free_r>
    2aae:	0034      	movs	r4, r6
    2ab0:	e7f7      	b.n	2aa2 <_realloc_r+0x14>
    2ab2:	f000 f812 	bl	2ada <_malloc_usable_size_r>
    2ab6:	002c      	movs	r4, r5
    2ab8:	4286      	cmp	r6, r0
    2aba:	d9f2      	bls.n	2aa2 <_realloc_r+0x14>
    2abc:	0031      	movs	r1, r6
    2abe:	0038      	movs	r0, r7
    2ac0:	f7ff fc68 	bl	2394 <_malloc_r>
    2ac4:	1e04      	subs	r4, r0, #0
    2ac6:	d0ec      	beq.n	2aa2 <_realloc_r+0x14>
    2ac8:	0029      	movs	r1, r5
    2aca:	0032      	movs	r2, r6
    2acc:	f7ff fbd4 	bl	2278 <memcpy>
    2ad0:	0029      	movs	r1, r5
    2ad2:	0038      	movs	r0, r7
    2ad4:	f7ff fc14 	bl	2300 <_free_r>
    2ad8:	e7e3      	b.n	2aa2 <_realloc_r+0x14>

00002ada <_malloc_usable_size_r>:
    2ada:	1f0b      	subs	r3, r1, #4
    2adc:	681b      	ldr	r3, [r3, #0]
    2ade:	1f18      	subs	r0, r3, #4
    2ae0:	2b00      	cmp	r3, #0
    2ae2:	da01      	bge.n	2ae8 <_malloc_usable_size_r+0xe>
    2ae4:	580b      	ldr	r3, [r1, r0]
    2ae6:	18c0      	adds	r0, r0, r3
    2ae8:	4770      	bx	lr
	...

00002aec <spinCHC_agua_alto>:
    2aec:	6c41 6f74 0000 0000                         Alto....

00002af4 <spinCHC_agua_baixo>:
    2af4:	6142 7869 006f 0000                         Baixo...

00002afc <spinCHC_agua_medio>:
    2afc:	654d 6964 006f 0000                         Medio...

00002b04 <spinCHC_modo_normal>:
    2b04:	6f4e 6e72 6c61 0000                         Nornal..

00002b0c <spinCHC_modo_pesado>:
    2b0c:	6550 6173 6f64 0000                         Pesado..

00002b14 <spinCHC_modo_rapido>:
    2b14:	e152 6970 6f64 0000                         R.pido..

00002b1c <spinCHC_secar_morno>:
    2b1c:	6f4d 6e72 006f 0000                         Morno...

00002b24 <spinCHC_secar_quente>:
    2b24:	7551 6e65 6574 0000                         Quente..

00002b2c <spinCHC_secar_vapor>:
    2b2c:	6156 6f70 0072 0000                         Vapor...

00002b34 <spinner_agua>:
    2b34:	67c1 6175 003a 0000                         .gua:...

00002b3c <spinner_modo>:
    2b3c:	6f4d 6f64 003a 0000                         Modo:...

00002b44 <spinner_secar>:
    2b44:	6553 6163 3a72 0000 6425 0000 4b4f 0000     Secar:..%d..OK..

00002b54 <indicator_data>:
    2b54:	7eff 183c                                   .~<.

00002b58 <spin_indicator_data>:
    2b58:	3c18 ff7e                                   .<~.

00002b5c <sysfont_glyphs>:
    2b5c:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
    2b6c:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
    2b7c:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
    2b8c:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
    2b9c:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
    2bac:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
    2bbc:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
    2bcc:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
    2bdc:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
    2bec:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
    2bfc:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
    2c0c:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
    2c1c:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
    2c2c:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
    2c3c:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
    2c4c:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
    2c5c:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
    2c6c:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
    2c7c:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
    2c8c:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
    2c9c:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
    2cac:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
    2cbc:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
    2ccc:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
    2cdc:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
    2cec:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
    2cfc:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
    2d0c:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
    2d1c:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
    2d2c:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
    2d3c:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
    2d4c:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
    2d5c:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
    2d6c:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
    2d7c:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
    2d8c:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
    2d9c:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
    2dac:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
    2dbc:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
    2dcc:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
    2ddc:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
    2dec:	4020 0000 0800 4200 0c00 4200 1000 4200      @.....B...B...B
    2dfc:	1400 4200 1800 4200 1c00 4200 1a52 0000     ...B...B...BR...
    2e0c:	1a4e 0000 1a4e 0000 1ab0 0000 1ab0 0000     N...N...........
    2e1c:	1a66 0000 1a58 0000 1a6c 0000 1a9e 0000     f...X...l.......
    2e2c:	1b38 0000 1b18 0000 1b18 0000 1ba4 0000     8...............
    2e3c:	1b2a 0000 1b46 0000 1b1c 0000 1b54 0000     *...F.......T...
    2e4c:	1b94 0000                                   ....

00002e50 <__sf_fake_stderr>:
	...

00002e70 <__sf_fake_stdin>:
	...

00002e90 <__sf_fake_stdout>:
	...
    2eb0:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    2ec0:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    2ed0:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    2ee0:	6665 0000                                   ef..

00002ee4 <_init>:
    2ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ee6:	46c0      	nop			; (mov r8, r8)
    2ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2eea:	bc08      	pop	{r3}
    2eec:	469e      	mov	lr, r3
    2eee:	4770      	bx	lr

00002ef0 <__init_array_start>:
    2ef0:	000000dd 	.word	0x000000dd

00002ef4 <_fini>:
    2ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ef6:	46c0      	nop			; (mov r8, r8)
    2ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2efa:	bc08      	pop	{r3}
    2efc:	469e      	mov	lr, r3
    2efe:	4770      	bx	lr

00002f00 <__fini_array_start>:
    2f00:	000000b5 	.word	0x000000b5
