this folder contains tcl file - commands to run synthesis 
sdc file for timing constraints 

images folder including 5 images 
block diagram , after elaborated , after generic , after map , after opt  

reports folder 
area power timing gates after opt 
we can check these after elaborated generic map also just to see the variation 
but after opt is final data

