#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 09 00:17:14 2015
# Process ID: 6068
# Log file: C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.runs/synth_1/spiMemory.vds
# Journal file: C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spiMemory.tcl -notrace
Command: synth_design -top spiMemory -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 243.211 ; gain = 64.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spiMemory' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/spimemory.v:5]
INFO: [Synth 8-638] synthesizing module 'inputconditioner' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputconditioner' (1#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
INFO: [Synth 8-638] synthesizing module 'datamemory' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/datamemory.v:8]
	Parameter addresswidth bound to: 7 - type: integer 
	Parameter depth bound to: 128 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'datamemory' (2#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/datamemory.v:8]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (3#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:1]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
	Parameter state_GETTING_ADDRESS bound to: 3'b000 
	Parameter state_GOT_ADDRESS bound to: 3'b001 
	Parameter state_READ_1 bound to: 3'b010 
	Parameter state_READ_2 bound to: 3'b011 
	Parameter state_READ_3 bound to: 3'b100 
	Parameter state_WRITE_1 bound to: 3'b101 
	Parameter state_WRITE_2 bound to: 3'b110 
	Parameter state_DONE bound to: 3'b111 
	Parameter statewidth bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:53]
INFO: [Synth 8-256] done synthesizing module 'FSM' (4#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:1]
INFO: [Synth 8-638] synthesizing module 'addressLatch' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/addressLatch.v:1]
INFO: [Synth 8-256] done synthesizing module 'addressLatch' (5#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/addressLatch.v:1]
INFO: [Synth 8-638] synthesizing module 'misodff' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/misodff.v:1]
INFO: [Synth 8-256] done synthesizing module 'misodff' (6#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/misodff.v:1]
WARNING: [Synth 8-3848] Net leds in module/entity spiMemory does not have driver. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/spimemory.v:13]
WARNING: [Synth 8-3848] Net c3negedge in module/entity spiMemory does not have driver. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/spimemory.v:25]
INFO: [Synth 8-256] done synthesizing module 'spiMemory' (7#1) [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/spimemory.v:5]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[3]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 277.496 ; gain = 98.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DFF:negativeedge to constant 0 [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/spimemory.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 277.496 ; gain = 98.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw0'. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw0'. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/constrs_1/imports/poe/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 581.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "positiveedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MISO_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shiftReg_WE" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5562] The signal memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
   state_GETTING_ADDRESS |                              000 |                         00000000
       state_GOT_ADDRESS |                              001 |                         00000001
            state_READ_1 |                              010 |                         00000010
            state_READ_2 |                              011 |                         00000011
            state_READ_3 |                              100 |                         00000100
           state_WRITE_1 |                              101 |                         00000101
           state_WRITE_2 |                              110 |                         00000110
              state_DONE |                              111 |                         00000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module datamemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 9     
Module addressLatch 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module misodff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[3]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal datamemory/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+---------------------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name   | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+---------------------+
|spiMemory   | datamemory/memory_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | spiMemory/extram__2 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+---------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fsm/dataMem_WE_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fsm/MISO_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DFF/miso_out_reg )
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[2] ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[1] ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[0] ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[2]__0 ) is unused and will be removed from module spiMemory.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'fsm/counter_reg[2]__0/Q' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[1]__0 ) is unused and will be removed from module spiMemory.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'fsm/counter_reg[1]__0/Q' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
WARNING: [Synth 8-3332] Sequential element (\fsm/counter_reg[0]__0 ) is unused and will be removed from module spiMemory.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'fsm/counter_reg[0]__0/Q' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/jdiller/Documents/Labs/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/FSM.v:35]
WARNING: [Synth 8-3332] Sequential element (\fsm/MISO_enable_reg ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\fsm/dataMem_WE_reg ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\DFF/miso_out_reg ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\shiftregister/parallelDataOut_reg[7] ) is unused and will be removed from module spiMemory.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5562] The signal datamemory/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \datamemory/memory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    11|
|4     |LUT4     |     8|
|5     |LUT5     |    10|
|6     |RAMB18E1 |     1|
|7     |FDRE     |    47|
|8     |IBUF     |     5|
|9     |OBUF     |     1|
|10    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |    89|
|2     |  addressLatch  |addressLatch       |     7|
|3     |  conditioner1  |inputconditioner   |     9|
|4     |  conditioner2  |inputconditioner_0 |    11|
|5     |  conditioner3  |inputconditioner_1 |     9|
|6     |  datamemory    |datamemory         |     1|
|7     |  fsm           |FSM                |    17|
|8     |  shiftregister |shiftregister      |    24|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 581.848 ; gain = 403.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 581.848 ; gain = 86.563
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 581.848 ; gain = 403.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 23 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 581.848 ; gain = 390.914
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 581.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 09 00:18:45 2015...
