# Reading C:/software/Altera/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do LogicalStep_Lab2_top_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/software/Altera/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {LogicalStep_Lab2_top.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:27 on Jan 29,2025
# vcom -reportprogress 300 -93 -work work LogicalStep_Lab2_top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity LogicalStep_Lab2_top
# -- Compiling architecture structure of LogicalStep_Lab2_top
# End time: 17:24:27 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
