Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 19:34:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_19/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                 1344        0.017        0.000                      0                 1344        2.067        0.000                       0                  1345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.342}        4.685           213.447         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.079        0.000                      0                 1344        0.017        0.000                      0                 1344        2.067        0.000                       0                  1345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.685ns  (vclock rise@4.685ns - vclock rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.884ns (41.397%)  route 2.667ns (58.602%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 6.608 - 4.685 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.582ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.531ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1344, routed)        1.451     2.397    demux/CLK
    SLICE_X102Y489       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y489       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.475 r  demux/sel_reg[1]/Q
                         net (fo=25, routed)          0.194     2.669    demux/sel[1]
    SLICE_X102Y487       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     2.895 r  demux/sel_reg[8]_i_6/O[6]
                         net (fo=37, routed)          0.258     3.153    p_1_in[7]
    SLICE_X100Y485       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     3.255 r  sel[8]_i_234/O
                         net (fo=2, routed)           0.134     3.389    sel[8]_i_234_n_0
    SLICE_X100Y485       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     3.440 r  sel[8]_i_241/O
                         net (fo=1, routed)           0.022     3.462    demux/sel[8]_i_196_0[1]
    SLICE_X100Y485       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.621 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.647    demux/sel_reg[8]_i_200_n_0
    SLICE_X100Y486       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.724 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.263     3.987    demux_n_9
    SLICE_X101Y490       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     4.103 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.262     4.365    demux/sel[8]_i_64[1]
    SLICE_X101Y488       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[6])
                                                      0.168     4.533 r  demux/sel_reg[8]_i_81/O[6]
                         net (fo=2, routed)           0.307     4.840    demux_n_85
    SLICE_X100Y489       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.072     4.912 r  sel[8]_i_35/O
                         net (fo=2, routed)           0.171     5.083    sel[8]_i_35_n_0
    SLICE_X100Y489       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     5.171 r  sel[8]_i_43/O
                         net (fo=1, routed)           0.021     5.192    demux/sel[8]_i_28_0[2]
    SLICE_X100Y489       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.353 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.379    demux/sel_reg[8]_i_20_n_0
    SLICE_X100Y490       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.435 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.317     5.752    demux/O[0]
    SLICE_X100Y491       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.958 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.245     6.203    demux_n_106
    SLICE_X101Y491       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.254 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.264    demux/sel_reg[6]_0[6]
    SLICE_X101Y491       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.379 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.405    demux/sel_reg[8]_i_4_n_0
    SLICE_X101Y492       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.461 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.143     6.604    demux/sel_reg[8]_i_3_n_15
    SLICE_X101Y490       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.067     6.671 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.196     6.867    demux/sel[4]_i_2_n_0
    SLICE_X103Y487       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     6.902 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.046     6.948    demux/sel20_in[4]
    SLICE_X103Y487       FDSE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.685     4.685 r  
    AP13                                              0.000     4.685 r  clk (IN)
                         net (fo=0)                   0.000     4.685    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.030 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.030    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.030 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.317    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.341 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1344, routed)        1.267     6.608    demux/CLK
    SLICE_X103Y487       FDSE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.430     7.038    
                         clock uncertainty           -0.035     7.002    
    SLICE_X103Y487       FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.027    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[171].z_reg[171][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Destination:            genblk1[171].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.263ns (routing 0.531ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.582ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1344, routed)        1.263     1.919    demux/CLK
    SLICE_X103Y503       FDRE                                         r  demux/genblk1[171].z_reg[171][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y503       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.978 r  demux/genblk1[171].z_reg[171][0]/Q
                         net (fo=1, routed)           0.069     2.047    genblk1[171].reg_in/D[0]
    SLICE_X103Y502       FDRE                                         r  genblk1[171].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1344, routed)        1.452     2.398    genblk1[171].reg_in/CLK
    SLICE_X103Y502       FDRE                                         r  genblk1[171].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.430     1.968    
    SLICE_X103Y502       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.030    genblk1[171].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.342 }
Period(ns):         4.685
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.685       3.395      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.342       2.067      SLICE_X103Y504  demux/genblk1[43].z_reg[43][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.342       2.067      SLICE_X100Y498  demux/genblk1[165].z_reg[165][2]/C



