INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.srcs/sources_1/imports/new/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/ip/design_1_axi_lite_slave_0_0/sim/design_1_axi_lite_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_lite_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/ip/design_1_adc_0_0/sim/design_1_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_15SPJYW
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_XU9C55
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_14WQB4R
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_YFYJ3U
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ashan/8x8/done_edited/done_edited.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
