Determining compilation order of HDL files
Analyzing Verilog file reg9B.vf
Analyzing Verilog file fifomem.v
Analyzing Verilog file dropfifo.vf
Analyzing Verilog file fifotest.ant
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.FD16CE_HXILINX_reg9B into
z:/533_lab3/mini_ids/isim/work/@f@d16@c@e_@h@x@i@l@i@n@x_reg9@b.sdb
Saving Verilog parse-tree work.FD8CE_HXILINX_reg9B into
z:/533_lab3/mini_ids/isim/work/@f@d8@c@e_@h@x@i@l@i@n@x_reg9@b.sdb
Saving Verilog parse-tree work.reg9B into
z:/533_lab3/mini_ids/isim/work/reg9@b.sdb
Saving Verilog parse-tree work.fifomem into
z:/533_lab3/mini_ids/isim/work/fifomem.sdb
Saving Verilog parse-tree work.FD8CE_HXILINX_dropfifo into
z:/533_lab3/mini_ids/isim/work/@f@d8@c@e_@h@x@i@l@i@n@x_dropfifo.sdb
Saving Verilog parse-tree work.CB8CLE_HXILINX_dropfifo into
z:/533_lab3/mini_ids/isim/work/@c@b8@c@l@e_@h@x@i@l@i@n@x_dropfifo.sdb
Saving Verilog parse-tree work.CB8CE_HXILINX_dropfifo into
z:/533_lab3/mini_ids/isim/work/@c@b8@c@e_@h@x@i@l@i@n@x_dropfifo.sdb
Saving Verilog parse-tree work.comp8_MUSER_dropfifo into
z:/533_lab3/mini_ids/isim/work/comp8_@m@u@s@e@r_dropfifo.sdb
Saving Verilog parse-tree work.dropfifo into
z:/533_lab3/mini_ids/isim/work/dropfifo.sdb
Saving Verilog parse-tree work.fifotest into
z:/533_lab3/mini_ids/isim/work/fifotest.sdb
Saving Verilog parse-tree work.glbl into z:/533_lab3/mini_ids/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.FD from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XNOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3B2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7_output_stage
from c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 374 ms
Compiling module glbl
Compiling module FD(INIT=1'b0)_0
Compiling module FD(INIT=1'b0)_1
Compiling module FD(INIT=1'b0)_2
Compiling module FD(INIT=1'b0)_3
Compiling module FDC(INIT=1'b0)_0
Compiling module FD8CE_HXILINX_dropfifo
Compiling module AND4
Compiling module XNOR2
Compiling module AND2
Compiling module comp8_MUSER_dropfifo
Compiling module FD16CE_HXILINX_reg9B
Compiling module FD8CE_HXILINX_reg9B
Compiling module reg9B
Compiling module CB8CLE_HXILINX_dropfifo
Compiling module AND2B1
Compiling module OR2
Compiling module AND3B2
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=8...
ERROR:Simulator:615 -
   "K:/IP0_K.14/env/Databases/ip/export/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GE
   N_V2_7.v" Line 497. Argument given for file Identifier is not correct
