\doxysection{IWDG\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_i_w_d_g___handle_type_def}{}\label{struct_i_w_d_g___handle_type_def}\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}


IWDG Handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+iwdg.\+h$>$}



Collaboration diagram for IWDG\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=268pt]{struct_i_w_d_g___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}
\item 
\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}{Init}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
IWDG Handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00059}{59}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_i_w_d_g___handle_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67} 
\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\+\_\+\+Init\+Type\+Def}} Init}

IWDG required parameters 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00063}{63}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.

\Hypertarget{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}\index{IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!IWDG\_HandleTypeDef@{IWDG\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2} 
\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

Register base address 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source_l00061}{61}} of file \mbox{\hyperlink{stm32f4xx__hal__iwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__iwdg_8h}{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}}\end{DoxyCompactItemize}
