{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664657640639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664657640644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 15:54:00 2022 " "Processing started: Sat Oct 01 15:54:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664657640644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657640644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657640644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664657641059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664657641059 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "subtract.sv(19) " "Verilog HDL syntax warning at subtract.sv(19): extra block comment delimiter characters /* within block comment" {  } { { "subtract.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/subtract.sv" 19 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1664657649606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 0 0 " "Found 0 design units, including 0 entities, in source file subtract.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/router.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649616 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649616 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649616 ""} { "Info" "ISGN_ENTITY_NAME" "4 addition " "Found entity 4: addition" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649616 ""} { "Info" "ISGN_ENTITY_NAME" "5 subtract " "Found entity 5: subtract" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_17.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/reg_17.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649620 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_1 " "Found entity 2: reg_1" {  } { { "reg_17.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/reg_17.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.sv 0 0 " "Found 0 design units, including 0 entities, in source file multiply.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run run multiplier.sv(3) " "Verilog HDL Declaration information at multiplier.sv(3): object \"Run\" differs only in case from object \"run\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664657649626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Hex_driver.sv(24) " "Verilog HDL warning at Hex_driver.sv(24): extended using \"x\" or \"z\"" {  } { { "Hex_driver.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/Hex_driver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664657649629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Hex_driver.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/Hex_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664657649637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657649637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664657649671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run " "Elaborating entity \"control\" for hierarchy \"control:run\"" {  } { { "multiplier.sv" "run" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649672 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.sv(140) " "Verilog HDL Case Statement warning at control.sv(140): case item expression covers a value already covered by a previous case item" {  } { { "control.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/control.sv" 140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664657649673 "|multiplier|control:run"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.sv(198) " "Verilog HDL Case Statement warning at control.sv(198): case item expression covers a value already covered by a previous case item" {  } { { "control.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/control.sv" 198 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1664657649673 "|multiplier|control:run"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:A\"" {  } { { "multiplier.sv" "A" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:X " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:X\"" {  } { { "multiplier.sv" "X" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "multiplier.sv" "route" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder ripple_adder:adder " "Elaborating entity \"ripple_adder\" for hierarchy \"ripple_adder:adder\"" {  } { { "multiplier.sv" "adder" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649680 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout ripple_adder.sv(18) " "Output port \"cout\" at ripple_adder.sv(18) has no driver" {  } { { "ripple_adder.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664657649682 "|multiplier|ripple_adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition ripple_adder:adder\|addition:asdf " "Elaborating entity \"addition\" for hierarchy \"ripple_adder:adder\|addition:asdf\"" {  } { { "ripple_adder.sv" "asdf" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_adder:adder\|addition:asdf\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ripple_adder:adder\|addition:asdf\|full_adder:FA0\"" {  } { { "ripple_adder.sv" "FA0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract ripple_adder:adder\|subtract:asdfasdf " "Elaborating entity \"subtract\" for hierarchy \"ripple_adder:adder\|subtract:asdfasdf\"" {  } { { "ripple_adder.sv" "asdfasdf" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ripple_adder:adder\|mux2:mux74 " "Elaborating entity \"mux2\" for hierarchy \"ripple_adder:adder\|mux2:mux74\"" {  } { { "ripple_adder.sv" "mux74" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/ripple_adder.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "multiplier.sv" "AHex0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/multiplier.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657649695 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664657650097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664657650179 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664657650438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kayla/OneDrive/Documents/ECE385/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/kayla/OneDrive/Documents/ECE385/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657650471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664657650632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664657650632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664657650666 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664657650666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664657650666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664657650666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664657650685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 15:54:10 2022 " "Processing ended: Sat Oct 01 15:54:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664657650685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664657650685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664657650685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664657650685 ""}
