{
  "DESIGN_NAME": "salsa20",
  "VERILOG_FILES": "dir::src/salsa20.v",
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
  "GPL_CELL_PADDING": 4,
  "DPL_CELL_PADDING": 4,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DIODE_ON_PORTS": "in",
  "FP_CORE_UTIL": 20,
  "pdk::sky130*": {
    "MAX_FANOUT_CONSTRAINT": 6,
    "CLOCK_PERIOD": 36.73,
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 38,
      "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,
      "PL_TARGET_DENSITY": 0.32
    }
  }
}
