{
	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "3-2",

		"registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0x00",
				"info": "PFIC interrupt enable status register 1",
				"reset_value": "0x0000032C",
				"bits_fields": "[]"
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0x04",
				"info": "PFIC interrupt enable status register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0x20",
				"info": "PFIC interrupt pending status register 1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0x24",
				"info": "PFIC interrupt pending status register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0x40",
				"info": "PFIC interrupt priority threshold configuration register",	 
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0x4C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IDCFGR": {
				"name": "R32_PFIC_IDCFGR",
				"address": "0x50",
				"info": "PFIC fast interrupt ID configuration register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_FIADDRR0": {
				"name": "R32_PFIC_FIADDRR0",
				"address": "0x60",
				"info": "PFIC fast interrupt 0 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": "[]"
			},
			"R32_PFIC_FIADDRR1": {
				"name": "R32_PFIC_FIADDRR1",
				"address": "0x64",
				"info": "PFIC fast interrupt 1 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": "[]"
			},
			"R32_PFIC_FIADDRR2": {
				"name": "R32_PFIC_FIADDRR2",
				"address": "0x68",
				"info": "PFIC fast interrupt 2 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": "[]"
			},
			"R32_PFIC_FIADDRR3": {
				"name": "R32_PFIC_FIADDRR3",
				"address": "0x6C",
				"info": "PFIC fast interrupt 3 address register",
				"reset_value": "0xXXXXXXX0",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0x100",
				"info": "PFIC interrupt enable set register",
				"reset_value": "1",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0x00000000",
				"info": "0x104 PFIC interrupt enable set register",
				"reset_value": "2",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0x00000000",
				"info": "0x180 PFIC interrupt enable clear register",
				"reset_value": "1",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0x00000000",
				"info": "0x184 PFIC interrupt enable clear register",
				"reset_value": "2",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0x00000000",
				"info": "0x200 PFIC interrupt pending set register",
				"reset_value": "1",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0x00000000",
				"info": "0x204 PFIC interrupt pending set register",
				"reset_value": "2",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR1": {
				"name": "R32_PFIC_IPRR1",
				"address": "0x00000000",
				"info": "0x280 PFIC interrupt pending clear register",
				"reset_value": "1",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR2": {
				"name": "R32_PFIC_IPRR2",
				"address": "0x00000000",
				"info": "0x284 PFIC interrupt pending clear register",
				"reset_value": "2",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR1": {
				"name": "R32_PFIC_IACTR1",
				"address": "0x00000000",
				"info": "0x300 PFIC interrupt activation status register",
				"reset_value": "1",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR2": {
				"name": "R32_PFIC_IACTR2",
				"address": "0x00000000",
				"info": "0x304 PFIC interrupt activation status register",
				"reset_value": "2",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRIORx": {
				"name": "R32_PFIC_IPRIORx",
				"address": "0x00000000",
				"info": "0x400 PFIC interrupt priority configuration",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PFIC_SCTLR": {
				"name": "R32_PFIC_SCTLR",
				"address": "0x00000000",
				"info": "0xD10 PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}			
		}	
	},

	"SYS": {
		"info": "SYS-related registers list",
		"table": "4-1",

		"registers": {
			"R8_SAFE_MODE_CTRL": {
				"name": "R8_SAFE_MODE_CTRL",
				"address": "0x40001010",
				"info": "Safe access mode control register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_SAFE_CLK_CTRL": {
				"name": "R8_SAFE_CLK_CTRL",
				"address": "0x40001011",
				"info": "Safe access clock control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SAFE_DEBUG_CTRL": {
				"name": "R8_SAFE_DEBUG_CTRL",
				"address": "0x40001012",
				"info": "Safe access debug control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SAFE_LRST_CTRL": {
				"name": "R8_SAFE_LRST_CTRL",
				"address": "0x40001013",
				"info": "Safe access long-time reset control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SAFE_ACCESS_SIG": {
				"name": "R8_SAFE_ACCESS_SIG",
				"address": "0x40001040",
				"info": "Safe access sign register",
				"reset_value": "0xX2",
				"bits_fields": "[]"
			},
			"R8_CHIP_ID": {
				"name": "R8_CHIP_ID",
				"address": "0x40001041",
				"info": "Chip ID register",
				"reset_value": "0x93/0x92/0x90",
				"bits_fields": "[]"
			},
			"R8_SAFE_ACCESS_ID": {
				"name": "R8_SAFE_ACCESS_ID",
				"address": "0x40001042",
				"info": "Safe access ID register",
				"reset_value": "0x0C",
				"bits_fields": "[]"
			},
			"R8_WDOG_COUNT": {
				"name": "R8_WDOG_COUNT",
				"address": "0x40001043",
				"info": "Watchdog counter register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_RESET_STATUS": {
				"name": "R8_RESET_STATUS",
				"address": "0x40001044",
				"info": "Reset status register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_GLOB_ROM_CFG": {
				"name": "R8_GLOB_ROM_CFG",
				"address": "0x40001044",
				"info": "FlashROM application configuration register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_GLOB_CFG_INFO": {
				"name": "R8_GLOB_CFG_INFO",
				"address": "0x40001045",
				"info": "Global configuration information status register",
				"reset_value": "0xX8",
				"bits_fields": "[]"
			},
			"R8_RST_WDOG_CTRL": {
				"name": "R8_RST_WDOG_CTRL",
				"address": "0x40001046",
				"info": "Watchdog and reset configuration register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_GLOB_RESET_KEEP": {
				"name": "R8_GLOB_RESET_KEEP",
				"address": "0x40001047",
				"info": "Reset keep register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_FLASH_DATA": {
				"name": "R32_FLASH_DATA",
				"address": "0x40001800",
				"info": "FlashROM word data register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_FLASH_CONTROL": {
				"name": "R32_FLASH_CONTROL",
				"address": "0x40001804",
				"info": "FlashROM control register",
				"reset_value": "0x074000XX",
				"bits_fields": "[]"
			},
			"R8_FLASH_DATA": {
				"name": "R8_FLASH_DATA",
				"address": "0x40001804",
				"info": "FlashROM byte data register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_FLASH_CTRL": {
				"name": "R8_FLASH_CTRL",
				"address": "0x40001806",
				"info": "FlashROM access control register",
				"reset_value": "0x40",
				"bits_fields": "[]"
			},
			"R8_FLASH_CFG": {
				"name": "R8_FLASH_CFG",
				"address": "0x40001807",
				"info": "FlashROM access configuration register",
				"reset_value": "0x07",
				"bits_fields": "[]"
			}
		}	
	},

	"PWR": {
		"info": "List of PWR-related registers",
		"table": "5-1",

		"registers": {
			"R8_SLP_CLK_OFF0": {
				"name": "R8_SLP_CLK_OFF0",
				"address": "0x4000100C",
				"info": "Sleep clock control register 0",
				"reset_value": "0x00"
			},
			"R8_SLP_CLK_OFF1": {
				"name": "R8_SLP_CLK_OFF1",
				"address": "0x4000100D",
				"info": "Sleep clock control register 1",
				"reset_value": "0x00"
			},
			"R8_SLP_WAKE_CTRL": {
				"name": "R8_SLP_WAKE_CTRL",
				"address": "0x4000100E",
				"info": "Wakeup event configuration register",
				"reset_value": "0x00"
			},
			"R8_SLP_POWER_CTRL": {
				"name": "R8_SLP_POWER_CTRL",
				"address": "0x4000100F",
				"info": "Peripheral sleep power control register",
				"reset_value": "0x20"
			},
			"R16_POWER_PLAN": {
				"name": "R16_POWER_PLAN",
				"address": "0x40001020",
				"info": "Sleep power management register",
				"reset_value": "0x00"
			},
			"R16_AUX_POWER_ADJ": {
				"name": "R16_AUX_POWER_ADJ",
				"address": "0x40001022",
				"info": "Auxiliary power adjustment control register",
				"reset_value": "0x11DF"
			},
			"R8_BAT_DET_CTRL": {
				"name": "R8_BAT_DET_CTRL",
				"address": "0x40001024",
				"info": "Battery voltage detection control register",
				"reset_value": "0x0XXX"
			},
			"R8_BAT_DET_CFG": {
				"name": "R8_BAT_DET_CFG",
				"address": "0x40001025",
				"info": "Battery voltage detection configuration register",
				"reset_value": "0x00"
			},
			"R8_BAT_STATUS": {
				"name": "R8_BAT_STATUS",
				"address": "0x40001026",
				"info": "Battery status register",
				"reset_value": "0x02"
			}
		}
	},

	"CLK": {
		"info": "CLK-related registers list",
		"table": "6-1",

		"registers": {
			"R16_CLK_SYS_CFG": {
				"name": "R16_CLK_SYS_CFG",
				"address": "0x40001008",
				"info": "System clock configuration register",
				"reset_value": ""
			},
			"R8_HFCK_PWR_CTRL": {
				"name": "R8_HFCK_PWR_CTRL",
				"address": "0x4000100A",
				"info": "High frequency clock module power control register",
				"reset_value": "0x0003"
			},
			"R16_INT32K_TUNE": {
				"name": "R16_INT32K_TUNE",
				"address": "0x4000102C",
				"info": "Internal 32KHz clock calibration register",
				"reset_value": "0x14"
			},
			"R8_XT32K_TUNE": {
				"name": "R8_XT32K_TUNE",
				"address": "0x4000102E",
				"info": "External 32KHz clock resonance control register",
				"reset_value": "0x1011"
			},
			"R8_CK32K_CONFIG": {
				"name": "R8_CK32K_CONFIG",
				"address": "0x4000102F",
				"info": "32KHz oscillator configuration register",
				"reset_value": "0xC7"
			},
			"R8_XT32M_TUNE": {
				"name": "R8_XT32M_TUNE",
				"address": "0x4000104E",
				"info": "External 32MHz clock resonance tune register",
				"reset_value": "0xX2"
			},
			"R16_OSC_CAL_CNT": {
				"name": "R16_OSC_CAL_CNT",
				"address": "0x40001050",
				"info": "Oscillator frequency calibration count register",
				"reset_value": "0x02"
			},
			"R8_OSC_CAL_OV_CNT": {
				"name": "R8_OSC_CAL_OV_CNT",
				"address": "0x40001052",
				"info": "Oscillator frequency calibration overflow number register",
				"reset_value": "0xXXXX"
			},
			"R8_OSC_CAL_CTRL": {
				"name": "R8_OSC_CAL_CTRL",
				"address": "0x40001053",
				"info": "Oscillator frequency calibration control register",
				"reset_value": "0x00"
			},
			"R8_PLL_CONFIG": {
				"name": "R8_PLL_CONFIG",
				"address": "0x4000104B",
				"info": "PLL configuration register",
				"reset_value": "0x09"
			},
			"R8_RTC_FLAG_CTRL": {
				"name": "R8_RTC_FLAG_CTRL",
				"address": "0x40001030",
				"info": "RTC flag and control register",
				"reset_value": "0x0A"
			},
			"R8_RTC_MODE_CTRL": {
				"name": "R8_RTC_MODE_CTRL",
				"address": "0x40001031",
				"info": "RTC mode control register",
				"reset_value": "0x30"
			},
			"R32_RTC_TRIG": {
				"name": "R32_RTC_TRIG",
				"address": "0x40001034",
				"info": "RTC trigger value register",
				"reset_value": "0x02"
			},
			"R16_RTC_CNT_32K": {
				"name": "R16_RTC_CNT_32K",
				"address": "0x40001038",
				"info": "RTC based 32768Hz count value register",
				"reset_value": ""
			},
			"R16_RTC_CNT_2S": {
				"name": "R16_RTC_CNT_2S",
				"address": "0x4000103A",
				"info": "RTC count value register in unit of 2 seconds",
				"reset_value": "0x00000000"
			},
			"R32_RTC_CNT_DAY": {
				"name": "R32_RTC_CNT_DAY",
				"address": "0x4000103C",
				"info": "RTC count value register in unit of day",
				"reset_value": "0x0000XXX"
			}
		}
	},

	"GPIO": {
		"info": "GPIO-related registers list",
		"table": "7-9",

		"registers": {
			"R16_PIN_ALTERNATE": {
				"name": "R16_PIN_ALTERNATE",
				"address": "0x40001018",
				"info": "Function pin remapping register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PIN_CONFIG": {
				"name": "R16_PIN_CONFIG",
				"address": "0x4000101A",
				"info": "Function pin configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_PIN_IN_DIS": {
				"name": "R32_PIN_IN_DIS",
				"address": "0x4000101C",
				"info": "Function pin digital input disable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PA_INT_EN": {
				"name": "R16_PA_INT_EN",
				"address": "0x40001090",
				"info": "PA port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PB_INT_EN": {
				"name": "R16_PB_INT_EN",
				"address": "0x40001092",
				"info": "PB port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PA_INT_MODE": {
				"name": "R16_PA_INT_MODE",
				"address": "0x40001094",
				"info": "PA port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PB_INT_MODE": {
				"name": "R16_PB_INT_MODE",
				"address": "0x40001096",
				"info": "PB port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PA_INT_IF": {
				"name": "R16_PA_INT_IF",
				"address": "0x4000109C",
				"info": "PA port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_PB_INT_IF": {
				"name": "R16_PB_INT_IF",
				"address": "0x4000109E",
				"info": "PB port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_PA_DIR": {
				"name": "R32_PA_DIR",
				"address": "0x400010A0",
				"info": "PA port direction configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PA_PIN": {
				"name": "R32_PA_PIN",
				"address": "0x400010A4",
				"info": "PA port pin input register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_PA_OUT": {
				"name": "R32_PA_OUT",
				"address": "0x400010A8",
				"info": "PA port data output register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PA_CLR": {
				"name": "R32_PA_CLR",
				"address": "0x400010AC",
				"info": "PA port data reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PA_PU": {
				"name": "R32_PA_PU",
				"address": "0x400010B0",
				"info": "PA port pull-up resistor configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PA_PD_DRV": {
				"name": "R32_PA_PD_DRV",
				"address": "0x400010B4",
				"info": "PA port pull-down/drive configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PA_SET": {
				"name": "R32_PA_SET",
				"address": "0x400010B8",
				"info": "PA port output set",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_DIR": {
				"name": "R32_PB_DIR",
				"address": "0x00000000",
				"info": "0x400010C0 PB port direction configuration",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_PIN": {
				"name": "R32_PB_PIN",
				"address": "0x00000000",
				"info": "0x400010C4 PB port pin input",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_OUT": {
				"name": "R32_PB_OUT",
				"address": "0x00XXXXXX",
				"info": "0x400010C8 PB port data output",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_CLR": {
				"name": "R32_PB_CLR",
				"address": "0x00000000",
				"info": "0x400010CC PB port data reset",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_PU": {
				"name": "R32_PB_PU",
				"address": "0x00000000",
				"info": "0x400010D0 PB port pull-up resistor configuration",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_PD_DRV": {
				"name": "R32_PB_PD_DRV",
				"address": "0x00000000",
				"info": "0x400010D4 PB port pull-down/drive configuration",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_PB_SET": {
				"name": "R32_PB_SET",
				"address": "0x00000000",
				"info": "0x400010D8 PB port output set",
				"reset_value": "register0x00000000",
				"bits_fields": "[]"
			}
		}
	},

	"TIM0": {
		"info": "TIM0-related registers list",
		"table": "8-1",

		"registers": {
			"R8_TMR0_CTRL_MOD": {
				"name": "R8_TMR0_CTRL_MOD",
				"address": "0x40002000",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": "[]"
			},
			"R8_TMR0_CTRL_DMA": {
				"name": "R8_TMR0_CTRL_DMA",
				"address": "0x40002001",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR0_INTER_EN": {
				"name": "R8_TMR0_INTER_EN",
				"address": "0x40002002",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR0_INT_FLAG": {
				"name": "R8_TMR0_INT_FLAG",
				"address": "0x40002006",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR0_FIFO_COUNT": {
				"name": "R8_TMR0_FIFO_COUNT",
				"address": "0x40002007",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": "[]"
			},
			"R32_TMR0_COUNT": {
				"name": "R32_TMR0_COUNT",
				"address": "0x40002008",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR0_CNT_END": {
				"name": "R32_TMR0_CNT_END",
				"address": "0x4000200C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR0_FIFO": {
				"name": "R32_TMR0_FIFO",
				"address": "0x40002010",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR0_DMA_NOW": {
				"name": "R32_TMR0_DMA_NOW",
				"address": "0x40002014",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR0_DMA_BEG": {
				"name": "R32_TMR0_DMA_BEG",
				"address": "0x40002018",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR0_DMA_END": {
				"name": "R32_TMR0_DMA_END",
				"address": "0x4000201C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			}
		}
	},

	"TIM1": {
		"info": "TIM1-related registers list",
		"table": "8-2",

		"registers": {
			"R8_TMR1_CTRL_MOD": {
				"name": "R8_TMR1_CTRL_MOD",
				"address": "0x40002400",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": "[]"
			},
			"R8_TMR1_CTRL_DMA": {
				"name": "R8_TMR1_CTRL_DMA",
				"address": "0x40002401",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR1_INTER_EN": {
				"name": "R8_TMR1_INTER_EN",
				"address": "0x40002402",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR1_INT_FLAG": {
				"name": "R8_TMR1_INT_FLAG",
				"address": "0x40002406",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR1_FIFO_COUNT": {
				"name": "R8_TMR1_FIFO_COUNT",
				"address": "0x40002407",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": "[]"
			},
			"R32_TMR1_COUNT": {
				"name": "R32_TMR1_COUNT",
				"address": "0x40002408",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR1_CNT_END": {
				"name": "R32_TMR1_CNT_END",
				"address": "0x4000240C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR1_FIFO": {
				"name": "R32_TMR1_FIFO",
				"address": "0x40002410",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR1_DMA_NOW": {
				"name": "R32_TMR1_DMA_NOW",
				"address": "0x40002414",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR1_DMA_BEG": {
				"name": "R32_TMR1_DMA_BEG",
				"address": "0x40002418",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR1_DMA_END": {
				"name": "R32_TMR1_DMA_END",
				"address": "0x4000241C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			}
		}
	},

	"TIM2": {
		"info": "TIM2-related registers list",
		"table": "8-3",

		"registers": {
			"R8_TMR2_CTRL_MOD": {
				"name": "R8_TMR2_CTRL_MOD",
				"address": "0x40002800",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": "[]"
			},
			"R8_TMR2_CTRL_DMA": {
				"name": "R8_TMR2_CTRL_DMA",
				"address": "0x40002801",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR2_INTER_EN": {
				"name": "R8_TMR2_INTER_EN",
				"address": "0x40002802",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR2_INT_FLAG": {
				"name": "R8_TMR2_INT_FLAG",
				"address": "0x40002806",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR2_FIFO_COUNT": {
				"name": "R8_TMR2_FIFO_COUNT",
				"address": "0x40002807",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": "[]"
			},
			"R32_TMR2_COUNT": {
				"name": "R32_TMR2_COUNT",
				"address": "0x40002808",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR2_CNT_END": {
				"name": "R32_TMR2_CNT_END",
				"address": "0x4000280C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR2_FIFO": {
				"name": "R32_TMR2_FIFO",
				"address": "0x40002810",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR2_DMA_NOW": {
				"name": "R32_TMR2_DMA_NOW",
				"address": "0x40002814",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR2_DMA_BEG": {
				"name": "R32_TMR2_DMA_BEG",
				"address": "0x40002818",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR2_DMA_END": {
				"name": "R32_TMR2_DMA_END",
				"address": "0x4000281C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			}
		}
	},

	"TIM3": {
		"info": "TIM3-related registers list",
		"table": "8-4",

		"registers": {
			"R8_TMR3_CTRL_MOD": {
				"name": "R8_TMR3_CTRL_MOD",
				"address": "0x40002C00",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": "[]"
			},
			"R8_TMR3_CTRL_DMA": {
				"name": "R8_TMR3_CTRL_DMA",
				"address": "0x40002C01",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR3_INTER_EN": {
				"name": "R8_TMR3_INTER_EN",
				"address": "0x40002C02",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR3_INT_FLAG": {
				"name": "R8_TMR3_INT_FLAG",
				"address": "0x40002C06",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TMR3_FIFO_COUNT": {
				"name": "R8_TMR3_FIFO_COUNT",
				"address": "0x40002C07",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": "[]"
			},
			"R32_TMR3_COUNT": {
				"name": "R32_TMR3_COUNT",
				"address": "0x40002C08",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR3_CNT_END": {
				"name": "R32_TMR3_CNT_END",
				"address": "0x40002C0C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR3_FIFO": {
				"name": "R32_TMR3_FIFO",
				"address": "0x40002C10",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR3_DMA_NOW": {
				"name": "R32_TMR3_DMA_NOW",
				"address": "0x40002C14",
				"info": "DMA count buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR3_DMA_BEG": {
				"name": "R32_TMR3_DMA_BEG",
				"address": "0x40002C18",
				"info": "DMA begin buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_TMR3_DMA_END": {
				"name": "R32_TMR3_DMA_END",
				"address": "0x40002C1C",
				"info": "DMA end buffer address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			}
		}
	},

	"UART0": {
		"info": "UART0-related registers list",
		"table": "9-1",

		"registers": {
			"R8_UART0_MCR": {
				"name": "R8_UART0_MCR",
				"address": "0x40003000",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART0_IER": {
				"name": "R8_UART0_IER",
				"address": "0x40003001",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART0_FCR": {
				"name": "R8_UART0_FCR",
				"address": "0x40003002",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART0_LCR": {
				"name": "R8_UART0_LCR",
				"address": "0x40003003",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART0_IIR": {
				"name": "R8_UART0_IIR",
				"address": "0x40003004",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_UART0_LSR": {
				"name": "R8_UART0_LSR",
				"address": "0x40003005",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": "[]"
			},
			"R8_UART0_MSR": {
				"name": "R8_UART0_MSR",
				"address": "0x40003006",
				"info": "MODEM status register",
				"reset_value": "0xX0",
				"bits_fields": "[]"
			},
			"R8_UART0_RBR": {
				"name": "R8_UART0_RBR",
				"address": "0x40003008",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART0_THR": {
				"name": "R8_UART0_THR",
				"address": "0x40003008",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART0_RFC": {
				"name": "R8_UART0_RFC",
				"address": "0x4000300A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART0_TFC": {
				"name": "R8_UART0_TFC",
				"address": "0x4000300B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UART0_DL": {
				"name": "R16_UART0_DL",
				"address": "0x4000300C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART0_DIV": {
				"name": "R8_UART0_DIV",
				"address": "0x4000300E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART0_ADR": {
				"name": "R8_UART0_ADR",
				"address": "0x4000300F",
				"info": "Slave address register",
				"reset_value": "0xFF",
				"bits_fields": "[]"
			}
		}
	},

	"UART1": {
		"info": "UART1-related registers list",
		"table": "9-2",

		"registers": {
			"R8_UART1_MCR": {
				"name": "R8_UART1_MCR",
				"address": "0x40003400",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART1_IER": {
				"name": "R8_UART1_IER",
				"address": "0x40003401",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART1_FCR": {
				"name": "R8_UART1_FCR",
				"address": "0x40003402",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART1_LCR": {
				"name": "R8_UART1_LCR",
				"address": "0x40003403",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART1_IIR": {
				"name": "R8_UART1_IIR",
				"address": "0x40003404",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_UART1_LSR": {
				"name": "R8_UART1_LSR",
				"address": "0x40003405",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": "[]"
			},
			"R8_UART1_RBR": {
				"name": "R8_UART1_RBR",
				"address": "0x40003408",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART1_THR": {
				"name": "R8_UART1_THR",
				"address": "0x40003408",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART1_RFC": {
				"name": "R8_UART1_RFC",
				"address": "0x4000340A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART1_TFC": {
				"name": "R8_UART1_TFC",
				"address": "0x4000340B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UART1_DL": {
				"name": "R16_UART1_DL",
				"address": "0x4000340C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART1_DIV": {
				"name": "R8_UART1_DIV",
				"address": "0x4000340E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			}
		}
	},

	"UART2": {
		"info": "USART2-related registers list",
		"table": "9-3",

		"registers": {
			"R8_UART2_MCR": {
				"name": "R8_UART2_MCR",
				"address": "0x40003800",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART2_IER": {
				"name": "R8_UART2_IER",
				"address": "0x40003801",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART2_FCR": {
				"name": "R8_UART2_FCR",
				"address": "0x40003802",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART2_LCR": {
				"name": "R8_UART2_LCR",
				"address": "0x40003803",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART2_IIR": {
				"name": "R8_UART2_IIR",
				"address": "0x40003804",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_UART2_LSR": {
				"name": "R8_UART2_LSR",
				"address": "0x40003805",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": "[]"
			},
			"R8_UART2_RBR": {
				"name": "R8_UART2_RBR",
				"address": "0x40003808",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART2_THR": {
				"name": "R8_UART2_THR",
				"address": "0x40003808",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART2_RFC": {
				"name": "R8_UART2_RFC",
				"address": "0x4000380A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART2_TFC": {
				"name": "R8_UART2_TFC",
				"address": "0x4000380B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UART2_DL": {
				"name": "R16_UART2_DL",
				"address": "0x4000380C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART2_DIV": {
				"name": "R8_UART2_DIV",
				"address": "0x4000380E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			}
		}
	},

	"UART3": {
		"info": "UART3-related registers list",
		"table": "9-4",

		"registers": {
			"R8_UART3_MCR": {
				"name": "R8_UART3_MCR",
				"address": "0x40003C00",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART3_IER": {
				"name": "R8_UART3_IER",
				"address": "0x40003C01",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART3_FCR": {
				"name": "R8_UART3_FCR",
				"address": "0x40003C02",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART3_LCR": {
				"name": "R8_UART3_LCR",
				"address": "0x40003C03",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART3_IIR": {
				"name": "R8_UART3_IIR",
				"address": "0x40003C04",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": "[]"
			},
			"R8_UART3_LSR": {
				"name": "R8_UART3_LSR",
				"address": "0x40003C05",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": "[]"
			},
			"R8_UART3_RBR": {
				"name": "R8_UART3_RBR",
				"address": "0x40003C08",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART3_THR": {
				"name": "R8_UART3_THR",
				"address": "0x40003C08",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART3_RFC": {
				"name": "R8_UART3_RFC",
				"address": "0x40003C0A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UART3_TFC": {
				"name": "R8_UART3_TFC",
				"address": "0x40003C0B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UART3_DL": {
				"name": "R16_UART3_DL",
				"address": "0x40003C0C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UART3_DIV": {
				"name": "R8_UART3_DIV",
				"address": "0x40003C0E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			}
		}
	},

	"SPI0": {
		"info": "SPI0-related registers list",
		"table": "10-1",

		"registers": {
			"R8_SPI0_CTRL_MOD": {
				"name": "R8_SPI0_CTRL_MOD",
				"address": "0x40004000",
				"info": "SPI0 mode control register",
				"reset_value": "0x02",
				"bits_fields": "[]"
			},
			"R8_SPI0_CTRL_CFG": {
				"name": "R8_SPI0_CTRL_CFG",
				"address": "0x40004001",
				"info": "SPI0 configuration register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SPI0_INTER_EN": {
				"name": "R8_SPI0_INTER_EN",
				"address": "0x40004002",
				"info": "SPI0 interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SPI0_SLAVE_PRE": {
				"name": "R8_SPI0_SLAVE_PRE",
				"address": "0x40004003",
				"info": "SPI0 clock divider register in master mode SPI0 preset data register in slave mode",
				"reset_value": "0x10",
				"bits_fields": "[]"
			},
			"R8_SPI0_BUFFER": {
				"name": "R8_SPI0_BUFFER",
				"address": "0x40004004",
				"info": "SPI0 data buffer",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_SPI0_RUN_FLAG": {
				"name": "R8_SPI0_RUN_FLAG",
				"address": "0x40004005",
				"info": "SPI0 working status register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_SPI0_INT_FLAG": {
				"name": "R8_SPI0_INT_FLAG",
				"address": "0x40004006",
				"info": "SPI0 interrupt flag register",
				"reset_value": "0x40",
				"bits_fields": "[]"
			},
			"R8_SPI0_FIFO_COUNT": {
				"name": "R8_SPI0_FIFO_COUNT",
				"address": "0x40004007",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_SPI0_TOTAL_CNT": {
				"name": "R16_SPI0_TOTAL_CNT",
				"address": "0x4000400C",
				"info": "SPI0 transceiver data total length register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R8_SPI0_FIFO": {
				"name": "R8_SPI0_FIFO",
				"address": "0x40004010",
				"info": "SPI0 data FIFO register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_SPI0_FIFO_COUNT1": {
				"name": "R8_SPI0_FIFO_COUNT1",
				"address": "0x40004013",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_SPI0_DMA_NOW": {
				"name": "R32_SPI0_DMA_NOW",
				"address": "0x40004014",
				"info": "SPI0 DMA buffer current address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_SPI0_DMA_BEG": {
				"name": "R32_SPI0_DMA_BEG",
				"address": "0x40004018",
				"info": "SPI0 DMA buffer start address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_SPI0_DMA_END": {
				"name": "R32_SPI0_DMA_END",
				"address": "0x4000401C",
				"info": "SPI0 DMA buffer end address",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			}
		}
	},

	"SPI1": {
		"info": "SPI1-related registers list",
		"table": "10-2",

		"registers": {
			"R8_SPI1_CTRL_MOD": {
				"name": "R8_SPI1_CTRL_MOD",
				"address": "0x40004400",
				"info": "SPI0 mode control register",
				"reset_value": "0x00"
			},
			"R8_SPI1_CTRL_CFG": {
				"name": "R8_SPI1_CTRL_CFG",
				"address": "0x40004401",
				"info": "SPI0 configuration register",
				"reset_value": "0x02"
			},
			"R8_SPI1_INTER_EN": {
				"name": "R8_SPI1_INTER_EN",
				"address": "0x40004402",
				"info": "SPI0 interrupt enable register",
				"reset_value": "0x00"
			},
			"R8_SPI1_CLOCK_DIV": {
				"name": "R8_SPI1_CLOCK_DIV",
				"address": "0x40004403",
				"info": "SPI1 clock divider register in master mode",
				"reset_value": "0x00"
			},
			"R8_SPI1_BUFFER": {
				"name": "R8_SPI1_BUFFER",
				"address": "0x40004404",
				"info": "SPI0 data buffer",
				"reset_value": "0x10"
			},
			"R8_SPI1_RUN_FLAG": {
				"name": "R8_SPI1_RUN_FLAG",
				"address": "0x40004405",
				"info": "SPI0 working status register",
				"reset_value": "0xXX"
			},
			"R8_SPI1_INT_FLAG": {
				"name": "R8_SPI1_INT_FLAG",
				"address": "0x40004406",
				"info": "SPI0 interrupt flag register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO_COUNT": {
				"name": "R8_SPI1_FIFO_COUNT",
				"address": "0x40004407",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x40"
			},
			"R16_SPI1_TOTAL_CNT": {
				"name": "R16_SPI1_TOTAL_CNT",
				"address": "0x4000440C",
				"info": "SPI0 transceiver data total length register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO": {
				"name": "R8_SPI1_FIFO",
				"address": "0x40004410",
				"info": "SPI0 data FIFO register",
				"reset_value": "0x00"
			},
			"R8_SPI1_FIFO_COUNT1": {
				"name": "R8_SPI1_FIFO_COUNT1",
				"address": "0x40004413",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0xXX"
			}
		}
	},

	"PWM": {
		"info": "PWM-related registers list",
		"table": "11-1",

		"registers": {
			"R8_PWM_OUT_EN": {
				"name": "R8_PWM_OUT_EN",
				"address": "0x40005000",
				"info": "PWMx output enable register",
				"reset_value": "0x0000XXXX"
			},
			"R8_PWM_POLAR": {
				"name": "R8_PWM_POLAR",
				"address": "0x40005001",
				"info": "PWMx output polarity configuration register",
				"reset_value": "0x00"
			},
			"R8_PWM_CONFIG": {
				"name": "R8_PWM_CONFIG",
				"address": "0x40005002",
				"info": "PWMx configuration register",
				"reset_value": "0x00"
			},
			"R8_PWM_CLOCK_DIV": {
				"name": "R8_PWM_CLOCK_DIV",
				"address": "0x40005003",
				"info": "PWMx clock divider register",
				"reset_value": "0x0X"
			},
			"R32_PWM4_7_DATA": {
				"name": "R32_PWM4_7_DATA",
				"address": "0x40005004",
				"info": "PWM4/5/6/7 data hold register",
				"reset_value": "0x00"
			},
			"R8_PWM4_DATA": {
				"name": "R8_PWM4_DATA",
				"address": "0x40005004",
				"info": "PWM4 data hold register",
				"reset_value": "0xXXXXXXXX"
			},
			"R8_PWM5_DATA": {
				"name": "R8_PWM5_DATA",
				"address": "0x40005005",
				"info": "PWM5 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM6_DATA": {
				"name": "R8_PWM6_DATA",
				"address": "0x40005006",
				"info": "PWM6 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM7_DATA": {
				"name": "R8_PWM7_DATA",
				"address": "0x40005007",
				"info": "PWM7 data hold register",
				"reset_value": "0xXX"
			},
			"R32_PWM8_11_DATA": {
				"name": "R32_PWM8_11_DATA",
				"address": "0x40005008",
				"info": "PWM8/9/10/11 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM8_DATA": {
				"name": "R8_PWM8_DATA",
				"address": "0x40005008",
				"info": "PWM8 data hold register",
				"reset_value": "0xXXXXXXXX"
			},
			"R8_PWM9_DATA": {
				"name": "R8_PWM9_DATA",
				"address": "0x40005009",
				"info": "PWM9 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM10_DATA": {
				"name": "R8_PWM10_DATA",
				"address": "0x4000500A",
				"info": "PWM10 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM11_DATA": {
				"name": "R8_PWM11_DATA",
				"address": "0x4000500B",
				"info": "PWM11 data hold register",
				"reset_value": "0xXX"
			},
			"R8_PWM_INT_CTRL": {
				"name": "R8_PWM_INT_CTRL",
				"address": "0x4000500C",
				"info": "PWMx interrupt control and status register",
				"reset_value": "0xXX"
			},
			"R32_PWM_REG_DATA8": {
				"name": "R32_PWM_REG_DATA8",
				"address": "0x40005010",
				"info": "PWM8/9 data register",
				"reset_value": "0x00"
			},
			"R32_PWM_REG_CYCLE": {
				"name": "R32_PWM_REG_CYCLE",
				"address": "0x40005014",
				"info": "PWM cycle count end register",
				"reset_value": "0xXXXXXXXX"
			}
		}
	},

	"I2C": {
		"info": "I2C-related registers list",
		"table": "12-1",

		"registers": {
			"R16_I2C_CTRL1": {
				"name": "R16_I2C_CTRL1",
				"address": "0x40004800",
				"info": "I2C control register 1",
				"reset_value": "0x0002"
			},
			"R16_I2C_CTRL2": {
				"name": "R16_I2C_CTRL2",
				"address": "0x40004804",
				"info": "I2C control register 2",
				"reset_value": "0x0000"
			},
			"R16_I2C_OADDR1": {
				"name": "R16_I2C_OADDR1",
				"address": "0x40004808",
				"info": "I2C address register 1",
				"reset_value": "0x0000"
			},
			"R16_I2C_OADDR2": {
				"name": "R16_I2C_OADDR2",
				"address": "0x4000480C",
				"info": "I2C address register 2",
				"reset_value": "0x0000"
			},
			"R16_I2C_DATAR": {
				"name": "R16_I2C_DATAR",
				"address": "0x40004810",
				"info": "I2C data register",
				"reset_value": "0x0000"
			},
			"R16_I2C_STAR1": {
				"name": "R16_I2C_STAR1",
				"address": "0x40004814",
				"info": "I2C status register 1",
				"reset_value": "0x0000"
			},
			"R16_I2C_STAR2": {
				"name": "R16_I2C_STAR2",
				"address": "0x40004818",
				"info": "I2C status register 2",
				"reset_value": "0x0000"
			},
			"R16_I2C_CKCFGR": {
				"name": "R16_I2C_CKCFGR",
				"address": "0x4000481C",
				"info": "I2C clock register",
				"reset_value": "0x0000"
			},
			"R16_I2C_RTR": {
				"name": "R16_I2C_RTR",
				"address": "0x40004820",
				"info": "I2C rise time register",
				"reset_value": "0x0000"
			}
		}
	},

	"LCD": {
		"info": "LCD-related registers list",
		"table": "13-1",

		"registers": {
			"R8_LCD_CMD": {
				"name": "R8_LCD_CMD",
				"address": "0x40006000",
				"info": "[translate:LCD command register]",
				"reset_value": "0x00"
			},
			"R32_LCD_RAM0": {
				"name": "R32_LCD_RAM0",
				"address": "0x40006004",
				"info": "LCD RAM0 register",
				"reset_value": "0x00"
			},
			"R32_LCD_RAM1": {
				"name": "R32_LCD_RAM1",
				"address": "0x40006008",
				"info": "LCD RAM1 register",
				"reset_value": "0x00000000"
			},
			"R32_LCD_RAM2": {
				"name": "R32_LCD_RAM2",
				"address": "0x4000600C",
				"info": "LCD RAM2 register",
				"reset_value": "0x00000000"
			},
			"R32_LCD_RAM3": {
				"name": "R32_LCD_RAM3",
				"address": "0x40006010",
				"info": "LCD RAM3 register",
				"reset_value": "0x00000000"
			},
			"R32_LCD_SEG_EN": {
				"name": "R32_LCD_SEG_EN",
				"address": "0x40006014",
				"info": "LCD segment enable register",
				"reset_value": "0x00000000"
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "14-1",

		"registers": {
			"R32_IWDG_KR": {
				"name": "R32_IWDG_KR",
				"address": "0x40001000",
				"info": "[translate:Independent Watchdog key register]. Writing specific key values to this register controls the watchdog timer operation, including starting the watchdog, refreshing the counter, and enabling register access.",
				"reset_value": "0x00000000"
			},
			"R32_IWDG_CFG": {
				"name": "R32_IWDG_CFG",
				"address": "0x40001004",
				"info": "[translate:Independent Watchdog configuration register]. Holds configuration bits such as prescaler and reload values that determine watchdog timeout intervals.",
				"reset_value": "0x4FFFXFFF"
			}
		}
	},

	"ADC": {
		"info": "ADC-related registers list",
		"table": "15-1",

		"registers": {
			"R8_ADC_CHANNEL": {
				"name": "R8_ADC_CHANNEL",
				"address": "0x40001058",
				"info": "ADC input channel select register",
				"reset_value": "0x10",
				"bits_fields": "[]"
			},
			"R8_ADC_CFG": {
				"name": "R8_ADC_CFG",
				"address": "0x40001059",
				"info": "ADC configuration register",
				"reset_value": "0xA0",
				"bits_fields": "[]"
			},
			"R8_ADC_CONVERT": {
				"name": "R8_ADC_CONVERT",
				"address": "0x4000105A",
				"info": "ADC conversion control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_TEM_SENSOR": {
				"name": "R8_TEM_SENSOR",
				"address": "0x4000105B",
				"info": "Temperature sensor control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_ADC_DATA": {
				"name": "R16_ADC_DATA",
				"address": "0x4000105C",
				"info": "ADC data register",
				"reset_value": "0x0XXX",
				"bits_fields": "[]"
			},
			"R8_ADC_INT_FLAG": {
				"name": "R8_ADC_INT_FLAG",
				"address": "0x4000105E",
				"info": "ADC interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ADC_CTRL_DMA": {
				"name": "R8_ADC_CTRL_DMA",
				"address": "0x40001061",
				"info": "DMA control and status register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ADC_DMA_IF": {
				"name": "R8_ADC_DMA_IF",
				"address": "0x40001062",
				"info": "DMA and interrupt control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ADC_AUTO_CYCLE": {
				"name": "R8_ADC_AUTO_CYCLE",
				"address": "0x40001063",
				"info": "ADC and DMA interrupt flag register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R32_ADC_DMA_NOW": {
				"name": "R32_ADC_DMA_NOW",
				"address": "0x40001064",
				"info": "Continuous ADC timing cycle register",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_ADC_DMA_BEG": {
				"name": "R32_ADC_DMA_BEG",
				"address": "0x40001068",
				"info": "Current buffer address of DMA register",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_ADC_DMA_END": {
				"name": "R32_ADC_DMA_END",
				"address": "0x4000106C",
				"info": "Start buffer address of DMA",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_ADC_SCAN_CFG1": {
				"name": "R32_ADC_SCAN_CFG1",
				"address": "0x40001070",
				"info": "End buffer address of DMA",
				"reset_value": "0xFFFFFFFF",
				"bits_fields": "[]"
			},
			"R32_ADC_SCAN_CFG2": {
				"name": "R32_ADC_SCAN_CFG2",
				"address": "0x40001074",
				"info": "Scan configuration register 1",
				"reset_value": "0x000FFFFF",
				"bits_fields": "[]"
			}
		}
	},

	"TKEY": {
		"info": "TKEY-related registers list",
		"table": "16-1",

		"registers": {
			"R8_TKEY_COUNT": {
				"name": "R8_TKEY_COUNT",
				"address": "0x40001054",
				"info": "[translate:TouchKey charge/discharge time register]",
				"reset_value": "0x00000000"
			},
			"R8_TKEY_CONVERT": {
				"name": "R8_TKEY_CONVERT",
				"address": "0x40001056",
				"info": "[translate:TouchKey detection control register]",
				"reset_value": "0xXX"
			},
			"R8_TKEY_CFG": {
				"name": "R8_TKEY_CFG",
				"address": "0x40001057",
				"info": "[translate:TouchKey configuration register]",
				"reset_value": "0x00"
			},
			"R32_TKEY_SEL": {
				"name": "R32_TKEY_SEL",
				"address": "0x4000107C",
				"info": "[translate:TouchKey selection register]",
				"reset_value": "0x00"
			}
		}
	},

	"USB_CTRL": {
		"info": "USB_CTRL-related registers list",
		"table": "17-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x40008000",
				"info": "[translate:USB control register]",
				"reset_value": "0xXX"
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x40008002",
				"info": "[translate:USB interrupt enable register]",
				"reset_value": "0x06"
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x40008003",
				"info": "[translate:USB device address register]",
				"reset_value": "0x00"
			},
			"R32_USB_STATUS": {
				"name": "R32_USB_STATUS",
				"address": "0x40008004",
				"info": "[translate:USB status register]",
				"reset_value": "0x00"
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x40008005",
				"info": "[translate:USB miscellaneous status register]",
				"reset_value": "0xXX20XXXX"
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x40008006",
				"info": "[translate:USB interrupt flag register]",
				"reset_value": "0xXX"
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x40008007",
				"info": "[translate:USB interrupt status register]",
				"reset_value": "0x20"
			},
			"R8_USB_RX_LEN": {
				"name": "R8_USB_RX_LEN",
				"address": "0x40008008",
				"info": "[translate:USB receiving length register]",
				"reset_value": "0x3X"
			}
		}
	},

	"USB_DEV": {
		"info": "USB_DEV-related registers list",
		"table": "17-2",

		"registers": {
			"R8_UDEV_CTRL": {
				"name": "R8_UDEV_CTRL",
				"address": "0x40008001",
				"info": "USB device physical port control register",
				"reset_value": "0xX0",
				"bits_fields": "[]"
			},
			"R8_UEP4_1_MOD": {
				"name": "R8_UEP4_1_MOD",
				"address": "0x4000800c",
				"info": "Endpoint 1/4 mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_3_MOD": {
				"name": "R8_UEP2_3_MOD",
				"address": "0x4000800d",
				"info": "Endpoint 2/3 mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP567_MOD": {
				"name": "R8_UEP567_MOD",
				"address": "0x4000800e",
				"info": "Endpoint 5/6/7 mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_UEP0_DMA": {
				"name": "R32_UEP0_DMA",
				"address": "0x40008010",
				"info": "Start address of endpoint0 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP1_DMA": {
				"name": "R32_UEP1_DMA",
				"address": "0x40008014",
				"info": "Start address of endpoint1 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP2_DMA": {
				"name": "R32_UEP2_DMA",
				"address": "0x40008018",
				"info": "Start address of endpoint2 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP3_DMA": {
				"name": "R32_UEP3_DMA",
				"address": "0x4000801c",
				"info": "Start address of endpoint3 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP0_T_LEN": {
				"name": "R8_UEP0_T_LEN",
				"address": "0x40008020",
				"info": "Endpoint0 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP0_CTRL": {
				"name": "R8_UEP0_CTRL",
				"address": "0x40008022",
				"info": "Endpoint0 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP1_T_LEN": {
				"name": "R8_UEP1_T_LEN",
				"address": "0x40008024",
				"info": "Endpoint1 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP1_CTRL": {
				"name": "R8_UEP1_CTRL",
				"address": "0x40008026",
				"info": "Endpoint1 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_T_LEN": {
				"name": "R8_UEP2_T_LEN",
				"address": "0x40008028",
				"info": "Endpoint2 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP2_CTRL": {
				"name": "R8_UEP2_CTRL",
				"address": "0x4000802a",
				"info": "Endpoint2 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP3_T_LEN": {
				"name": "R8_UEP3_T_LEN",
				"address": "0x4000802c",
				"info": "Endpoint3 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP3_CTRL": {
				"name": "R8_UEP3_CTRL",
				"address": "0x4000802e",
				"info": "Endpoint3 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP4_T_LEN": {
				"name": "R8_UEP4_T_LEN",
				"address": "0x40008030",
				"info": "Endpoint4 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP4_CTRL": {
				"name": "R8_UEP4_CTRL",
				"address": "0x40008032",
				"info": "Endpoint4 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_UEP5_DMA": {
				"name": "R32_UEP5_DMA",
				"address": "0x40008054",
				"info": "Start address of endpoint5 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP6_DMA": {
				"name": "R32_UEP6_DMA",
				"address": "0x40008058",
				"info": "Start address of endpoint6 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP7_DMA": {
				"name": "R32_UEP7_DMA",
				"address": "0x4000805c",
				"info": "Start address of endpoint7 buffer",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP5_T_LEN": {
				"name": "R8_UEP5_T_LEN",
				"address": "0x40008064",
				"info": "Endpoint5 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP5_CTRL": {
				"name": "R8_UEP5_CTRL",
				"address": "0x40008066",
				"info": "Endpoint5 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP6_T_LEN": {
				"name": "R8_UEP6_T_LEN",
				"address": "0x40008068",
				"info": "Endpoint6 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP6_CTRL": {
				"name": "R8_UEP6_CTRL",
				"address": "0x4000806a",
				"info": "Endpoint6 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP7_T_LEN": {
				"name": "R8_UEP7_T_LEN",
				"address": "0x4000806c",
				"info": "Endpoint7 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP7_CTRL": {
				"name": "R8_UEP7_CTRL",
				"address": "0x4000806e",
				"info": "Endpoint7 control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_EPn_MODE": {
				"name": "R32_EPn_MODE",
				"address": "0x40008070",
				"info": "Endpoint8-15 control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}			
		}
	},

	"USBHS": {
		"info": "USBHS-related registers list",
		"table": "17-6",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x40008001",
				"info": "[translate:USB host physical port control register]",
				"reset_value": "0xXX"
			},
			"R8_UH_EP_MOD": {
				"name": "R8_UH_EP_MOD",
				"address": "0x4000800D",
				"info": "[translate:USB host endpoint mode control register]",
				"reset_value": "0xX0"
			},
			"R32_UH_RX_DMA": {
				"name": "R32_UH_RX_DMA",
				"address": "0x40008018",
				"info": "[translate:USB host receive buffer start address]",
				"reset_value": "0x000XXXXX"
			},
			"R32_UH_TX_DMA": {
				"name": "R32_UH_TX_DMA",
				"address": "0x4000801C",
				"info": "[translate:USB host transmit buffer start address]",
				"reset_value": "0x000XXXXX"
			},
			"R8_UH_SETUP": {
				"name": "R8_UH_SETUP",
				"address": "0x40008026",
				"info": "[translate:USB host auxiliary setting register]",
				"reset_value": "0x000XXXXX"
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x40008028",
				"info": "[translate:USB host token setting register]",
				"reset_value": "0x00"
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x4000802A",
				"info": "[translate:USB host reception endpoint control register]",
				"reset_value": "0x00"
			},
			"R8_UH_TX_LEN": {
				"name": "R8_UH_TX_LEN",
				"address": "0x4000802C",
				"info": "[translate:USB host transmission length register]",
				"reset_value": "0x00"
			}
		}
	},

	"USBFS": {
		"info": "USBFS-related registers list",
		"table": "18-2",

		"registers": {
			"R8_USB2_CTRL": {
				"name": "R8_USB2_CTRL",
				"address": "0x40009000",
				"info": "[translate:USBHS control register]",
				"reset_value": "0xXX"
			},
			"R8_USB2_BASE_MODE": {
				"name": "R8_USB2_BASE_MODE",
				"address": "0x40009001",
				"info": "[translate:USBHS mode control register]",
				"reset_value": "0x07"
			},
			"R8_USB2_INT_EN": {
				"name": "R8_USB2_INT_EN",
				"address": "0x40009002",
				"info": "[translate:USBHS interrupt enable register]",
				"reset_value": "0x00"
			},
			"R8_USB2_DEV_AD": {
				"name": "R8_USB2_DEV_AD",
				"address": "0x40009003",
				"info": "[translate:USBHS device address register]",
				"reset_value": "0x00"
			},
			"R8_USB2_WAKE_CTRL": {
				"name": "R8_USB2_WAKE_CTRL",
				"address": "0x40009004",
				"info": "[translate:USBHS remote wakeup register]",
				"reset_value": "0x00"
			},
			"R8_USB2_TEST_MODE": {
				"name": "R8_USB2_TEST_MODE",
				"address": "0x40009005",
				"info": "[translate:USBHS test mode register]",
				"reset_value": "0x00"
			},
			"R16_USB2_LPM_DATA": {
				"name": "R16_USB2_LPM_DATA",
				"address": "0x40009006",
				"info": "[translate:USBHS power management register]",
				"reset_value": "0x00"
			},
			"R8_USB2_INT_FG": {
				"name": "R8_USB2_INT_FG",
				"address": "0x40009008",
				"info": "[translate:USBHS interrupt flag register]",
				"reset_value": "0x8000"
			},
			"R8_USB2_INT_ST": {
				"name": "R8_USB2_INT_ST",
				"address": "0x40009009",
				"info": "[translate:USBHS interrupt status register]",
				"reset_value": "0x00"
			},
			"R8_USB2_MIS_ST": {
				"name": "R8_USB2_MIS_ST",
				"address": "0x4000900A",
				"info": "[translate:USBHS miscellaneous status register]",
				"reset_value": "0x00"
			},
			"R16_USB2_FRAME_NO": {
				"name": "R16_USB2_FRAME_NO",
				"address": "0x4000900C",
				"info": "[translate:USBHS frame number register]",
				"reset_value": "0x00"
			},
			"R16_USB2_BUS": {
				"name": "R16_USB2_BUS",
				"address": "0x4000900E",
				"info": "[translate:USBHS bus status register]",
				"reset_value": "0x0000"
			},
			"R16_U2EP_TX_EN": {
				"name": "R16_U2EP_TX_EN",
				"address": "0x40009010",
				"info": "[translate:USBHS endpoint transmit enable register]",
				"reset_value": "0x0000"
			},
			"R16_U2EP_RX_EN": {
				"name": "R16_U2EP_RX_EN",
				"address": "0x40009012",
				"info": "[translate:USBHS endpoint receive enable register]",
				"reset_value": "0x0000"
			},
			"R16_U2EP_T_TOG_AUTO": {
				"name": "R16_U2EP_T_TOG_AUTO",
				"address": "0x40009014",
				"info": "[translate:USBHS endpoint transmit auto-flip enable register]",
				"reset_value": "0x0000"
			},
			"R16_U2EP_R_TOG_AUTO": {
				"name": "R16_U2EP_R_TOG_AUTO",
				"address": "0x40009016",
				"info": "[translate:USBHS endpoint receive auto-flip enable register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP_T_BURST": {
				"name": "R8_U2EP_T_BURST",
				"address": "0x40009018",
				"info": "[translate:USBHS endpoint transmit burst register]",
				"reset_value": "0x00"
			},
			"R8_U2EP_T_BURST_MODE": {
				"name": "R8_U2EP_T_BURST_MODE",
				"address": "0x40009019",
				"info": "[translate:USBHS endpoint transmit burst mode register]",
				"reset_value": "0x00"
			},
			"R8_U2EP_R_BURST": {
				"name": "R8_U2EP_R_BURST",
				"address": "0x4000901A",
				"info": "[translate:USBHS endpoint receive burst register]",
				"reset_value": "0x00"
			},
			"R8_U2EP_R_RES_MODE": {
				"name": "R8_U2EP_R_RES_MODE",
				"address": "0x4000901B",
				"info": "[translate:USBHS endpoint receive reply mode register]",
				"reset_value": "0x00"
			},
			"R32_U2EP_AF_MODE": {
				"name": "R32_U2EP_AF_MODE",
				"address": "0x4000901C",
				"info": "[translate:USBHS endpoint alternate register]",
				"reset_value": "0x00"
			},
			"R32_U2EP0_DMA": {
				"name": "R32_U2EP0_DMA",
				"address": "0x40009020",
				"info": "[translate:Start address register of endpoint 0 receive buffer]",
				"reset_value": "0x00000000"
			},
			"R32_U2EP1_RX_DMA": {
				"name": "R32_U2EP1_RX_DMA",
				"address": "0x40009024",
				"info": "[translate:Start address register of endpoint 1 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP2_RX_DMA": {
				"name": "R32_U2EP2_RX_DMA",
				"address": "0x40009028",
				"info": "[translate:Start address register of endpoint 2 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP3_RX_DMA": {
				"name": "R32_U2EP3_RX_DMA",
				"address": "0x4000902C",
				"info": "[translate:Start address register of endpoint 3 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP4_RX_DMA": {
				"name": "R32_U2EP4_RX_DMA",
				"address": "0x40009030",
				"info": "[translate:Start address register of endpoint 4 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP5_RX_DMA": {
				"name": "R32_U2EP5_RX_DMA",
				"address": "0x40009034",
				"info": "[translate:Start address register of endpoint 5 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP6_RX_DMA": {
				"name": "R32_U2EP6_RX_DMA",
				"address": "0x40009038",
				"info": "[translate:Start address register of endpoint 6 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP7_RX_DMA": {
				"name": "R32_U2EP7_RX_DMA",
				"address": "0x4000903C",
				"info": "[translate:Start address register of endpoint 7 receive buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP1_TX_DMA": {
				"name": "R32_U2EP1_TX_DMA",
				"address": "0x40009040",
				"info": "[translate:Start address register of endpoint 1 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP2_TX_DMA": {
				"name": "R32_U2EP2_TX_DMA",
				"address": "0x40009044",
				"info": "[translate:Start address register of endpoint 2 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP3_TX_DMA": {
				"name": "R32_U2EP3_TX_DMA",
				"address": "0x40009048",
				"info": "[translate:Start address register of endpoint 3 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP4_TX_DMA": {
				"name": "R32_U2EP4_TX_DMA",
				"address": "0x4000904C",
				"info": "[translate:Start address register of endpoint 4 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP5_TX_DMA": {
				"name": "R32_U2EP5_TX_DMA",
				"address": "0x40009050",
				"info": "[translate:Start address register of endpoint 5 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP6_TX_DMA": {
				"name": "R32_U2EP6_TX_DMA",
				"address": "0x40009054",
				"info": "[translate:Start address register of endpoint 6 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP7_TX_DMA": {
				"name": "R32_U2EP7_TX_DMA",
				"address": "0x40009058",
				"info": "[translate:Start address register of endpoint 7 transmit buffer]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP0_MAX_LEN": {
				"name": "R32_U2EP0_MAX_LEN",
				"address": "0x4000905C",
				"info": "[translate:Endpoint 0 maximum length packet register]",
				"reset_value": "0x000XXXXX"
			},
			"R32_U2EP1_MAX_LEN": {
				"name": "R32_U2EP1_MAX_LEN",
				"address": "0x40009060",
				"info": "[translate:Endpoint 1 maximum length packet register]",
				"reset_value": "0x000000XX"
			},
			"R32_U2EP2_MAX_LEN": {
				"name": "R32_U2EP2_MAX_LEN",
				"address": "0x40009064",
				"info": "[translate:Endpoint 2 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R32_U2EP3_MAX_LEN": {
				"name": "R32_U2EP3_MAX_LEN",
				"address": "0x40009068",
				"info": "[translate:Endpoint 3 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R32_U2EP4_MAX_LEN": {
				"name": "R32_U2EP4_MAX_LEN",
				"address": "0x4000906C",
				"info": "[translate:Endpoint 4 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R32_U2EP5_MAX_LEN": {
				"name": "R32_U2EP5_MAX_LEN",
				"address": "0x40009070",
				"info": "[translate:Endpoint 5 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R32_U2EP6_MAX_LEN": {
				"name": "R32_U2EP6_MAX_LEN",
				"address": "0x40009074",
				"info": "[translate:Endpoint 6 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R32_U2EP7_MAX_LEN": {
				"name": "R32_U2EP7_MAX_LEN",
				"address": "0x40009078",
				"info": "[translate:Endpoint 7 maximum length packet register]",
				"reset_value": "0x00000XXX"
			},
			"R16_U2EP0_RX_LEN": {
				"name": "R16_U2EP0_RX_LEN",
				"address": "0x4000907C",
				"info": "[translate:Endpoint 0 receive length register]",
				"reset_value": "0x00XX"
			},
			"R16_U2EP1_RX_LEN": {
				"name": "R16_U2EP1_RX_LEN",
				"address": "0x40009080",
				"info": "[translate:Endpoint 1 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP1_R_SIZE": {
				"name": "R16_U2EP1_R_SIZE",
				"address": "0x40009082",
				"info": "[translate:Endpoint 1 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP2_RX_LEN": {
				"name": "R16_U2EP2_RX_LEN",
				"address": "0x40009084",
				"info": "[translate:Endpoint 2 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP2_R_SIZE": {
				"name": "R16_U2EP2_R_SIZE",
				"address": "0x40009086",
				"info": "[translate:Endpoint 2 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP3_RX_LEN": {
				"name": "R16_U2EP3_RX_LEN",
				"address": "0x40009088",
				"info": "[translate:Endpoint 3 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP3_R_SIZE": {
				"name": "R16_U2EP3_R_SIZE",
				"address": "0x4000908A",
				"info": "[translate:Endpoint 3 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP4_RX_LEN": {
				"name": "R16_U2EP4_RX_LEN",
				"address": "0x4000908C",
				"info": "[translate:Endpoint 4 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP4_R_SIZE": {
				"name": "R16_U2EP4_R_SIZE",
				"address": "0x4000908E",
				"info": "[translate:Endpoint 4 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP5_RX_LEN": {
				"name": "R16_U2EP5_RX_LEN",
				"address": "0x40009090",
				"info": "[translate:Endpoint 5 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP5_R_SIZE": {
				"name": "R16_U2EP5_R_SIZE",
				"address": "0x40009092",
				"info": "[translate:Endpoint 5 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP6_RX_LEN": {
				"name": "R16_U2EP6_RX_LEN",
				"address": "0x40009094",
				"info": "[translate:Endpoint 6 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP6_R_SIZE": {
				"name": "R16_U2EP6_R_SIZE",
				"address": "0x40009096",
				"info": "[translate:Endpoint 6 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP7_RX_LEN": {
				"name": "R16_U2EP7_RX_LEN",
				"address": "0x40009098",
				"info": "[translate:Endpoint 7 single reception length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP7_R_SIZE": {
				"name": "R16_U2EP7_R_SIZE",
				"address": "0x4000909A",
				"info": "[translate:Endpoint 7 total reception data length register]",
				"reset_value": "0xXXXX"
			},
			"R16_U2EP0_T_LEN": {
				"name": "R16_U2EP0_T_LEN",
				"address": "0x4000909C",
				"info": "[translate:Endpoint 0 transmit length register]",
				"reset_value": "0x00XX"
			},
			"R8_U2EP0_TX_CTRL": {
				"name": "R8_U2EP0_TX_CTRL",
				"address": "0x4000909E",
				"info": "[translate:Endpoint 0 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP0_RX_CTRL": {
				"name": "R8_U2EP0_RX_CTRL",
				"address": "0x4000909F",
				"info": "[translate:Endpoint 0 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP1_T_LEN": {
				"name": "R16_U2EP1_T_LEN",
				"address": "0x400090A0",
				"info": "[translate:Endpoint 1 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP1_TX_CTRL": {
				"name": "R8_U2EP1_TX_CTRL",
				"address": "0x400090A2",
				"info": "[translate:Endpoint 1 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP1_RX_CTRL": {
				"name": "R8_U2EP1_RX_CTRL",
				"address": "0x400090A3",
				"info": "[translate:Endpoint 1 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP2_T_LEN": {
				"name": "R16_U2EP2_T_LEN",
				"address": "0x400090A4",
				"info": "[translate:Endpoint 2 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP2_TX_CTRL": {
				"name": "R8_U2EP2_TX_CTRL",
				"address": "0x400090A6",
				"info": "[translate:Endpoint 2 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP2_RX_CTRL": {
				"name": "R8_U2EP2_RX_CTRL",
				"address": "0x400090A7",
				"info": "[translate:Endpoint 2 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP3_T_LEN": {
				"name": "R16_U2EP3_T_LEN",
				"address": "0x400090A8",
				"info": "[translate:Endpoint 3 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP3_TX_CTRL": {
				"name": "R8_U2EP3_TX_CTRL",
				"address": "0x400090AA",
				"info": "[translate:Endpoint 3 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP3_RX_CTRL": {
				"name": "R8_U2EP3_RX_CTRL",
				"address": "0x400090AB",
				"info": "[translate:Endpoint 3 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP4_T_LEN": {
				"name": "R16_U2EP4_T_LEN",
				"address": "0x400090AC",
				"info": "[translate:Endpoint 4 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP4_TX_CTRL": {
				"name": "R8_U2EP4_TX_CTRL",
				"address": "0x400090AE",
				"info": "[translate:Endpoint 4 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP4_RX_CTRL": {
				"name": "R8_U2EP4_RX_CTRL",
				"address": "0x400090AF",
				"info": "[translate:Endpoint 4 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP5_T_LEN": {
				"name": "R16_U2EP5_T_LEN",
				"address": "0x400090B0",
				"info": "[translate:Endpoint 5 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP5_TX_CTRL": {
				"name": "R8_U2EP5_TX_CTRL",
				"address": "0x400090B2",
				"info": "[translate:Endpoint 5 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP5_RX_CTRL": {
				"name": "R8_U2EP5_RX_CTRL",
				"address": "0x400090B3",
				"info": "[translate:Endpoint 5 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP6_T_LEN": {
				"name": "R16_U2EP6_T_LEN",
				"address": "0x400090B4",
				"info": "[translate:Endpoint 6 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP6_TX_CTRL": {
				"name": "R8_U2EP6_TX_CTRL",
				"address": "0x400090B6",
				"info": "[translate:Endpoint 6 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP6_RX_CTRL": {
				"name": "R8_U2EP6_RX_CTRL",
				"address": "0x400090B7",
				"info": "[translate:Endpoint 6 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP7_T_LEN": {
				"name": "R16_U2EP7_T_LEN",
				"address": "0x400090B8",
				"info": "[translate:Endpoint 7 transmit length register]",
				"reset_value": "0x0000"
			},
			"R8_U2EP7_TX_CTRL": {
				"name": "R8_U2EP7_TX_CTRL",
				"address": "0x400090BA",
				"info": "[translate:Endpoint 7 transmit control register]",
				"reset_value": "0x00"
			},
			"R8_U2EP7_RX_CTRL": {
				"name": "R8_U2EP7_RX_CTRL",
				"address": "0x400090BB",
				"info": "[translate:Endpoint 7 receive control register]",
				"reset_value": "0x00"
			},
			"R16_U2EP_T_ISO": {
				"name": "R16_U2EP_T_ISO",
				"address": "0x400090BC",
				"info": "[translate:USBHS endpoint transmit synchronization mode enable register]",
				"reset_value": "0x0000"
			},
			"R16_U2EP_R_ISO": {
				"name": "R16_U2EP_R_ISO",
				"address": "0x400090BE",
				"info": "[translate:USBHS endpoint receive synchronization mode enable register]",
				"reset_value": "0x0000"
			}
		}
	},

	"USBHS2": {
		"info": "USBHS2-related registers list",
		"table": "18-2",

		"registers": {
			"R8_U2H_CFG": {
				"name": "R8_U2H_CFG",
				"address": "0x40009100",
				"info": "USBHS host configuration register",
				"reset_value": "0x07",
				"bits_fields": "[]"
			},
			"R8_U2H_INT_EN": {
				"name": "R8_U2H_INT_EN",
				"address": "0x40009102",
				"info": "USBHS host interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_U2H_DEV_AD": {
				"name": "R8_U2H_DEV_AD",
				"address": "0x40009103",
				"info": "USBHS host device address register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_U2H_CONTROL": {
				"name": "R32_U2H_CONTROL",
				"address": "0x40009104",
				"info": "USBHS host control register",
				"reset_value": "0x00XXXXXX",
				"bits_fields": "[]"
			},
			"R8_U2H_INT_FLAG": {
				"name": "R8_U2H_INT_FLAG",
				"address": "0x40009108",
				"info": "USBHS host interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_U2H_INT_ST": {
				"name": "R8_U2H_INT_ST",
				"address": "0x40009109",
				"info": "USBHS host interrupt status register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_U2H_MIS_ST": {
				"name": "R8_U2H_MIS_ST",
				"address": "0x4000910A",
				"info": "USBHS host miscellaneous status register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R32_U2H_LPM_DATA": {
				"name": "R32_U2H_LPM_DATA",
				"address": "0x4000910C",
				"info": "USBHS host power management data register",
				"reset_value": "0x00000XXX",
				"bits_fields": "[]"
			},
			"R32_U2H_SPLIT_DATA": {
				"name": "R32_U2H_SPLIT_DATA",
				"address": "0x40009110",
				"info": "USBHS host SPLIT data register",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_U2H_FRAME": {
				"name": "R32_U2H_FRAME",
				"address": "0x40009114",
				"info": "USBHS host frame register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_U2H_TX_LEN": {
				"name": "R32_U2H_TX_LEN",
				"address": "0x40009118",
				"info": "USBHS host transmit length register",
				"reset_value": "0x00000XXX",
				"bits_fields": "[]"
			},
			"R32_U2H_RX_LEN": {
				"name": "R32_U2H_RX_LEN",
				"address": "0x4000911C",
				"info": "USBHS host receive length register",
				"reset_value": "0x00000XXX",
				"bits_fields": "[]"
			},
			"R32_U2H_RX_MAX_LEN": {
				"name": "R32_U2H_RX_MAX_LEN",
				"address": "0x40009120",
				"info": "USBHS host receive maximum length register",
				"reset_value": "0x00000XXX",
				"bits_fields": "[]"
			},
			"R32_U2H_RX_DMA": {
				"name": "R32_U2H_RX_DMA",
				"address": "0x40009124",
				"info": "DMA receive address register",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_U2H_TX_DMA": {
				"name": "R32_U2H_TX_DMA",
				"address": "0x40009128",
				"info": "DMA transmit address register",
				"reset_value": "0x000XXXXX",
				"bits_fields": "[]"
			},
			"R32_U2H_PORT_CTRL": {
				"name": "R32_U2H_PORT_CTRL",
				"address": "0x4000912C",
				"info": "USBHS host port control register",
				"reset_value": "0x0000X000",
				"bits_fields": "[]"
			},
			"R8_U2H_PORT_CFG": {
				"name": "R8_U2H_PORT_CFG",
				"address": "0x40009130",
				"info": "USBHS host port configuration register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_U2H_PORT_INT_EN": {
				"name": "R8_U2H_PORT_INT_EN",
				"address": "0x40009132",
				"info": "USBHS host port interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_U2H_PORT_TEST_CT": {
				"name": "R8_U2H_PORT_TEST_CT",
				"address": "0x40009133",
				"info": "USBHS host port test mode register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_U2H_PORT_ST": {
				"name": "R16_U2H_PORT_ST",
				"address": "0x40009134",
				"info": "USBHS host port status register",
				"reset_value": "0x0010",
				"bits_fields": "[]"
			},
			"R8_U2H_PORT_CHG": {
				"name": "R8_U2H_PORT_CHG",
				"address": "0x40009136",
				"info": "USBHS host port status change",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_U2H_BC_CTRL": {
				"name": "R32_U2H_BC_CTRL",
				"address": "0x00",
				"info": "0x4000913C USBHS host BC charge control",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R8_USBHS_PLL_CTRL": {
				"name": "R8_USBHS_PLL_CTRL",
				"address": "0x00000000",
				"info": "0x40009200 USBHS PLL clock control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			}			
		}
	},

	"LED": {
		"info": "LED-related registers list",
		"table": "21-1",

		"registers": {
			"R8_LED_CTRL_MOD": {
				"name": "R8_LED_CTRL_MOD",
				"address": "0x4000F000",
				"info": "[translate:LED mode configuration register]",
				"reset_value": "0x000XXXXX"
			},
			"R8_LED_CLOCK_DIV": {
				"name": "R8_LED_CLOCK_DIV",
				"address": "0x4000F001",
				"info": "[translate:LED serial clock frequency division register]",
				"reset_value": "0x00"
			},
			"R8_LED_CTRL_MOD1": {
				"name": "R8_LED_CTRL_MOD1",
				"address": "0x4000F002",
				"info": "[translate:LED mode configuration register 1]",
				"reset_value": "0x00"
			},
			"R16_LED_STATUS": {
				"name": "R16_LED_STATUS",
				"address": "0x4000F004",
				"info": "[translate:LED status register]",
				"reset_value": "0x10"
			},
			"R32_LED_FIFO": {
				"name": "R32_LED_FIFO",
				"address": "0x4000F008",
				"info": "[translate:LED data FIFO register]",
				"reset_value": "0x00A0"
			},
			"R16_LED_DMA_LEN": {
				"name": "R16_LED_DMA_LEN",
				"address": "0x4000F010",
				"info": "[translate:LED DMA transmit length]",
				"reset_value": "0xXXXXXXXX"
			},
			"R16_LED_DMA_CNT": {
				"name": "R16_LED_DMA_CNT",
				"address": "0x4000F014",
				"info": "[translate:LED DMA residual count register]",
				"reset_value": "0x0XXX"
			},
			"R32_LED_DMA_BEG": {
				"name": "R32_LED_DMA_BEG",
				"address": "0x4000F018",
				"info": "[translate:LED DMA start address]",
				"reset_value": "0x0000"
			},
			"R32_LED_DMA_CUR": {
				"name": "R32_LED_DMA_CUR",
				"address": "0x4000F01C",
				"info": "[translate:LED DMA current address]",
				"reset_value": "0x000XXXXX"
			}
		}
	}
}