<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vpp</title></head>
<body>
<h1><a name="vpp">"vpp"</a>
        </h1>
<p><a HREF="#TG_PL">INTERFACE: TG_PL</a></p>
<p><a HREF="#TG_PRG">INTERFACE: TG_PRG</a></p>
<p><a HREF="#TG">INTERFACE: TG</a></p>
<p><a HREF="#TG_MAIN">INTERFACE: TG_MAIN</a></p>
<p><a HREF="#BITMAP40">INTERFACE: BITMAP40</a></p>
<p><a HREF="#BITMAP64">INTERFACE: BITMAP64</a></p>
<p><a HREF="#BITMAP20">INTERFACE: BITMAP20</a></p>
<p><a HREF="#BITMAP32">INTERFACE: BITMAP32</a></p>
<p><a HREF="#BITMAP16">INTERFACE: BITMAP16</a></p>
<p><a HREF="#BITMAP12">INTERFACE: BITMAP12</a></p>
<p><a HREF="#ReadClient">INTERFACE: ReadClient</a></p>
<p><a HREF="#WriteClient">INTERFACE: WriteClient</a></p>
<p><a HREF="#ClientIF">INTERFACE: ClientIF</a></p>
<p><a HREF="#BETG">INTERFACE: BETG</a></p>
<p><a HREF="#CSC_C17O24">INTERFACE: CSC_C17O24</a></p>
<p><a HREF="#DECNANO">INTERFACE: DECNANO</a></p>
<p><a HREF="#T2L">INTERFACE: T2L</a></p>
<p><a HREF="#GFX">INTERFACE: GFX</a></p>
<p><a HREF="#MAINPL">INTERFACE: MAINPL</a></p>
<p><a HREF="#OVL">INTERFACE: OVL</a></p>
<p><a HREF="#CPCB0">INTERFACE: CPCB0</a></p>
<p><a HREF="#vidpl">INTERFACE: vidpl</a></p>
<p><a HREF="#Vpp">INTERFACE: Vpp</a></p>
<p><a NAME="TG_PL"><p></p>
<a HREF="#vpp">TG_PL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p>X</p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PL_RSVDx0_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PL_Y">Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal and Vertical Start and End values for a plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PL_RSVDx4_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_PRG"><p></p>
<a HREF="#vpp">TG_PRG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PRG</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_PRG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Generates the hcnt and vcnt with the sref. The different modes programmable are : 0 = free running mode, 1 = sync mode, 2= Semi sync mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_lwin">lwin</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Used in generation of lock sync and lock active for resetting hcnt and vcnt in TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_frst">frst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position during vertical blanking time at which frame reset is generated</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_freeze">freeze</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Freeze controls for TG; this register should be used by SW when it wants to modify the plane position/size registers so that HW does not pick-up the intermediate values written.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_sync_ctrl">sync_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>To provide low latency for pass-through where the latency requirement is less than one frame<p></p>
[0] : Enable Bit. For low latency pass-through, enable this bit to 1’b1. Default it is zero.<p></p>
[1] : The SW will get active video start event from Cypress and then it will program SYNC bit SYNC_CTRL[1] to 1’b1 in VPP for low latency graphics (RGB) pass through.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>9</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_res_change_en">res_change_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bits for dynamic resolution change of registers used for generating timing signals<p></p>
[0] – enable bit for Htotal/Vtotal programmable register<p></p>
[1] - enable bit for VX programmable register<p></p>
[2] - enable bit for Hsync (start & end) programmable register<p></p>
[3] - enable bit for Vsync (startY & endY) programmable register<p></p>
[4] - enable bit for Plane0 (startX & endX) programmable register<p></p>
[5] - enable bit for Plane0 (startY & endY) programmable register<p></p>
[6] - enable bit for Field (startX & endX) programmable register<p></p>
[7] - enable bit for Field (startY & endY) programmable register<p></p>
[8] - enable bit for Vsync (startX & endX) programmable register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:11]</p>
</td>
<td><p>%%</p>
</td>
<td><p>21</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx4_b11"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_PRG_Total">Total</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Total_vertical">vertical</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Total values (in lines).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Total_horizontal">horizontal</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Total values (in pixels)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx8_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_PRG_Initial">Initial</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Initial_xi">xi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Horizontal position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Initial_yi">yi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Vertical position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDxC_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC">HSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx10_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC">VSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_start">v_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_end">v_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx14_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_PRG_VS">VS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx18_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_PRG_FT">FT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_FT_frame">frame</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame total value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx1C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_PRG_VX">VX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VX_vx">vx</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal positions at which vertical active data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx20_b13"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG"><p></p>
<a HREF="#vpp">TG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_HB_CR">HB_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_HB_CR2">HB_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register)<p></p>
HB = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_VB0_CR">VB0_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_VB0_CR2">VB0_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register)<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx30_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_RSVDx3C_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_MAIN"><p></p>
<a HREF="#vpp">TG_MAIN</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_MAIN</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator used in Main Video Plane (BL and EL)<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_MAIN_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_MAIN_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_MAIN_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Base Plane]<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y">HB_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Luma Input Crop Plane]<p></p>
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C">HB_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Croma Input Crop Plane]<p></p>
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT">HB_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
HB_OUT = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_MAIN_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_MAIN_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_MAIN_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Base Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y">VB0_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C">VB0_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT">VB0_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_MAIN_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="TG_MAIN_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx40_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx44_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP40"><p></p>
<a HREF="#vpp">BITMAP40</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP40</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP40_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx14_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx18_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 40 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx1C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP64"><p></p>
<a HREF="#vpp">BITMAP64</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP64</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP64_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx14_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx18_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx1C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS40">BIT_POS40</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS41">BIT_POS41</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS42">BIT_POS42</a></p>
</td>
<td><p>0x2A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS43">BIT_POS43</a></p>
</td>
<td><p>0x2B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS44">BIT_POS44</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx20_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS45">BIT_POS45</a></p>
</td>
<td><p>0x2D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS46">BIT_POS46</a></p>
</td>
<td><p>0x2E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS47">BIT_POS47</a></p>
</td>
<td><p>0x2F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS48">BIT_POS48</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS49">BIT_POS49</a></p>
</td>
<td><p>0x31</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx24_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS50">BIT_POS50</a></p>
</td>
<td><p>0x32</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS51">BIT_POS51</a></p>
</td>
<td><p>0x33</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS52">BIT_POS52</a></p>
</td>
<td><p>0x34</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS53">BIT_POS53</a></p>
</td>
<td><p>0x35</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS54">BIT_POS54</a></p>
</td>
<td><p>0x36</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx28_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS55">BIT_POS55</a></p>
</td>
<td><p>0x37</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS56">BIT_POS56</a></p>
</td>
<td><p>0x38</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS57">BIT_POS57</a></p>
</td>
<td><p>0x39</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS58">BIT_POS58</a></p>
</td>
<td><p>0x3A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS59">BIT_POS59</a></p>
</td>
<td><p>0x3B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx2C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS60">BIT_POS60</a></p>
</td>
<td><p>0x3C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS61">BIT_POS61</a></p>
</td>
<td><p>0x3D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS62">BIT_POS62</a></p>
</td>
<td><p>0x3E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS63">BIT_POS63</a></p>
</td>
<td><p>0x3F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 64 bit data from Read Client which need to be used to form pixels in different format as required by downstream</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx30_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP20"><p></p>
<a HREF="#vpp">BITMAP20</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP20</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP20_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 20 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP20_RSVDxC_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP32"><p></p>
<a HREF="#vpp">BITMAP32</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP32</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP32_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of 32 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx14_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP16"><p></p>
<a HREF="#vpp">BITMAP16</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP16</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP16_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 16 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP12"><p></p>
<a HREF="#vpp">BITMAP12</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP12</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP12_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 12 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="BITMAP12_RSVDx4_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ReadClient"><p></p>
<a HREF="#vpp">ReadClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ReadClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ReadClient_Rd">Rd</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ReadClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ReadClient_Word">Word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ReadClient_Word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Read Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_flushCnt">flushCnt</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Read Client after end of line (only used when NonStdRes_enable = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ReadClient_RSVDx8_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ReadClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel values for following Read Client's<p></p>
[A] DEINT Read Client0<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[B] DEINT Read Client1<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[C] PIP/GFX0 Read Client 1 (for Croma channel)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
Note : based on above (A, B or C) program packSel accordingly</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="ReadClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="WriteClient"><p></p>
<a HREF="#vpp">WriteClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>WriteClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="WriteClient_Wr">Wr</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="WriteClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="WriteClient_pix">pix</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="WriteClient_pix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of pixels expected from input to write client. This is used to generate flush in Write client to write the partially formed 128-bit data (if any) to DDR.<p></p>
Should be programmed with (ovres*ohres).</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Write Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="WriteClient_RSVDx8_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="WriteClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="WriteClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Write Client<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 10 bit packing<p></p>
[0010] : 12 bit packing<p></p>
[0011] : 15 bit packing<p></p>
[0100] : 16 bit packing<p></p>
[0101] : 20 bit packing<p></p>
[0110] : 24 bit packing<p></p>
[0111] : 30 bit packing<p></p>
[1000] : 32 bit packing</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="WriteClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ClientIF"><p></p>
<a HREF="#vpp">ClientIF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ClientIF</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ClientIF_MR0">MR0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ClientIF_MR0_word">MR0_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR0_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R0 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note0 : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/128 where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ClientIF_MR1">MR1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx8_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ClientIF_MR1_word">MR1_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR1_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R1 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="ClientIF_CTRL0">CTRL0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main0">CLKEN_Main0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR0 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR0<p></p>
Make this bit 1 whenever read client of MainR0 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main1">CLKEN_Main1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR1 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR1<p></p>
Make this bit 1 whenever read client of MainR1 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval0">rdmain_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval1">rdmain_initval1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdm_mask_sftrst">rdm_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset to initialize read mask. Write 1 to initialize read mask with rdMainMaskInitVal0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR0">packSel_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R0)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 16 bit unpacking<p></p>
[0011]: 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[0100] : 20 Bit unpacking [for YUV422 10bpc]<p></p>
[0101] : 32 Bit unpacking [for YUV_444_10b DWA, ARGB32, and ARGB2101010 formats]<p></p>
[0110] : 24 Bit unpacking[for YUV444 8bpc]<p></p>
[0111] : 30 Bit unpacking[for YUV444 10bpc]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR1">packSel_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R1)<p></p>
[00] : 8 bit unpacking<p></p>
[01] : 10 bit unpacking<p></p>
[10] : 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[11] : 16 bit unpacking</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idataSelM">ups420_idataSelM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Data Select for UPS 420-422. Default it is 16bit YC from Read Client R0 – for MAIN Plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_read_sel_420SP">read_sel_420SP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read select from read client (R1) for 420 SP format case</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idat_ctrl">ups420_idat_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data control enable for ups420_422<p></p>
[000] : Input data is 10 bpc (YUV420, YUV444, RGB101010)<p></p>
[001] : Input data is 8bpc(YUV420, YUV444, RGB888)<p></p>
[010] : For DV TEST path (8bpc)<p></p>
[011] : For DV TEST path (10bpc)<p></p>
[100] : Input data is YUV 422 8bpc<p></p>
[101] : Input data is YUV 422 10bpc<p></p>
[110] : Not Used<p></p>
[111] : Input data is ARGB2101010 /ARGB8888/ YUV444 DWA</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="ClientIF_RSVDx10_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="ClientIF_DUMMY">DUMMY</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_DUMMY_dummy">dummy</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Can be used for ECO (left intentionally) to match register space with BG4CT-VPP</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="ClientIF_CTRL2">CTRL2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_nonStdResEn_MR0">nonStdResEn_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 0 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_pixlineTot_MR0">pixlineTot_MR0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 0)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_flushCnt_MR0">flushCnt_MR0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 0 after end of line (only used when nonStdResEn_MR0 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx18_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="ClientIF_CTRL3">CTRL3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_nonStdResEn_MR1">nonStdResEn_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 1 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_pixlineTot_MR1">pixlineTot_MR1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_flushCnt_MR1">flushCnt_MR1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 1 after end of line (only used when nonStdResEn_MR1 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx1C_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="ClientIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#ReadClient">$ReadClient</a></p>
</td>
<td><p><a NAME="ClientIF_RdClientVmxVm">RdClientVmxVm</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read Client for VmxVm DMA I/F registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BETG"><p></p>
<a HREF="#vpp">BETG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BETG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL0">PL0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 0 Related registers (for Base Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1">PL1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Related registers (for Main plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2">PL2</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Related registers (for PIP/Graphics1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3">PL3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Related registers (for Graphics2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4">PL4</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Related registers (for FIX0 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5">PL5</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Related registers (for FIX1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6">PL6</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Related registers (for FIX2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7">PL7</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Related registers (for FIX3 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8">PL8</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Related registers (for overlay output read)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1_CR">PL1_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Crop Related registers (for taking cropped input of Main Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2_CR">PL2_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Crop Related registers (for taking cropped input of PIP/Graphics1 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3_CR">PL3_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Crop Related registers (for taking cropped input of Graphics-2 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4_CR">PL4_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5_CR">PL5_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6_CR">PL6_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7_CR">PL7_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00080</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8_CR">PL8_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00088</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL_FLD">PL_FLD</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00090</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PRG">$TG_PRG</a></p>
</td>
<td><p><a NAME="BETG_TG_PRG">TG_PRG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Timing Generator programming registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="CSC_C17O24"><p></p>
<a HREF="#vpp">CSC_C17O24</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>CSC_C17O24</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface CSC_C17O24<p></p>
Defines the size of the CSC_C17O24</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG0_C0">C0</a></p>
</td>
<td><p>4096</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx0_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG1">CFG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG1_C1">C1</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx4_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG2">CFG2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG2_C2">C2</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx8_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG3">CFG3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG3_C3">C3</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDxC_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG4">CFG4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG4_C4">C4</a></p>
</td>
<td><p>4096</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx10_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG5">CFG5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG5_C5">C5</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx14_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG6">CFG6</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG6_C6">C6</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx18_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG7">CFG7</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG7_C7">C7</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx1C_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG8">CFG8</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG8_C8">C8</a></p>
</td>
<td><p>4096</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx20_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG9">CFG9</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG9_OFF1">OFF1</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 1 in s.14.9f format<p></p>
Internally multiplied by 8 to make s.14.12f<p></p>
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx24_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG10">CFG10</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG10_OFF2">OFF2</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 2 in s.14.9f format<p></p>
Internally multiplied by 8 to make s.14.12f<p></p>
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx28_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG11">CFG11</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%signmagn</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG11_OFF3">OFF3</a></p>
</td>
<td><p>0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Offset value for channel 3 in s.14.9f format<p></p>
Internally multiplied by 8 to make s.14.12f<p></p>
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx2C_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12">CFG12</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12_CL1MIN">CL1MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 1<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG12_CL1MAX">CL1MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 1<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx30_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13">CFG13</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13_CL2MIN">CL2MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 2<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG13_CL2MAX">CL2MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 2<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx34_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14">CFG14</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14_CL3MIN">CL3MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Minimum threshold for input clamp for channel 3<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CSC_C17O24_CFG14_CL3MAX">CL3MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum threshold for input clamp for channel 3<p></p>
Range depends on the CSC input and output bits.<p></p>
Range 0 to Max(input bitwidth, output bitwidth)<p></p>
End of CSC_C14O24 register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="CSC_C17O24_RSVDx38_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="DECNANO"><p></p>
<a HREF="#vpp">DECNANO</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>DECNANO</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="DECNANO_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="DECNANO_CTRL_FMT">FMT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Format</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DECNANO_CTRL_TILE_MODE">TILE_MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Tile Mode indication</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DECNANO_CTRL_CMP_MODE">CMP_MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CMP Mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="DECNANO_CTRL_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IP Bypass</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="DECNANO_CTRL_SIZEX">SIZEX</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Number of (64bit word)/Tile</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="DECNANO_CTRL_SIZEY">SIZEY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Number of Tiles/Frame</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_0">STATUS_DN_0</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_0_CID">CID</a></p>
</td>
<td><p>0x30000021</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_1">STATUS_DN_1</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_1_TAG">TAG</a></p>
</td>
<td><p>0x56700001</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_2">STATUS_DN_2</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_2_VERID">VERID</a></p>
</td>
<td><p>0x2200</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_3">STATUS_DN_3</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="DECNANO_STATUS_DN_3_ERROR">ERROR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>End of DECNANO definition</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="DECNANO_RSVDx10_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="T2L"><p></p>
<a HREF="#vpp">T2L</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>T2L</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="T2L_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="T2L_CTRL_layer_width">layer_width</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Image width of this layer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="T2L_CTRL_layer_height">layer_height</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Image height of this layer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [28:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="T2L_CTRL_layer_format">layer_format</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0x0 for ARGB8<p></p>
0X5 for RGB8<p></p>
(24bpp packed)<p></p>
others for reserve</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:29]</p>
</td>
<td><p>%%</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="T2L_RSVDx0_b29"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="T2L_STATUS0_T2L">STATUS0_T2L</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="T2L_STATUS0_T2L_CID">CID</a></p>
</td>
<td><p>0x30000029</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="T2L_STATUS1_T2L">STATUS1_T2L</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="T2L_STATUS1_T2L_TAG">TAG</a></p>
</td>
<td><p>0x56900001</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>End of T2L definition</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="GFX"><p></p>
<a HREF="#vpp">GFX</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>GFX</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="GFX_CLIENT_CTRL">CLIENT_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_CLIENT_CTRL_start0">start0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_CLIENT_CTRL_clear0">clear0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read Client → start and clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="GFX_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="GFX_CLIENT_XFER_SIZE">CLIENT_XFER_SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="GFX_CLIENT_XFER_SIZE_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 64-bit words that have to be<p></p>
fetched from DDR for RdClient.<p></p>
Should be programmed as:<p></p>
ceil( ohres*ovres*pixW / 64 )<p></p>
where pixW = pixel width in no of bits<p></p>
Note : In case of resolution which is not integer multiple of<p></p>
64, word total should be programmed as follows :<p></p>
For eg if ohres = 116, and pixW = 24, then (ohres*24/64) = 43.5.<p></p>
Then word total should be (44*ovres)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG0">CLIENT_CONFIG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG0_nonStdResEn_R0">nonStdResEn_R0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client 0 when resolution is not integer multiple<p></p>
of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG0_pixlineTot_R0">pixlineTot_R0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Read Client 0)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG0_flushCnt_R0">flushCnt_R0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Read Client 0 after end<p></p>
of line (only used when nonStdResEn_R0 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG0_packSelR0">packSelR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Packsel value for read client R0<p></p>
00 : data supported is 16 bits<p></p>
01 : data supported is 24 bits<p></p>
10 : data supported is 32 bits<p></p>
11 : data supported is 64 bits</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:20]</p>
</td>
<td><p>%%</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="GFX_RSVDx8_b20"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG1">CLIENT_CONFIG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG1_bitmap64_en">bitmap64_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write 1 to enable bit mapping on ReadClient Output data.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_CLIENT_CONFIG1_clken_ctrl">clken_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock enable control bit (based on Read Client FIFO). Write 1 to<p></p>
make clock enable dependent on Read Client FIFO status.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="GFX_RSVDxC_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="GFX_SOURCE_CTRL">SOURCE_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="GFX_SOURCE_CTRL_cpcb_source_sel">cpcb_source_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>00: DECNANO output<p></p>
01: Client output<p></p>
(RGB565/RGB88/ARGB1555/ARGB444/ARGB8888)<p></p>
10: ISPF RGB888<p></p>
11: ISPL RGB888</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="GFX_RSVDx10_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="GFX_MOD_CTRL">MOD_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_MOD_CTRL_lr_crop_en">lr_crop_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Left, Right Crop</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_MOD_CTRL_t2l_mp_en">t2l_mp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable T2L to Main Plane path</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="GFX_MOD_CTRL_fifo_sts_ctrl">fifo_sts_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>SCL Input FIFO full status control (used for clk_en generation).<p></p>
Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="GFX_RSVDx14_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="GFX_TG_VCNT_STATUS">TG_VCNT_STATUS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="GFX_TG_VCNT_STATUS_decN_tg_vCnt">decN_tg_vCnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DECNANO TG VCNT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="GFX_TG_VCNT_STATUS_t2l_tg_vCnt">t2l_tg_vCnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>T2L TG VCNT</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="GFX_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BITMAP64">$BITMAP64</a></p>
</td>
<td><p><a NAME="GFX_BITMAP64">BITMAP64</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bit Map registers for bit mapping of Read Client output data to<p></p>
DECNANO input</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="GFX_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BITMAP32">$BITMAP32</a></p>
</td>
<td><p><a NAME="GFX_BITMAP32">BITMAP32</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bit Map registers for bit mapping of data from below sources to<p></p>
CPCB input</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="GFX_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#DECNANO">$DECNANO</a></p>
</td>
<td><p><a NAME="GFX_DECNANO">DECNANO</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DECNANO IP registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0007C</p>
</td>
<td><p><a NAME="GFX_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG">$TG</a></p>
</td>
<td><p><a NAME="GFX_t2lTg">t2lTg</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>T2L Tming Generator related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000BC</p>
</td>
<td><p><a NAME="GFX_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#T2L">$T2L</a></p>
</td>
<td><p><a NAME="GFX_T2L">T2L</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Tile2Raster IP registers<p></p>
End of GFX1 plane definition.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="MAINPL"><p></p>
<a HREF="#vpp">MAINPL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>MAINPL</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL0">RESET_CTRL0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL0_betgCfg_rst">betgCfg_rst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Configurable Soft reset for BETG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL0_betg_sref">betg_sref</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Sync reference for BETG reg control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="MAINPL_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL1">RESET_CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL1_betg_hcnt_rstval">betg_hcnt_rstval</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL1_betg_vcnt_rstval">betg_vcnt_rstval</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Configurable reset values for hcnt & vcnt for BETG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="MAINPL_RESET_CTRL1_line_dly">line_dly</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Programmable line delay for cpcb tg</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:27]</p>
</td>
<td><p>%%</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="MAINPL_RSVDx4_b27"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="OVL"><p></p>
<a HREF="#vpp">OVL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>OVL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="OVL_SENSE_CTRL">SENSE_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="OVL_SENSE_CTRL_sense_ctrl0">sense_ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bit[0] Controls the nature of alpha for pl-1 (main's active)<p></p>
0: alpha blending equation is = > (1-w) * B + w*F<p></p>
1: alpha blending equation is = > w*B + (1-w)*F<p></p>
Similarly, other bits control their respective planes.<p></p>
Bit[1] for gfx active</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="OVL_SENSE_CTRL_sense_ctrl1">sense_ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Bit[0] Controls the nature of alpha for pl-5 (main's border)<p></p>
0: alpha blending equation is = > (1-w) * B + w*F<p></p>
1: alpha blending equation is = > w*B + (1-w)*F<p></p>
Similarly, other bits control their respective planes.<p></p>
Bit[1] for gfx active</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="OVL_RSVDx0_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="OVL_ALPHA_CTRL">ALPHA_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="OVL_ALPHA_CTRL_pl3_alpctrl0">pl3_alpctrl0</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>00: User defined value through pl3_alpctrl1<p></p>
Other values : Alpha value for gfx selected from most significant byte of data input</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_ALPHA_CTRL_pl3_alpctrl1">pl3_alpctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>User defined Alpha value for gfx</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="OVL_RSVDx4_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="OVL_ALPHA0">ALPHA0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_ALPHA0_pl1_alpha">pl1_alpha</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Blending factors for main plane active</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_RSVDx8_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="OVL_ALP_UD">ALP_UD</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_ALP_UD_pl5_al_ud">pl5_al_ud</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>User defined Alpha value for main plane border</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_ALP_UD_pl6_al_ud">pl6_al_ud</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>User defined Alpha value for gfx plane border</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="OVL_RSVDxC_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="OVL_LAY">LAY</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_LAY_lay12">lay12</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>The Layer registers indicate the priority of blending the sources. The lower the layer number, lower the priority<p></p>
[2:0]: 000 : Plane 1 (main) is selected in Layer 1<p></p>
001 : Plane 2 (gfx) is selected in Layer 1<p></p>
[6:4]: 000: Plane 1 (main) is selected in Layer 2<p></p>
001 : Plane 2 (gfx)is selected in Layer 2</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_RSVDx10_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="OVL_FIX">FIX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_FIX_fix">fix</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fixed color for Base Plane border</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_RSVDx14_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="OVL_FIX0">FIX0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_FIX0_fix0">fix0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fixed color for Base Plane active</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_RSVDx18_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="OVL_FIX1">FIX1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_FIX1_fix1">fix1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fixed color for Plane 1 (Main Plane) border</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_RSVDx1C_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="OVL_FIX2">FIX2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="OVL_FIX2_fix2">fix2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fixed color for Plane 2 (Graphics Plane)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="OVL_RSVDx20_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="OVL_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="OVL_CTRL_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[0] : 0 : Normal mode<p></p>
  1 : Matte mode<p></p>
[1] : 0 : YUV Domain<p></p>
1 : RGB Domain</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="OVL_RSVDx24_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="OVL_APM">APM</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="OVL_APM_plane15_en">plane15_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="OVL_APM_plane26_en">plane26_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="OVL_APM_plane37_en">plane37_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Alpha pre-multiplied enables for different planes. Enabled only for Normal Mode. Must be disabled when Matte Mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="OVL_RSVDx28_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="CPCB0"><p></p>
<a HREF="#vpp">CPCB0</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>CPCB0</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL">MOD_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_osdovl_bypass">osdovl_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1] : OSD Overlay1 Hard-bypassed<p></p>
[0] : OSD Overlay1 is present in data-path</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_MAIN_FIFO_bypass">MAIN_FIFO_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hard-bypass for MAIN Fifo. Write 1 to hard-bypass.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_GFX_FIFO_bypass">GFX_FIFO_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hard-bypass for GFX2 Fifo. Write 1 to hard-bypass.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_MAIN_CSC_bypass">MAIN_CSC_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>MAIN CSC hard bypass</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_GFX_CSC_bypass">GFX_CSC_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>GFX CSC hard bypass</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_gfxpl_osdovl_bypass">gfxpl_osdovl_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1] : Gfx Plane path CPCB (CSC+OSD Overlay) Hard-bypassed<p></p>
[0] : Gfx Plane path CPCB (CSC+OSD Overlay) is present in data-path</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_mp_osdovl_bypass">mp_osdovl_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1] : Main Plane path CPCB (CSC+OSD Overlay) Hard-bypassed<p></p>
[0] : Main Plane path CPCB (CSC+OSD Overlay) is present in data-path</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_tgEn">tgEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for CPCB TG. Write 1 to enable back-end TG (CPCB0).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_MOD_CTRL_beFifosts_ctrl">beFifosts_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Back-end FIFO Almost Full status control (enable it by writing 1'b1) to be used for generating clock-en.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:9]</p>
</td>
<td><p>%%</p>
</td>
<td><p>23</p>
</td>
<td><p><a NAME="CPCB0_RSVDx0_b9"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="CPCB0_SOURCE_CTRL">SOURCE_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_SOURCE_CTRL_osdovl_odat_sel">osdovl_odat_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selection bits for Output Data when OSD Overlay is hard bypassed -<p></p>
[0] : Main Plane Output is selected<p></p>
[1] : Graphics Plane Output is selected</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="CPCB0_RSVDx4_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="CPCB0_FIFO_CTRL">FIFO_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_FIFO_CTRL_MAIN_FIFO_flush">MAIN_FIFO_flush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Flush for MAIN FIFO pointers. Write 1 to clear the FIFO.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_FIFO_CTRL_GFX_FIFO_flush">GFX_FIFO_flush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Flush for GFX0 FIFO pointers. Write 1 to clear the FIFO.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="CPCB0_RSVDx8_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="CPCB0_CLKEN_CTRL">CLKEN_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="CPCB0_CLKEN_CTRL_CLKEN_CTRL">CLKEN_CTRL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[0] : main lane<p></p>
[1] : GFX plane<p></p>
Write 1 to enable respective plane in CPCB0 Overlay if in path to generate clock enable. Else, it should be 1'b0.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_CLKEN_CTRL_cpcb_clken">cpcb_clken</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for clock enable control for CPCB0 pipe. Write 1 if flow-control clock enable is to be disabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="CPCB0_RSVDxC_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="CPCB0_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_CTRL_MP_start">MP_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Plane CPCB. Write 1 to start Main Plane (CPCB0).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_CTRL_MP_clear">MP_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clear for Main Plane CPCB. Write 1 to clear Main Plane (CPCB0).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_CTRL_tgClear">tgClear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clear for CPCB TG. Write 1 to enable back-end TG (CPCB0).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="CPCB0_RSVDx10_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="CPCB0_PL1_PIX_TOTAL">PL1_PIX_TOTAL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="CPCB0_PL1_PIX_TOTAL_val_MAIN">val_MAIN</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in MAIN plane which are input to OSD overlay</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="CPCB0_PL2_PIX_TOTAL">PL2_PIX_TOTAL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="CPCB0_PL2_PIX_TOTAL_val_GFX">val_GFX</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in GFX plane which are input to OSD overlay</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG">PL_CONFIG</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_pixLineTot_MAIN">pixLineTot_MAIN</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_lineDn_MAIN_En">lineDn_MAIN_En</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line which are input to OSD overlay (for Main Plane output)<p></p>
Corresponding Enable bits for Main Plane:<p></p>
Write 1 for LineDone to be used in clock enable generation. Default 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_lineDn_MAIN_Rst_en">lineDn_MAIN_Rst_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Based on main plane EOL<p></p>
1: Based on base plane horizontal sync</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_pixLineTot_GFX">pixLineTot_GFX</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:26]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_lineDn_GFX_En">lineDn_GFX_En</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line which are input to OSD overlay (for GFX Plane output)<p></p>
Corresponding Enable bits for GFX Plane:<p></p>
Write 1 for LineDone to be used in clock enable generation. Default 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:27]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_PL_CONFIG_lineDn_GFX_Rst_en">lineDn_GFX_Rst_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Based on GFX plane EOL<p></p>
1: Based on base plane horizontal sync</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="CPCB0_RSVDx1C_b28"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="CPCB0_SWAP_CTRL">SWAP_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="CPCB0_SWAP_CTRL_input_sel_MAIN">input_sel_MAIN</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Swap Selection Configuration for Main Plane Input Data to OSD Overlay<p></p>
[1:0] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data<p></p>
[3:2] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data<p></p>
[5:4] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="CPCB0_SWAP_CTRL_input_sel_GFX">input_sel_GFX</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Swap Selection Configuration for GFX1 Plane Input Data to OSD Overlay<p></p>
[1:0] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data<p></p>
[3:2] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data<p></p>
[5:4] : 0: Will select LSB[9:0] of input data<p></p>
1: Will select [19:10] of input data<p></p>
else: Will select MSB [29:20] of input data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="CPCB0_RSVDx20_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="CPCB0_FIFO_STATUS">FIFO_STATUS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_FIFO_STATUS_main_fifo_underflow">main_fifo_underflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CPCB0 MAIN FIFO underflow status</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="CPCB0_FIFO_STATUS_gfx_fifo_underflow">gfx_fifo_underflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CPCB0 GFX FIFO underflow status</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="CPCB0_RSVDx24_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="CPCB0_CPCB_TG_VCNT_STATUS">CPCB_TG_VCNT_STATUS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="CPCB0_CPCB_TG_VCNT_STATUS_cpcb0_tg_vCnt">cpcb0_tg_vCnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CPCB0 TG VCNT</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="CPCB0_RSVDx28_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="CPCB0_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#OVL">$OVL</a></p>
</td>
<td><p><a NAME="CPCB0_OVL1">OVL1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>OSD overlay-1 registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="CPCB0_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BETG">$BETG</a></p>
</td>
<td><p><a NAME="CPCB0_CPCB_TG">CPCB_TG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Back End Free running TG registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0010C</p>
</td>
<td><p><a NAME="CPCB0_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSC_C17O24">$CSC_C17O24</a></p>
</td>
<td><p><a NAME="CPCB0_MainPl_CSC">MainPl_CSC</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00148</p>
</td>
<td><p><a NAME="CPCB0_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CSC_C17O24">$CSC_C17O24</a></p>
</td>
<td><p><a NAME="CPCB0_GfxPl_CSC">GfxPl_CSC</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Gfx Plane CSC registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="vidpl"><p></p>
<a HREF="#vpp">vidpl</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>vidpl</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="vidpl_DUMMY0">DUMMY0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="vidpl_DUMMY0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Do nothing, dummy! May be used for ECOs.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="vidpl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#MAINPL">$MAINPL</a></p>
</td>
<td><p><a NAME="vidpl_MAINPL">MAINPL</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Main Plane registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="vidpl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#CPCB0">$CPCB0</a></p>
</td>
<td><p><a NAME="vidpl_CPCB0">CPCB0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CPCB related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="Vpp"><p></p>
<a HREF="#vpp">Vpp</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>Vpp</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="Vpp_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_CTRL_GFX_PLANE_CG_EN">GFX_PLANE_CG_EN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for GFX. Write 0 to disable GFX plane.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_CTRL_auto_flush_en">auto_flush_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Auto Flush Enable for buffers in vpp pipe. Default Enabled. Write 0x0 to disable auto flush.<p></p>
Flushing the FIFO's on display tg frame reset.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_CTRL_vop_CG_en">vop_CG_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for VOP path. Write 0 to disable VOP path.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="Vpp_RSVDx0_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="Vpp_PLANE_ENABLE_CTRL">PLANE_ENABLE_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_PLANE_ENABLE_CTRL_MAIN">MAIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_PLANE_ENABLE_CTRL_GFX">GFX</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: The particular channel is connected to CPCB0's respective plane input.<p></p>
Main - > pl-1, GFX - > pl-4<p></p>
0: The particular channel is not connected to CPCB0.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="Vpp_RSVDx4_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="Vpp_PLANE_OVL_MUX">PLANE_OVL_MUX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_PLANE_OVL_MUX_MAIN">MAIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="Vpp_PLANE_OVL_MUX_GFX">GFX</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This mux is used to select between register programmed values and the output from FE to be fed into the CPCB overlay module. Setting a 1 to any of the bits will cause the register programmed values to be sent to the overlay module.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="Vpp_RSVDx8_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="Vpp_FXD_CLR_CONFIG0">FXD_CLR_CONFIG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="Vpp_FXD_CLR_CONFIG0_MAIN">MAIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This register is used to provide a fixed color to the overlay module in CPCB. This is programmed in conjunction with the OVERLAY_MUX to select a fixed color for the Main channel.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="Vpp_FXD_CLR_CONFIG1">FXD_CLR_CONFIG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="Vpp_FXD_CLR_CONFIG1_GFX">GFX</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This register is used to provide a fixed color to the overlay module in CPCB. This is programmed in conjunction with the OVERLAY_MUX to select a fixed color for the Graphics channel.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="Vpp_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#GFX">$GFX</a></p>
</td>
<td><p><a NAME="Vpp_GFX">GFX</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Graphics Plane register descriptions</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000DC</p>
</td>
<td><p><a NAME="Vpp_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#vidpl">$vidpl</a></p>
</td>
<td><p><a NAME="Vpp_vidpl">vidpl</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Main Video Plane register descriptions<p></p>
End of Vpp definition.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>