// Seed: 3639773419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      1'h0, id_1 == id_2, 1
  );
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  always @(posedge 1 & 1'h0 == 1 or negedge 1'b0 == 1 - id_1) begin
    release id_8;
  end
  timeprecision 1ps;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  assign id_1 = 1;
endmodule
