#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x239e630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x236a320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23718a0 .functor NOT 1, L_0x23cba60, C4<0>, C4<0>, C4<0>;
L_0x23cb840 .functor XOR 2, L_0x23cb700, L_0x23cb7a0, C4<00>, C4<00>;
L_0x23cb950 .functor XOR 2, L_0x23cb840, L_0x23cb8b0, C4<00>, C4<00>;
v0x23c77c0_0 .net *"_ivl_10", 1 0, L_0x23cb8b0;  1 drivers
v0x23c78c0_0 .net *"_ivl_12", 1 0, L_0x23cb950;  1 drivers
v0x23c79a0_0 .net *"_ivl_2", 1 0, L_0x23cb660;  1 drivers
v0x23c7a60_0 .net *"_ivl_4", 1 0, L_0x23cb700;  1 drivers
v0x23c7b40_0 .net *"_ivl_6", 1 0, L_0x23cb7a0;  1 drivers
v0x23c7c70_0 .net *"_ivl_8", 1 0, L_0x23cb840;  1 drivers
v0x23c7d50_0 .net "a", 0 0, v0x23c4c30_0;  1 drivers
v0x23c7df0_0 .net "b", 0 0, v0x23c4cd0_0;  1 drivers
v0x23c7e90_0 .net "c", 0 0, v0x23c4d70_0;  1 drivers
v0x23c7f30_0 .var "clk", 0 0;
v0x23c7fd0_0 .net "d", 0 0, v0x23c4eb0_0;  1 drivers
v0x23c8070_0 .net "out_pos_dut", 0 0, L_0x23cb4d0;  1 drivers
v0x23c8110_0 .net "out_pos_ref", 0 0, L_0x23c9640;  1 drivers
v0x23c81b0_0 .net "out_sop_dut", 0 0, L_0x23ca000;  1 drivers
v0x23c8250_0 .net "out_sop_ref", 0 0, L_0x239fb40;  1 drivers
v0x23c82f0_0 .var/2u "stats1", 223 0;
v0x23c8390_0 .var/2u "strobe", 0 0;
v0x23c8430_0 .net "tb_match", 0 0, L_0x23cba60;  1 drivers
v0x23c8500_0 .net "tb_mismatch", 0 0, L_0x23718a0;  1 drivers
v0x23c85a0_0 .net "wavedrom_enable", 0 0, v0x23c5180_0;  1 drivers
v0x23c8670_0 .net "wavedrom_title", 511 0, v0x23c5220_0;  1 drivers
L_0x23cb660 .concat [ 1 1 0 0], L_0x23c9640, L_0x239fb40;
L_0x23cb700 .concat [ 1 1 0 0], L_0x23c9640, L_0x239fb40;
L_0x23cb7a0 .concat [ 1 1 0 0], L_0x23cb4d0, L_0x23ca000;
L_0x23cb8b0 .concat [ 1 1 0 0], L_0x23c9640, L_0x239fb40;
L_0x23cba60 .cmp/eeq 2, L_0x23cb660, L_0x23cb950;
S_0x236e5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x236a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2371c80 .functor AND 1, v0x23c4d70_0, v0x23c4eb0_0, C4<1>, C4<1>;
L_0x2372060 .functor NOT 1, v0x23c4c30_0, C4<0>, C4<0>, C4<0>;
L_0x2372440 .functor NOT 1, v0x23c4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x23726c0 .functor AND 1, L_0x2372060, L_0x2372440, C4<1>, C4<1>;
L_0x2389ca0 .functor AND 1, L_0x23726c0, v0x23c4d70_0, C4<1>, C4<1>;
L_0x239fb40 .functor OR 1, L_0x2371c80, L_0x2389ca0, C4<0>, C4<0>;
L_0x23c8ac0 .functor NOT 1, v0x23c4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x23c8b30 .functor OR 1, L_0x23c8ac0, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23c8c40 .functor AND 1, v0x23c4d70_0, L_0x23c8b30, C4<1>, C4<1>;
L_0x23c8d00 .functor NOT 1, v0x23c4c30_0, C4<0>, C4<0>, C4<0>;
L_0x23c8dd0 .functor OR 1, L_0x23c8d00, v0x23c4cd0_0, C4<0>, C4<0>;
L_0x23c8e40 .functor AND 1, L_0x23c8c40, L_0x23c8dd0, C4<1>, C4<1>;
L_0x23c8fc0 .functor NOT 1, v0x23c4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x23c9030 .functor OR 1, L_0x23c8fc0, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23c8f50 .functor AND 1, v0x23c4d70_0, L_0x23c9030, C4<1>, C4<1>;
L_0x23c91c0 .functor NOT 1, v0x23c4c30_0, C4<0>, C4<0>, C4<0>;
L_0x23c92c0 .functor OR 1, L_0x23c91c0, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23c9380 .functor AND 1, L_0x23c8f50, L_0x23c92c0, C4<1>, C4<1>;
L_0x23c9530 .functor XNOR 1, L_0x23c8e40, L_0x23c9380, C4<0>, C4<0>;
v0x23711d0_0 .net *"_ivl_0", 0 0, L_0x2371c80;  1 drivers
v0x23715d0_0 .net *"_ivl_12", 0 0, L_0x23c8ac0;  1 drivers
v0x23719b0_0 .net *"_ivl_14", 0 0, L_0x23c8b30;  1 drivers
v0x2371d90_0 .net *"_ivl_16", 0 0, L_0x23c8c40;  1 drivers
v0x2372170_0 .net *"_ivl_18", 0 0, L_0x23c8d00;  1 drivers
v0x2372550_0 .net *"_ivl_2", 0 0, L_0x2372060;  1 drivers
v0x23727d0_0 .net *"_ivl_20", 0 0, L_0x23c8dd0;  1 drivers
v0x23c31a0_0 .net *"_ivl_24", 0 0, L_0x23c8fc0;  1 drivers
v0x23c3280_0 .net *"_ivl_26", 0 0, L_0x23c9030;  1 drivers
v0x23c3360_0 .net *"_ivl_28", 0 0, L_0x23c8f50;  1 drivers
v0x23c3440_0 .net *"_ivl_30", 0 0, L_0x23c91c0;  1 drivers
v0x23c3520_0 .net *"_ivl_32", 0 0, L_0x23c92c0;  1 drivers
v0x23c3600_0 .net *"_ivl_36", 0 0, L_0x23c9530;  1 drivers
L_0x7f37202e7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23c36c0_0 .net *"_ivl_38", 0 0, L_0x7f37202e7018;  1 drivers
v0x23c37a0_0 .net *"_ivl_4", 0 0, L_0x2372440;  1 drivers
v0x23c3880_0 .net *"_ivl_6", 0 0, L_0x23726c0;  1 drivers
v0x23c3960_0 .net *"_ivl_8", 0 0, L_0x2389ca0;  1 drivers
v0x23c3a40_0 .net "a", 0 0, v0x23c4c30_0;  alias, 1 drivers
v0x23c3b00_0 .net "b", 0 0, v0x23c4cd0_0;  alias, 1 drivers
v0x23c3bc0_0 .net "c", 0 0, v0x23c4d70_0;  alias, 1 drivers
v0x23c3c80_0 .net "d", 0 0, v0x23c4eb0_0;  alias, 1 drivers
v0x23c3d40_0 .net "out_pos", 0 0, L_0x23c9640;  alias, 1 drivers
v0x23c3e00_0 .net "out_sop", 0 0, L_0x239fb40;  alias, 1 drivers
v0x23c3ec0_0 .net "pos0", 0 0, L_0x23c8e40;  1 drivers
v0x23c3f80_0 .net "pos1", 0 0, L_0x23c9380;  1 drivers
L_0x23c9640 .functor MUXZ 1, L_0x7f37202e7018, L_0x23c8e40, L_0x23c9530, C4<>;
S_0x23c4100 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x236a320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23c4c30_0 .var "a", 0 0;
v0x23c4cd0_0 .var "b", 0 0;
v0x23c4d70_0 .var "c", 0 0;
v0x23c4e10_0 .net "clk", 0 0, v0x23c7f30_0;  1 drivers
v0x23c4eb0_0 .var "d", 0 0;
v0x23c4fa0_0 .var/2u "fail", 0 0;
v0x23c5040_0 .var/2u "fail1", 0 0;
v0x23c50e0_0 .net "tb_match", 0 0, L_0x23cba60;  alias, 1 drivers
v0x23c5180_0 .var "wavedrom_enable", 0 0;
v0x23c5220_0 .var "wavedrom_title", 511 0;
E_0x237d680/0 .event negedge, v0x23c4e10_0;
E_0x237d680/1 .event posedge, v0x23c4e10_0;
E_0x237d680 .event/or E_0x237d680/0, E_0x237d680/1;
S_0x23c4430 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23c4100;
 .timescale -12 -12;
v0x23c4670_0 .var/2s "i", 31 0;
E_0x237d520 .event posedge, v0x23c4e10_0;
S_0x23c4770 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23c4100;
 .timescale -12 -12;
v0x23c4970_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23c4a50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23c4100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23c5400 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x236a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23c97f0 .functor AND 1, v0x23c4d70_0, v0x23c4eb0_0, C4<1>, C4<1>;
L_0x23c9cf0 .functor AND 1, L_0x23c9aa0, L_0x23c9b40, C4<1>, C4<1>;
L_0x23c9e00 .functor AND 1, L_0x23c9cf0, v0x23c4d70_0, C4<1>, C4<1>;
L_0x23c9ec0 .functor OR 1, L_0x23c97f0, L_0x23c9e00, C4<0>, C4<0>;
L_0x23ca000 .functor BUFZ 1, L_0x23c9ec0, C4<0>, C4<0>, C4<0>;
L_0x23ca1b0 .functor OR 1, L_0x23ca110, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23ca2b0 .functor AND 1, v0x23c4d70_0, L_0x23ca1b0, C4<1>, C4<1>;
L_0x23ca520 .functor AND 1, L_0x23ca370, v0x23c4cd0_0, C4<1>, C4<1>;
L_0x23ca6d0 .functor OR 1, L_0x23ca630, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23ca790 .functor AND 1, L_0x23ca520, L_0x23ca6d0, C4<1>, C4<1>;
L_0x23ca900 .functor OR 1, L_0x23ca2b0, L_0x23ca790, C4<0>, C4<0>;
L_0x23caaa0 .functor OR 1, L_0x23ca9c0, v0x23c4eb0_0, C4<0>, C4<0>;
L_0x23cabd0 .functor AND 1, v0x23c4d70_0, L_0x23caaa0, C4<1>, C4<1>;
L_0x23cad30 .functor AND 1, L_0x23cac90, v0x23c4cd0_0, C4<1>, C4<1>;
L_0x23cab60 .functor NOT 1, v0x23c4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x23caf60 .functor OR 1, L_0x23cae70, L_0x23cab60, C4<0>, C4<0>;
L_0x23cb100 .functor AND 1, L_0x23cad30, L_0x23caf60, C4<1>, C4<1>;
L_0x23cb210 .functor OR 1, L_0x23cabd0, L_0x23cb100, C4<0>, C4<0>;
L_0x23cb3c0 .functor XNOR 1, L_0x23ca900, L_0x23cb210, C4<0>, C4<0>;
v0x23c55c0_0 .net *"_ivl_0", 0 0, L_0x23c97f0;  1 drivers
v0x23c56a0_0 .net *"_ivl_15", 0 0, L_0x23ca110;  1 drivers
v0x23c5760_0 .net *"_ivl_16", 0 0, L_0x23ca1b0;  1 drivers
v0x23c5850_0 .net *"_ivl_18", 0 0, L_0x23ca2b0;  1 drivers
v0x23c5930_0 .net *"_ivl_21", 0 0, L_0x23ca370;  1 drivers
v0x23c5a40_0 .net *"_ivl_22", 0 0, L_0x23ca520;  1 drivers
v0x23c5b20_0 .net *"_ivl_25", 0 0, L_0x23ca630;  1 drivers
v0x23c5be0_0 .net *"_ivl_26", 0 0, L_0x23ca6d0;  1 drivers
v0x23c5cc0_0 .net *"_ivl_28", 0 0, L_0x23ca790;  1 drivers
v0x23c5e30_0 .net *"_ivl_3", 0 0, L_0x23c9aa0;  1 drivers
v0x23c5ef0_0 .net *"_ivl_33", 0 0, L_0x23ca9c0;  1 drivers
v0x23c5fb0_0 .net *"_ivl_34", 0 0, L_0x23caaa0;  1 drivers
v0x23c6090_0 .net *"_ivl_36", 0 0, L_0x23cabd0;  1 drivers
v0x23c6170_0 .net *"_ivl_39", 0 0, L_0x23cac90;  1 drivers
v0x23c6230_0 .net *"_ivl_40", 0 0, L_0x23cad30;  1 drivers
v0x23c6310_0 .net *"_ivl_43", 0 0, L_0x23cae70;  1 drivers
v0x23c63d0_0 .net *"_ivl_44", 0 0, L_0x23cab60;  1 drivers
v0x23c65c0_0 .net *"_ivl_46", 0 0, L_0x23caf60;  1 drivers
v0x23c66a0_0 .net *"_ivl_48", 0 0, L_0x23cb100;  1 drivers
v0x23c6780_0 .net *"_ivl_5", 0 0, L_0x23c9b40;  1 drivers
v0x23c6840_0 .net *"_ivl_52", 0 0, L_0x23cb3c0;  1 drivers
L_0x7f37202e7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23c6900_0 .net *"_ivl_54", 0 0, L_0x7f37202e7060;  1 drivers
v0x23c69e0_0 .net *"_ivl_6", 0 0, L_0x23c9cf0;  1 drivers
v0x23c6ac0_0 .net *"_ivl_8", 0 0, L_0x23c9e00;  1 drivers
v0x23c6ba0_0 .net "a", 0 0, v0x23c4c30_0;  alias, 1 drivers
v0x23c6c40_0 .net "b", 0 0, v0x23c4cd0_0;  alias, 1 drivers
v0x23c6d30_0 .net "c", 0 0, v0x23c4d70_0;  alias, 1 drivers
v0x23c6e20_0 .net "d", 0 0, v0x23c4eb0_0;  alias, 1 drivers
v0x23c6f10_0 .net "out_pos", 0 0, L_0x23cb4d0;  alias, 1 drivers
v0x23c6fd0_0 .net "out_sop", 0 0, L_0x23ca000;  alias, 1 drivers
v0x23c7090_0 .net "pos0", 0 0, L_0x23ca900;  1 drivers
v0x23c7150_0 .net "pos1", 0 0, L_0x23cb210;  1 drivers
v0x23c7210_0 .net "sop", 0 0, L_0x23c9ec0;  1 drivers
L_0x23c9aa0 .reduce/nor v0x23c4c30_0;
L_0x23c9b40 .reduce/nor v0x23c4cd0_0;
L_0x23ca110 .reduce/nor v0x23c4cd0_0;
L_0x23ca370 .reduce/nor v0x23c4c30_0;
L_0x23ca630 .reduce/nor v0x23c4c30_0;
L_0x23ca9c0 .reduce/nor v0x23c4cd0_0;
L_0x23cac90 .reduce/nor v0x23c4c30_0;
L_0x23cae70 .reduce/nor v0x23c4c30_0;
L_0x23cb4d0 .functor MUXZ 1, L_0x7f37202e7060, L_0x23ca900, L_0x23cb3c0, C4<>;
S_0x23c75a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x236a320;
 .timescale -12 -12;
E_0x23669f0 .event anyedge, v0x23c8390_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23c8390_0;
    %nor/r;
    %assign/vec4 v0x23c8390_0, 0;
    %wait E_0x23669f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23c4100;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c4fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c5040_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23c4100;
T_4 ;
    %wait E_0x237d680;
    %load/vec4 v0x23c50e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23c4fa0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23c4100;
T_5 ;
    %wait E_0x237d520;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %wait E_0x237d520;
    %load/vec4 v0x23c4fa0_0;
    %store/vec4 v0x23c5040_0, 0, 1;
    %fork t_1, S_0x23c4430;
    %jmp t_0;
    .scope S_0x23c4430;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23c4670_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23c4670_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x237d520;
    %load/vec4 v0x23c4670_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23c4670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23c4670_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23c4100;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x237d680;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23c4eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c4cd0_0, 0;
    %assign/vec4 v0x23c4c30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23c4fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23c5040_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x236a320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c7f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c8390_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x236a320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23c7f30_0;
    %inv;
    %store/vec4 v0x23c7f30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x236a320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23c4e10_0, v0x23c8500_0, v0x23c7d50_0, v0x23c7df0_0, v0x23c7e90_0, v0x23c7fd0_0, v0x23c8250_0, v0x23c81b0_0, v0x23c8110_0, v0x23c8070_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x236a320;
T_9 ;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x236a320;
T_10 ;
    %wait E_0x237d680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23c82f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
    %load/vec4 v0x23c8430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23c82f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23c8250_0;
    %load/vec4 v0x23c8250_0;
    %load/vec4 v0x23c81b0_0;
    %xor;
    %load/vec4 v0x23c8250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23c8110_0;
    %load/vec4 v0x23c8110_0;
    %load/vec4 v0x23c8070_0;
    %xor;
    %load/vec4 v0x23c8110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23c82f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c82f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/ece241_2013_q2/iter5/response0/top_module.sv";
