$date
	Mon Mar 26 12:31:00 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0048 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#12
1"
1!
#24
0"
0!
#36
1"
1!
#48
0"
0!
#60
1"
1!
#72
0"
0!
#84
1"
1!
#96
0"
0!
#108
1"
1!
#120
0"
0!
#132
1"
1!
#144
0"
0!
#156
1"
1!
#168
0"
0!
#180
1"
1!
#192
0"
0!
#204
1"
1!
#216
0"
0!
#228
1"
1!
#240
0"
0!
