<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Architecture_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492767692" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492767692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492801335" xil_pn:in_ck="1142148799899890796" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492801335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_logic.vhd"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flags.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="random_generator.vhd"/>
      <outfile xil_pn:name="register_files.vhd"/>
      <outfile xil_pn:name="sayeh_PC.vhd"/>
      <outfile xil_pn:name="stb.vhd"/>
      <outfile xil_pn:name="two_complement.vhd"/>
      <outfile xil_pn:name="wp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492798230" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="344410082472390313" xil_pn:start_ts="1492798230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492798230" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4727807179229798315" xil_pn:start_ts="1492798230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492767692" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1731351505071296742" xil_pn:start_ts="1492767692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492801335" xil_pn:in_ck="1142148799899890796" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492801335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_logic.vhd"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flags.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="random_generator.vhd"/>
      <outfile xil_pn:name="register_files.vhd"/>
      <outfile xil_pn:name="sayeh_PC.vhd"/>
      <outfile xil_pn:name="stb.vhd"/>
      <outfile xil_pn:name="two_complement.vhd"/>
      <outfile xil_pn:name="wp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492801340" xil_pn:in_ck="1142148799899890796" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8919816158064699961" xil_pn:start_ts="1492801335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stb_beh.prj"/>
      <outfile xil_pn:name="stb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492801340" xil_pn:in_ck="4757634642075775199" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5852032879711967356" xil_pn:start_ts="1492801340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492767630" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492767630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
