// Seed: 2260975430
macromodule module_0 (
    output tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wor id_3
);
  assign id_0 = 1;
  not primCall (id_1, id_2);
  module_2 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    output wire id_4,
    output supply0 id_5
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_2,
      id_3
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3
    , id_9,
    input supply0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7
);
  initial
    if (id_4) id_1 = 1 * 1;
    else id_1 = id_4;
  assign module_0.id_3 = 0;
endmodule
