#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 10 18:00:10 2014
# Process ID: 5844
# Log file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp/leon3mp.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5844-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 736.465 ; gain = 435.430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 739.359 ; gain = 2.813

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f6c7027c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 762.871 ; gain = 23.512

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 172 cells.
Phase 2 Constant Propagation | Checksum: 19f66e6ac

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 762.871 ; gain = 23.512

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1296 unconnected nets.
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 3 Sweep | Checksum: 23961a5e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 762.871 ; gain = 23.512
Ending Logic Optimization Task | Checksum: 23961a5e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 762.871 ; gain = 23.512
Implement Debug Cores | Checksum: 15d0a1a32
Logic Optimization | Checksum: 15d0a1a32

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 23961a5e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 764.789 ; gain = 1.918
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 1db4a895f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 892.090 ; gain = 129.219
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 892.090 ; gain = 155.625
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 892.090 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 892.090 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 13306ec1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 13306ec1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 13306ec1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1aba03305

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[3]'  'jb[4]'  'jb[5]'  'jb[6]'  'jb[7]' 
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[15]_i_1' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[14] {LDCE}
	io0/sLED_reg[13] {LDCE}
	io0/sLED_reg[12] {LDCE}
	io0/sLED_reg[11] {LDCE}
	io0/sLED_reg[10] {LDCE}
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_11420_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[30] {LDCE}
	adderahb_if/hrdata_reg[29] {LDCE}
	adderahb_if/hrdata_reg[28] {LDCE}
	adderahb_if/hrdata_reg[27] {LDCE}
	adderahb_if/hrdata_reg[26] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 1aba03305

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1aba03305

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15cf1485e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 20af961d7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 24945485f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 24945485f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1e33e00d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1e33e00d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1e33e00d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e33e00d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1efe9ad60

Time (s): cpu = 00:02:05 ; elapsed = 00:01:32 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1efe9ad60

Time (s): cpu = 00:02:05 ; elapsed = 00:01:32 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1321b7e08

Time (s): cpu = 00:02:18 ; elapsed = 00:01:40 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da38cb0b

Time (s): cpu = 00:02:18 ; elapsed = 00:01:40 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 16982de42

Time (s): cpu = 00:02:22 ; elapsed = 00:01:43 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1e1de7cee

Time (s): cpu = 00:02:35 ; elapsed = 00:01:57 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e1de7cee

Time (s): cpu = 00:02:37 ; elapsed = 00:01:58 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e1de7cee

Time (s): cpu = 00:02:37 ; elapsed = 00:01:58 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1f584820a

Time (s): cpu = 00:02:37 ; elapsed = 00:01:58 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 22290e8cf

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 22290e8cf

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 22290e8cf

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 22290e8cf

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 2d1e6b469

Time (s): cpu = 00:02:57 ; elapsed = 00:02:10 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 2d1e6b469

Time (s): cpu = 00:02:57 ; elapsed = 00:02:10 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 2d1e6b469

Time (s): cpu = 00:02:57 ; elapsed = 00:02:10 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=1.109  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 2d1e6b469

Time (s): cpu = 00:03:12 ; elapsed = 00:02:19 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 2d1e6b469

Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 892.090 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2bfba4396

Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 892.090 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bfba4396

Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 892.090 ; gain = 0.000
Ending Placer Task | Checksum: 1ceed31be

Time (s): cpu = 00:00:00 ; elapsed = 00:02:20 . Memory (MB): peak = 892.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:15 ; elapsed = 00:02:21 . Memory (MB): peak = 892.090 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 892.090 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.090 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 892.090 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 234f47945

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1034.320 ; gain = 142.230
Phase 1 Build RT Design | Checksum: 18c107572

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1034.320 ; gain = 142.230

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18c107572

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1034.320 ; gain = 142.230

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 18c107572

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1034.320 ; gain = 142.230

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 11c3c6a66

Time (s): cpu = 00:01:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1053.398 ; gain = 161.309

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1872172d7

Time (s): cpu = 00:01:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1053.398 ; gain = 161.309

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1872172d7

Time (s): cpu = 00:02:06 ; elapsed = 00:01:00 . Memory (MB): peak = 1059.355 ; gain = 167.266
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1872172d7

Time (s): cpu = 00:02:06 ; elapsed = 00:01:00 . Memory (MB): peak = 1059.355 ; gain = 167.266
Phase 2.5 Update Timing | Checksum: 1872172d7

Time (s): cpu = 00:02:06 ; elapsed = 00:01:00 . Memory (MB): peak = 1059.355 ; gain = 167.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.22  | TNS=-23.2  | WHS=-1.32  | THS=-1.35e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1872172d7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1060.563 ; gain = 168.473
Phase 2 Router Initialization | Checksum: 1872172d7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1060.563 ; gain = 168.473

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16a9617f0

Time (s): cpu = 00:02:32 ; elapsed = 00:01:17 . Memory (MB): peak = 1080.672 ; gain = 188.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2747
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1b2eb08c9

Time (s): cpu = 00:03:01 ; elapsed = 00:01:35 . Memory (MB): peak = 1080.672 ; gain = 188.582

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1b2eb08c9

Time (s): cpu = 00:03:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1080.672 ; gain = 188.582
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.38  | TNS=-27.4  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 5b019fb2

Time (s): cpu = 00:03:09 ; elapsed = 00:01:39 . Memory (MB): peak = 1080.672 ; gain = 188.582

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: b43095b9

Time (s): cpu = 00:03:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1080.672 ; gain = 188.582

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: b43095b9

Time (s): cpu = 00:03:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1082.715 ; gain = 190.625
Phase 4.1.4 GlobIterForTiming | Checksum: f9e8e7f0

Time (s): cpu = 00:03:11 ; elapsed = 00:01:42 . Memory (MB): peak = 1082.715 ; gain = 190.625
Phase 4.1 Global Iteration 0 | Checksum: f9e8e7f0

Time (s): cpu = 00:03:11 ; elapsed = 00:01:42 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: a8f03d54

Time (s): cpu = 00:03:13 ; elapsed = 00:01:43 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: a8f03d54

Time (s): cpu = 00:03:13 ; elapsed = 00:01:44 . Memory (MB): peak = 1082.715 ; gain = 190.625
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.38  | TNS=-27.3  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: a8f03d54

Time (s): cpu = 00:03:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1082.715 ; gain = 190.625
Phase 4.2 Global Iteration 1 | Checksum: a8f03d54

Time (s): cpu = 00:03:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1082.715 ; gain = 190.625
Phase 4 Rip-up And Reroute | Checksum: a8f03d54

Time (s): cpu = 00:03:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: a8f03d54

Time (s): cpu = 00:03:17 ; elapsed = 00:01:46 . Memory (MB): peak = 1082.715 ; gain = 190.625
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.38  | TNS=-27.3  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: a9ecb33a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:46 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a9ecb33a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:49 . Memory (MB): peak = 1082.715 ; gain = 190.625
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.38  | TNS=-27.3  | WHS=0.036  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: a9ecb33a

Time (s): cpu = 00:03:22 ; elapsed = 00:01:49 . Memory (MB): peak = 1082.715 ; gain = 190.625
Phase 6 Post Hold Fix | Checksum: a9ecb33a

Time (s): cpu = 00:03:22 ; elapsed = 00:01:49 . Memory (MB): peak = 1082.715 ; gain = 190.625

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.78975 %
  Global Horizontal Routing Utilization  = 5.72137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y45 -> INT_R_X11Y45
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: a9ecb33a

Time (s): cpu = 00:03:22 ; elapsed = 00:01:50 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: b9f3b5f3

Time (s): cpu = 00:03:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1082.715 ; gain = 190.625

Phase 9 Post Router Timing
