<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 16 11:42:48 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28675</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15979</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>172.432(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>79.106(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>48.928(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.877</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.315</td>
</tr>
<tr>
<td>2</td>
<td>5.877</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.315</td>
</tr>
<tr>
<td>3</td>
<td>5.877</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.315</td>
</tr>
<tr>
<td>4</td>
<td>5.877</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.315</td>
</tr>
<tr>
<td>5</td>
<td>5.955</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.223</td>
</tr>
<tr>
<td>6</td>
<td>5.955</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.223</td>
</tr>
<tr>
<td>7</td>
<td>5.955</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.223</td>
</tr>
<tr>
<td>8</td>
<td>5.955</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.223</td>
</tr>
<tr>
<td>9</td>
<td>5.955</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.223</td>
</tr>
<tr>
<td>10</td>
<td>5.994</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.184</td>
</tr>
<tr>
<td>11</td>
<td>6.075</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>12.122</td>
</tr>
<tr>
<td>12</td>
<td>6.099</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>12.079</td>
</tr>
<tr>
<td>13</td>
<td>6.153</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.030</td>
</tr>
<tr>
<td>14</td>
<td>6.153</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.030</td>
</tr>
<tr>
<td>15</td>
<td>6.153</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.030</td>
</tr>
<tr>
<td>16</td>
<td>6.175</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.020</td>
<td>12.013</td>
</tr>
<tr>
<td>17</td>
<td>6.175</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.020</td>
<td>12.013</td>
</tr>
<tr>
<td>18</td>
<td>6.175</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.020</td>
<td>12.013</td>
</tr>
<tr>
<td>19</td>
<td>6.198</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.022</td>
<td>11.988</td>
</tr>
<tr>
<td>20</td>
<td>6.217</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>11.975</td>
</tr>
<tr>
<td>21</td>
<td>6.287</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.005</td>
<td>12.163</td>
</tr>
<tr>
<td>22</td>
<td>6.326</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.114</td>
</tr>
<tr>
<td>23</td>
<td>6.336</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>12.104</td>
</tr>
<tr>
<td>24</td>
<td>6.357</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.074</td>
</tr>
<tr>
<td>25</td>
<td>6.359</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>12.153</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.143</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.175</td>
</tr>
<tr>
<td>2</td>
<td>0.153</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>3</td>
<td>0.164</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.232</td>
</tr>
<tr>
<td>4</td>
<td>0.170</td>
<td>apple_video/video_address_o_9_s0/Q</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.241</td>
</tr>
<tr>
<td>5</td>
<td>0.178</td>
<td>apple_video/video_address_o_4_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.241</td>
</tr>
<tr>
<td>6</td>
<td>0.183</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.247</td>
</tr>
<tr>
<td>7</td>
<td>0.193</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>8</td>
<td>0.193</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>9</td>
<td>0.197</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.261</td>
</tr>
<tr>
<td>10</td>
<td>0.197</td>
<td>apple_video/video_address_o_6_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.261</td>
</tr>
<tr>
<td>11</td>
<td>0.201</td>
<td>apple_video/video_address_o_5_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.264</td>
</tr>
<tr>
<td>12</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>13</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>14</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>15</td>
<td>0.206</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>16</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>17</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>18</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>19</td>
<td>0.223</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.245</td>
</tr>
<tr>
<td>20</td>
<td>0.223</td>
<td>esp32_spi_connector/proto/mem_rd_addr_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.245</td>
</tr>
<tr>
<td>21</td>
<td>0.238</td>
<td>apple_video/video_address_o_9_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.305</td>
</tr>
<tr>
<td>22</td>
<td>0.245</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.309</td>
</tr>
<tr>
<td>23</td>
<td>0.247</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.279</td>
</tr>
<tr>
<td>24</td>
<td>0.253</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.285</td>
</tr>
<tr>
<td>25</td>
<td>0.265</td>
<td>apple_video/video_address_o_3_s0/Q</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[5]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.332</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.758</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>0.012</td>
<td>2.748</td>
</tr>
<tr>
<td>2</td>
<td>0.761</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>0.007</td>
<td>2.748</td>
</tr>
<tr>
<td>3</td>
<td>0.763</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>0.012</td>
<td>2.742</td>
</tr>
<tr>
<td>4</td>
<td>0.766</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>0.007</td>
<td>2.742</td>
</tr>
<tr>
<td>5</td>
<td>0.788</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>0.012</td>
<td>2.717</td>
</tr>
<tr>
<td>6</td>
<td>0.791</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>0.007</td>
<td>2.717</td>
</tr>
<tr>
<td>7</td>
<td>12.624</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.001</td>
<td>5.548</td>
</tr>
<tr>
<td>8</td>
<td>12.624</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.001</td>
<td>5.548</td>
</tr>
<tr>
<td>9</td>
<td>12.624</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.001</td>
<td>5.548</td>
</tr>
<tr>
<td>10</td>
<td>12.624</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.002</td>
<td>5.545</td>
</tr>
<tr>
<td>11</td>
<td>12.624</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.002</td>
<td>5.545</td>
</tr>
<tr>
<td>12</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.004</td>
<td>5.542</td>
</tr>
<tr>
<td>13</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.004</td>
<td>5.542</td>
</tr>
<tr>
<td>14</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.004</td>
<td>5.542</td>
</tr>
<tr>
<td>15</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>16</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>17</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>18</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>19</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>20</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>21</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>22</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>23</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>24</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
<tr>
<td>25</td>
<td>12.625</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>5.539</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.979</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.160</td>
</tr>
<tr>
<td>2</td>
<td>0.980</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>3</td>
<td>0.980</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.174</td>
</tr>
<tr>
<td>4</td>
<td>0.981</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.160</td>
</tr>
<tr>
<td>5</td>
<td>0.983</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>1.160</td>
</tr>
<tr>
<td>6</td>
<td>0.993</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.174</td>
</tr>
<tr>
<td>7</td>
<td>0.995</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.174</td>
</tr>
<tr>
<td>8</td>
<td>0.996</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.177</td>
</tr>
<tr>
<td>9</td>
<td>0.998</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>10</td>
<td>1.183</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/b_fall_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.174</td>
</tr>
<tr>
<td>11</td>
<td>1.183</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/bclk_prev_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.174</td>
</tr>
<tr>
<td>12</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.172</td>
</tr>
<tr>
<td>13</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_18_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.176</td>
</tr>
<tr>
<td>14</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>15</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>16</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.174</td>
</tr>
<tr>
<td>17</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>18</td>
<td>1.186</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.177</td>
</tr>
<tr>
<td>19</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.175</td>
</tr>
<tr>
<td>20</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_18_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.175</td>
</tr>
<tr>
<td>21</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.179</td>
</tr>
<tr>
<td>22</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.179</td>
</tr>
<tr>
<td>23</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_24_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.179</td>
</tr>
<tr>
<td>24</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_25_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.179</td>
</tr>
<tr>
<td>25</td>
<td>1.189</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.177</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>20.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 28.948%; route: 8.382, 68.067%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 28.948%; route: 8.382, 68.067%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 28.948%; route: 8.382, 68.067%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 28.948%; route: 8.382, 68.067%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.244%; route: 8.036, 65.750%; tC2Q: 0.368, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.244%; route: 8.036, 65.750%; tC2Q: 0.368, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.244%; route: 8.036, 65.750%; tC2Q: 0.368, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.244%; route: 8.036, 65.750%; tC2Q: 0.368, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.188</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.244%; route: 8.036, 65.750%; tC2Q: 0.368, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>12.082</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C57[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>12.598</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R6C57[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>mockingboard/m6522_right/irq_mask_0_s5/I1</td>
</tr>
<tr>
<td>13.422</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_0_s5/F</td>
</tr>
<tr>
<td>14.149</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.228, 26.490%; route: 8.589, 70.493%; tC2Q: 0.368, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>14.088</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.474</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>20.163</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 29.408%; route: 8.190, 67.560%; tC2Q: 0.368, 3.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>12.082</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C57[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>12.598</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R6C57[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_1_s5/I1</td>
</tr>
<tr>
<td>13.422</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_1_s5/F</td>
</tr>
<tr>
<td>14.044</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C57[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.228, 26.720%; route: 8.484, 70.237%; tC2Q: 0.368, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.996</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.460</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.149</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C56[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 29.634%; route: 8.097, 67.311%; tC2Q: 0.368, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.996</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.460</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.149</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C56[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 29.634%; route: 8.097, 67.311%; tC2Q: 0.368, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.483</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.996</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.460</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>20.149</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C56[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 29.634%; route: 8.097, 67.311%; tC2Q: 0.368, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.464</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.153</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C66[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.790%; route: 7.826, 65.151%; tC2Q: 0.368, 3.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.464</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.153</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.790%; route: 7.826, 65.151%; tC2Q: 0.368, 3.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][A]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>12.567</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C68[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>13.309</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C66[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.464</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>20.153</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C66[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.790%; route: 7.826, 65.151%; tC2Q: 0.368, 3.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>12.082</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C57[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>12.598</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R6C57[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>12.961</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[3][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s5/I1</td>
</tr>
<tr>
<td>13.226</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C57[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>20.151</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C57[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.031, 25.287%; route: 8.589, 71.648%; tC2Q: 0.368, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C68[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>11.892</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C68[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.066</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>12.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C67[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>12.752</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C67[1][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>13.213</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C67[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C67[3][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>20.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C67[3][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 31.347%; route: 7.854, 65.585%; tC2Q: 0.368, 3.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][B]</td>
<td>mockingboard/m6522_left/n713_s3/I3</td>
</tr>
<tr>
<td>11.941</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R4C66[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s3/F</td>
</tr>
<tr>
<td>12.992</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[1][B]</td>
<td>mockingboard/m6522_left/n721_s3/I1</td>
</tr>
<tr>
<td>13.254</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C76[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n721_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[1][A]</td>
<td>mockingboard/m6522_left/n721_s0/I3</td>
</tr>
<tr>
<td>14.128</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C75[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n721_s0/F</td>
</tr>
<tr>
<td>14.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C75[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.514, 28.890%; route: 8.281, 68.088%; tC2Q: 0.368, 3.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td>mockingboard/m6522_right/n891_s3/I3</td>
</tr>
<tr>
<td>14.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n891_s3/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.405</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.829, 31.607%; route: 7.918, 65.360%; tC2Q: 0.368, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td>mockingboard/m6522_right/n892_s3/I3</td>
</tr>
<tr>
<td>14.069</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n892_s3/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.405</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C55[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.550%; route: 7.918, 65.414%; tC2Q: 0.368, 3.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>2.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[3][B]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>10.347</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C64[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>11.769</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C56[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>12.296</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>13.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>13.523</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td>mockingboard/m6522_right/n896_s3/I3</td>
</tr>
<tr>
<td>14.039</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n896_s3/F</td>
</tr>
<tr>
<td>14.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.460</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.396</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C56[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.819, 31.629%; route: 7.887, 65.328%; tC2Q: 0.368, 3.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.333</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>apple_memory/INTC8ROM_s4/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C43[0][B]</td>
<td style=" background: #97FFFF;">apple_memory/INTC8ROM_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][A]</td>
<td>apple_memory/n51_s5/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C44[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s5/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[3][B]</td>
<td>superserial/COM2/n388_s1/I3</td>
</tr>
<tr>
<td>6.333</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C44[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n388_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>mockingboard/m6522_right/n1078_s3/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1078_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C70[3][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>10.791</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R3C70[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][B]</td>
<td>mockingboard/m6522_left/n713_s3/I3</td>
</tr>
<tr>
<td>11.941</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R4C66[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s3/F</td>
</tr>
<tr>
<td>12.992</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[1][A]</td>
<td>mockingboard/m6522_left/n728_s5/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C76[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n728_s5/F</td>
</tr>
<tr>
<td>13.854</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[3][A]</td>
<td>mockingboard/m6522_left/n728_s3/S0</td>
</tr>
<tr>
<td>14.113</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C76[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n728_s3/O</td>
</tr>
<tr>
<td>14.118</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C76[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[3][A]</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1/CLK</td>
</tr>
<tr>
<td>20.477</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C76[3][A]</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.256, 26.795%; route: 8.529, 70.181%; tC2Q: 0.368, 3.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C77[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.034, 19.429%; tC2Q: 0.141, 80.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
</tr>
<tr>
<td>0.886</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_3_mem_3_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.770</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.091, 39.224%; tC2Q: 0.141, 60.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>apple_video/video_address_o_9_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_9_s0/Q</td>
</tr>
<tr>
<td>0.936</td>
<td>0.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.100, 41.494%; tC2Q: 0.141, 58.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>apple_video/video_address_o_4_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_4_s0/Q</td>
</tr>
<tr>
<td>0.940</td>
<td>0.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.100, 41.494%; tC2Q: 0.141, 58.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C47[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>0.946</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.103, 41.700%; tC2Q: 0.144, 58.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>0.960</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>apple_video/video_address_o_6_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_6_s0/Q</td>
</tr>
<tr>
<td>0.960</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>apple_video/video_address_o_5_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_5_s0/Q</td>
</tr>
<tr>
<td>0.963</td>
<td>0.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 46.591%; tC2Q: 0.141, 53.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
</tr>
<tr>
<td>0.939</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.706</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C77[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C77[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[0][B]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C77[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.958</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.958</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>apple_video/video_address_o_9_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_9_s0/Q</td>
</tr>
<tr>
<td>1.000</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.762</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.164, 53.770%; tC2Q: 0.141, 46.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.168, 54.369%; tC2Q: 0.141, 45.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>0.980</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 48.387%; tC2Q: 0.144, 51.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C79[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>apple_video/video_address_o_3_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_3_s0/Q</td>
</tr>
<tr>
<td>1.031</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_0_mem_0_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.530%; tC2Q: 0.141, 42.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.701</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 86.624%; tC2Q: 0.368, 13.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.839</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.219</td>
<td>2.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.380, 86.624%; tC2Q: 0.368, 13.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.695</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.597%; tC2Q: 0.368, 13.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.839</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.214</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.597%; tC2Q: 0.368, 13.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.349, 86.473%; tC2Q: 0.368, 13.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.839</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.189</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.349, 86.473%; tC2Q: 0.368, 13.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.501</td>
<td>2.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.236%; route: 4.930, 88.869%; tC2Q: 0.382, 6.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.501</td>
<td>2.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.236%; route: 4.930, 88.869%; tC2Q: 0.382, 6.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.501</td>
<td>2.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.236%; route: 4.930, 88.869%; tC2Q: 0.382, 6.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.498</td>
<td>2.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.238%; route: 4.927, 88.863%; tC2Q: 0.382, 6.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.498</td>
<td>2.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.238%; route: 4.927, 88.863%; tC2Q: 0.382, 6.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.495</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.240%; route: 4.924, 88.858%; tC2Q: 0.382, 6.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.495</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.240%; route: 4.924, 88.858%; tC2Q: 0.382, 6.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.495</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.240%; route: 4.924, 88.858%; tC2Q: 0.382, 6.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>superserial/COM2/cycle_5_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>superserial/COM2/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.778</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C23[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.492</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>superserial/COM2/cycle_7_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.243%; route: 4.922, 88.852%; tC2Q: 0.382, 6.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.375</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.391</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.947</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.924</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.944</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.910</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.927</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.375</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.405</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.887</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.231</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.375</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.409</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.890</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/b_fall_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.924</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">audio_timing/b_fall_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>audio_timing/b_fall_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>audio_timing/b_fall_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/bclk_prev_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.924</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">audio_timing/bclk_prev_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>audio_timing/bclk_prev_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>audio_timing/bclk_prev_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.922</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.754</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][B]</td>
<td>audio_timing/acc_lr_6_s0/CLK</td>
</tr>
<tr>
<td>37.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.736</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C48[0][B]</td>
<td>audio_timing/acc_lr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 87.713%; tC2Q: 0.144, 12.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.925</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td>audio_timing/acc_lr_18_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][B]</td>
<td>audio_timing/acc_lr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 87.750%; tC2Q: 0.144, 12.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C64[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.924</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 87.732%; tC2Q: 0.144, 12.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_14_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][A]</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[0][A]</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.768%; tC2Q: 0.144, 12.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.925</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.754</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td>audio_timing/acc_bedge_7_s0/CLK</td>
</tr>
<tr>
<td>37.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.736</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C52[0][A]</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 87.745%; tC2Q: 0.144, 12.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.925</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.754</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][A]</td>
<td>audio_timing/acc_bedge_18_s0/CLK</td>
</tr>
<tr>
<td>37.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.736</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C52[1][A]</td>
<td>audio_timing/acc_bedge_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 87.745%; tC2Q: 0.144, 12.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.928</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>audio_timing/acc_bedge_19_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>audio_timing/acc_bedge_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 87.781%; tC2Q: 0.144, 12.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.928</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>audio_timing/acc_bedge_20_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>audio_timing/acc_bedge_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 87.781%; tC2Q: 0.144, 12.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.928</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>audio_timing/acc_bedge_24_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>audio_timing/acc_bedge_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 87.781%; tC2Q: 0.144, 12.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.928</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>audio_timing/acc_bedge_25_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>audio_timing/acc_bedge_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 87.781%; tC2Q: 0.144, 12.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3563</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.894</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>237</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.927</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>audio_timing/acc_lr_7_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>audio_timing/acc_lr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 87.763%; tC2Q: 0.144, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3563</td>
<td>clk_logic_w</td>
<td>0.758</td>
<td>1.984</td>
</tr>
<tr>
<td>1123</td>
<td>clk_pixel_w</td>
<td>9.775</td>
<td>2.117</td>
</tr>
<tr>
<td>762</td>
<td>n29_11</td>
<td>12.154</td>
<td>2.535</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.938</td>
<td>2.599</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.175</td>
<td>2.104</td>
</tr>
<tr>
<td>237</td>
<td>rstn_r</td>
<td>6.593</td>
<td>2.676</td>
</tr>
<tr>
<td>211</td>
<td>a2bus_if.addr[0]</td>
<td>11.791</td>
<td>3.186</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.645</td>
<td>2.183</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>12.600</td>
<td>2.371</td>
</tr>
<tr>
<td>158</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>11.887</td>
<td>2.570</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C67</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C83</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C70</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
