# True Random Number Generator (TRNG) in an FPGA

## Overview

A system was implemented on a DE10-Nano to generate true random number generators on a 32 bit register, and potential exploits were explored. This 32 bit memory-mapped register was then exposed to the HPS for software interfacing.

## System Diagram


## Randomness Testing


## Exploits

### Fault Injection Attacks

- Modifying Source Entropy on the GPIO Pin
