ARM GAS  /tmp/ccWlLCZL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_UART_TxCpltCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_UART_TxCpltCallback:
  27              	.LVL0:
  28              	.LFB132:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include "examples_defines.h"
ARM GAS  /tmp/ccWlLCZL.s 			page 2


  30:Core/Src/main.c **** #include "port.h"
  31:Core/Src/main.c **** #include "string.h"
  32:Core/Src/main.c **** #include "shared_defines.h"
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** extern example_ptr example_pointer;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** #define TX_PACKET_SIZE (1 + 7 * sizeof(float))  // 1 header + 7 floats = 29 bytes
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** static uint8_t uart_tx_packet[TX_PACKET_SIZE];
  58:Core/Src/main.c **** volatile uint8_t uart_tx_ready = 1;  // Flag to track DMA completion
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END 0 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /**
  74:Core/Src/main.c ****   * @brief  The application entry point.
  75:Core/Src/main.c ****   * @retval int
  76:Core/Src/main.c ****   */
  77:Core/Src/main.c **** int main(void)
  78:Core/Src/main.c **** {
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c ****   build_examples();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
ARM GAS  /tmp/ccWlLCZL.s 			page 3


  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_DMA_Init();
 104:Core/Src/main.c ****   MX_USART1_UART_Init();
 105:Core/Src/main.c ****   MX_SPI1_Init();
 106:Core/Src/main.c ****   MX_TIM2_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim2);
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   port_DisableEXT_IRQ();
 111:Core/Src/main.c ****   example_pointer();
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     /* USER CODE END WHILE */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c ****   /* USER CODE END 3 */
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****   * @brief System Clock Configuration
 127:Core/Src/main.c ****   * @retval None
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c **** void SystemClock_Config(void)
 130:Core/Src/main.c **** {
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  /tmp/ccWlLCZL.s 			page 4


 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 164:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 176:Core/Src/main.c **** {
  30              		.loc 1 176 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 177:Core/Src/main.c ****     if (huart->Instance == USART1)
  35              		.loc 1 177 5 view .LVU1
  36              		.loc 1 177 14 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 177 8 view .LVU3
  39 0002 044B     		ldr	r3, .L4
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L3
  42              	.L1:
 178:Core/Src/main.c ****     {
 179:Core/Src/main.c ****         uart_tx_ready = 1;  // Mark TX done
 180:Core/Src/main.c ****     }
 181:Core/Src/main.c **** }
  43              		.loc 1 181 1 view .LVU4
  44 0008 7047     		bx	lr
  45              	.L3:
 179:Core/Src/main.c ****     }
  46              		.loc 1 179 9 is_stmt 1 view .LVU5
 179:Core/Src/main.c ****     }
ARM GAS  /tmp/ccWlLCZL.s 			page 5


  47              		.loc 1 179 23 is_stmt 0 view .LVU6
  48 000a 034B     		ldr	r3, .L4+4
  49 000c 0122     		movs	r2, #1
  50 000e 1A70     		strb	r2, [r3]
  51              		.loc 1 181 1 view .LVU7
  52 0010 FAE7     		b	.L1
  53              	.L5:
  54 0012 00BF     		.align	2
  55              	.L4:
  56 0014 00380140 		.word	1073821696
  57 0018 00000000 		.word	.LANCHOR0
  58              		.cfi_endproc
  59              	.LFE132:
  61              		.global	__aeabi_dmul
  62              		.global	__aeabi_d2f
  63              		.section	.text.Send_Distance_Over_UART,"ax",%progbits
  64              		.align	1
  65              		.global	Send_Distance_Over_UART
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	Send_Distance_Over_UART:
  72              	.LVL1:
  73              	.LFB133:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** void Send_Distance_Over_UART(double tof, int_fast32_t *received_floats)
 184:Core/Src/main.c **** {
  74              		.loc 1 184 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
 185:Core/Src/main.c ****     if (!uart_tx_ready) return;  // Prevent collision if previous transfer not done
  78              		.loc 1 185 5 view .LVU9
  79              		.loc 1 185 9 is_stmt 0 view .LVU10
  80 0000 1B4B     		ldr	r3, .L13+8
  81 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  82              		.loc 1 185 8 view .LVU11
  83 0004 03B9     		cbnz	r3, .L12
  84 0006 7047     		bx	lr
  85              	.L12:
 184:Core/Src/main.c ****     if (!uart_tx_ready) return;  // Prevent collision if previous transfer not done
  86              		.loc 1 184 1 view .LVU12
  87 0008 D0B5     		push	{r4, r6, r7, lr}
  88              		.cfi_def_cfa_offset 16
  89              		.cfi_offset 4, -16
  90              		.cfi_offset 6, -12
  91              		.cfi_offset 7, -8
  92              		.cfi_offset 14, -4
  93 000a 57EC106B 		vmov	r6, r7, d0
  94 000e 0446     		mov	r4, r0
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****     uart_tx_ready = 0;  // Clear flag
  95              		.loc 1 187 5 is_stmt 1 view .LVU13
  96              		.loc 1 187 19 is_stmt 0 view .LVU14
  97 0010 174B     		ldr	r3, .L13+8
  98 0012 0022     		movs	r2, #0
ARM GAS  /tmp/ccWlLCZL.s 			page 6


  99 0014 1A70     		strb	r2, [r3]
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****     float distance = (float)(tof * SPEED_OF_LIGHT);
 100              		.loc 1 189 5 is_stmt 1 view .LVU15
 101              		.loc 1 189 34 is_stmt 0 view .LVU16
 102 0016 14A3     		adr	r3, .L13
 103 0018 D3E90023 		ldrd	r2, [r3]
 104 001c 10EE100A 		vmov	r0, s0	@ int
 105              	.LVL2:
 106              		.loc 1 189 34 view .LVU17
 107 0020 3946     		mov	r1, r7
 108 0022 FFF7FEFF 		bl	__aeabi_dmul
 109              	.LVL3:
 110              		.loc 1 189 22 view .LVU18
 111 0026 FFF7FEFF 		bl	__aeabi_d2f
 112              	.LVL4:
 190:Core/Src/main.c ****     uart_tx_packet[0] = 0xAA;
 113              		.loc 1 190 5 is_stmt 1 view .LVU19
 114              		.loc 1 190 23 is_stmt 0 view .LVU20
 115 002a 1249     		ldr	r1, .L13+12
 116 002c AA23     		movs	r3, #170
 117 002e 0B70     		strb	r3, [r1]
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****     memcpy(&uart_tx_packet[1], &distance, sizeof(float));
 118              		.loc 1 192 5 is_stmt 1 view .LVU21
 119 0030 C1F80100 		str	r0, [r1, #1]	@ unaligned
 193:Core/Src/main.c ****     memcpy(&uart_tx_packet[1 + sizeof(float)], received_floats, 6 * sizeof(int32_t));
 120              		.loc 1 193 5 view .LVU22
 121 0034 2268     		ldr	r2, [r4]	@ unaligned
 122 0036 6368     		ldr	r3, [r4, #4]	@ unaligned
 123 0038 A668     		ldr	r6, [r4, #8]	@ unaligned
 124              	.LVL5:
 125              		.loc 1 193 5 is_stmt 0 view .LVU23
 126 003a E068     		ldr	r0, [r4, #12]	@ unaligned
 127              	.LVL6:
 128              		.loc 1 193 5 view .LVU24
 129 003c C1F80520 		str	r2, [r1, #5]	@ unaligned
 130 0040 C1F80930 		str	r3, [r1, #9]	@ unaligned
 131 0044 C1F80D60 		str	r6, [r1, #13]	@ unaligned
 132 0048 C1F81100 		str	r0, [r1, #17]	@ unaligned
 133 004c 2269     		ldr	r2, [r4, #16]	@ unaligned
 134 004e 6369     		ldr	r3, [r4, #20]	@ unaligned
 135 0050 C1F81520 		str	r2, [r1, #21]	@ unaligned
 136 0054 C1F81930 		str	r3, [r1, #25]	@ unaligned
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     HAL_UART_Transmit_DMA(&huart1, uart_tx_packet, TX_PACKET_SIZE);
 137              		.loc 1 195 5 is_stmt 1 view .LVU25
 138 0058 1D22     		movs	r2, #29
 139 005a 0748     		ldr	r0, .L13+16
 140 005c FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 141              	.LVL7:
 196:Core/Src/main.c **** }
 142              		.loc 1 196 1 is_stmt 0 view .LVU26
 143 0060 D0BD     		pop	{r4, r6, r7, pc}
 144              	.LVL8:
 145              	.L14:
 146              		.loc 1 196 1 view .LVU27
ARM GAS  /tmp/ccWlLCZL.s 			page 7


 147 0062 00BFAFF3 		.align	3
 147      0080
 148              	.L13:
 149 0068 00000020 		.word	536870912
 150 006c 19DDB141 		.word	1102175513
 151 0070 00000000 		.word	.LANCHOR0
 152 0074 00000000 		.word	.LANCHOR1
 153 0078 00000000 		.word	huart1
 154              		.cfi_endproc
 155              	.LFE133:
 157              		.section	.text.Error_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	Error_Handler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu fpv4-sp-d16
 165              	Error_Handler:
 166              	.LFB134:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /* USER CODE END 4 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
 202:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 203:Core/Src/main.c ****   * @retval None
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c **** void Error_Handler(void)
 206:Core/Src/main.c **** {
 167              		.loc 1 206 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ Volatile: function does not return.
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 207:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 208:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 209:Core/Src/main.c ****   __disable_irq();
 173              		.loc 1 209 3 view .LVU29
 174              	.LBB4:
 175              	.LBI4:
 176              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccWlLCZL.s 			page 8


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccWlLCZL.s 			page 9


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/ccWlLCZL.s 			page 10


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 177              		.loc 2 140 27 view .LVU30
 178              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 179              		.loc 2 142 3 view .LVU31
 180              		.syntax unified
 181              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 182 0000 72B6     		cpsid i
 183              	@ 0 "" 2
 184              		.thumb
 185              		.syntax unified
 186              	.L16:
 187              	.LBE5:
 188              	.LBE4:
 210:Core/Src/main.c ****   while (1)
 189              		.loc 1 210 3 discriminator 1 view .LVU32
 211:Core/Src/main.c ****   {
 212:Core/Src/main.c ****   }
 190              		.loc 1 212 3 discriminator 1 view .LVU33
 210:Core/Src/main.c ****   while (1)
 191              		.loc 1 210 9 discriminator 1 view .LVU34
 192 0002 FEE7     		b	.L16
 193              		.cfi_endproc
 194              	.LFE134:
 196              		.section	.text.SystemClock_Config,"ax",%progbits
 197              		.align	1
 198              		.global	SystemClock_Config
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu fpv4-sp-d16
 204              	SystemClock_Config:
 205              	.LFB131:
 130:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 206              		.loc 1 130 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 120
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210 0000 00B5     		push	{lr}
 211              		.cfi_def_cfa_offset 4
 212              		.cfi_offset 14, -4
 213 0002 9FB0     		sub	sp, sp, #124
 214              		.cfi_def_cfa_offset 128
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 215              		.loc 1 131 3 view .LVU36
 131:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccWlLCZL.s 			page 11


 216              		.loc 1 131 22 is_stmt 0 view .LVU37
 217 0004 2822     		movs	r2, #40
 218 0006 0021     		movs	r1, #0
 219 0008 14A8     		add	r0, sp, #80
 220 000a FFF7FEFF 		bl	memset
 221              	.LVL9:
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 222              		.loc 1 132 3 is_stmt 1 view .LVU38
 132:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 223              		.loc 1 132 22 is_stmt 0 view .LVU39
 224 000e 0021     		movs	r1, #0
 225 0010 0F91     		str	r1, [sp, #60]
 226 0012 1091     		str	r1, [sp, #64]
 227 0014 1191     		str	r1, [sp, #68]
 228 0016 1291     		str	r1, [sp, #72]
 229 0018 1391     		str	r1, [sp, #76]
 133:Core/Src/main.c **** 
 230              		.loc 1 133 3 is_stmt 1 view .LVU40
 133:Core/Src/main.c **** 
 231              		.loc 1 133 28 is_stmt 0 view .LVU41
 232 001a 3C22     		movs	r2, #60
 233 001c 6846     		mov	r0, sp
 234 001e FFF7FEFF 		bl	memset
 235              	.LVL10:
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 236              		.loc 1 138 3 is_stmt 1 view .LVU42
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 237              		.loc 1 138 36 is_stmt 0 view .LVU43
 238 0022 0123     		movs	r3, #1
 239 0024 1493     		str	r3, [sp, #80]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 240              		.loc 1 139 3 is_stmt 1 view .LVU44
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 241              		.loc 1 139 30 is_stmt 0 view .LVU45
 242 0026 4FF48032 		mov	r2, #65536
 243 002a 1592     		str	r2, [sp, #84]
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 244              		.loc 1 140 3 is_stmt 1 view .LVU46
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 245              		.loc 1 140 36 is_stmt 0 view .LVU47
 246 002c 1693     		str	r3, [sp, #88]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 247              		.loc 1 141 3 is_stmt 1 view .LVU48
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 248              		.loc 1 141 30 is_stmt 0 view .LVU49
 249 002e 1893     		str	r3, [sp, #96]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 250              		.loc 1 142 3 is_stmt 1 view .LVU50
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 251              		.loc 1 142 34 is_stmt 0 view .LVU51
 252 0030 0223     		movs	r3, #2
 253 0032 1B93     		str	r3, [sp, #108]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 254              		.loc 1 143 3 is_stmt 1 view .LVU52
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 255              		.loc 1 143 35 is_stmt 0 view .LVU53
 256 0034 1C92     		str	r2, [sp, #112]
ARM GAS  /tmp/ccWlLCZL.s 			page 12


 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257              		.loc 1 144 3 is_stmt 1 view .LVU54
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 258              		.loc 1 144 32 is_stmt 0 view .LVU55
 259 0036 4FF4E013 		mov	r3, #1835008
 260 003a 1D93     		str	r3, [sp, #116]
 145:Core/Src/main.c ****   {
 261              		.loc 1 145 3 is_stmt 1 view .LVU56
 145:Core/Src/main.c ****   {
 262              		.loc 1 145 7 is_stmt 0 view .LVU57
 263 003c 14A8     		add	r0, sp, #80
 264 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 265              	.LVL11:
 145:Core/Src/main.c ****   {
 266              		.loc 1 145 6 view .LVU58
 267 0042 C0B9     		cbnz	r0, .L22
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 268              		.loc 1 152 3 is_stmt 1 view .LVU59
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 269              		.loc 1 152 31 is_stmt 0 view .LVU60
 270 0044 0F23     		movs	r3, #15
 271 0046 0F93     		str	r3, [sp, #60]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 272              		.loc 1 154 3 is_stmt 1 view .LVU61
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 273              		.loc 1 154 34 is_stmt 0 view .LVU62
 274 0048 0221     		movs	r1, #2
 275 004a 1091     		str	r1, [sp, #64]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 276              		.loc 1 155 3 is_stmt 1 view .LVU63
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 277              		.loc 1 155 35 is_stmt 0 view .LVU64
 278 004c 0023     		movs	r3, #0
 279 004e 1193     		str	r3, [sp, #68]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 280              		.loc 1 156 3 is_stmt 1 view .LVU65
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 281              		.loc 1 156 36 is_stmt 0 view .LVU66
 282 0050 4FF48062 		mov	r2, #1024
 283 0054 1292     		str	r2, [sp, #72]
 157:Core/Src/main.c **** 
 284              		.loc 1 157 3 is_stmt 1 view .LVU67
 157:Core/Src/main.c **** 
 285              		.loc 1 157 36 is_stmt 0 view .LVU68
 286 0056 1393     		str	r3, [sp, #76]
 159:Core/Src/main.c ****   {
 287              		.loc 1 159 3 is_stmt 1 view .LVU69
 159:Core/Src/main.c ****   {
 288              		.loc 1 159 7 is_stmt 0 view .LVU70
 289 0058 0FA8     		add	r0, sp, #60
 290 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 291              	.LVL12:
 159:Core/Src/main.c ****   {
 292              		.loc 1 159 6 view .LVU71
 293 005e 60B9     		cbnz	r0, .L23
 163:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 294              		.loc 1 163 3 is_stmt 1 view .LVU72
ARM GAS  /tmp/ccWlLCZL.s 			page 13


 163:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 295              		.loc 1 163 38 is_stmt 0 view .LVU73
 296 0060 0123     		movs	r3, #1
 297 0062 0093     		str	r3, [sp]
 164:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 298              		.loc 1 164 3 is_stmt 1 view .LVU74
 164:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 299              		.loc 1 164 38 is_stmt 0 view .LVU75
 300 0064 0023     		movs	r3, #0
 301 0066 0293     		str	r3, [sp, #8]
 165:Core/Src/main.c ****   {
 302              		.loc 1 165 3 is_stmt 1 view .LVU76
 165:Core/Src/main.c ****   {
 303              		.loc 1 165 7 is_stmt 0 view .LVU77
 304 0068 6846     		mov	r0, sp
 305 006a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 306              	.LVL13:
 165:Core/Src/main.c ****   {
 307              		.loc 1 165 6 view .LVU78
 308 006e 30B9     		cbnz	r0, .L24
 169:Core/Src/main.c **** 
 309              		.loc 1 169 1 view .LVU79
 310 0070 1FB0     		add	sp, sp, #124
 311              		.cfi_remember_state
 312              		.cfi_def_cfa_offset 4
 313              		@ sp needed
 314 0072 5DF804FB 		ldr	pc, [sp], #4
 315              	.L22:
 316              		.cfi_restore_state
 147:Core/Src/main.c ****   }
 317              		.loc 1 147 5 is_stmt 1 view .LVU80
 318 0076 FFF7FEFF 		bl	Error_Handler
 319              	.LVL14:
 320              	.L23:
 161:Core/Src/main.c ****   }
 321              		.loc 1 161 5 view .LVU81
 322 007a FFF7FEFF 		bl	Error_Handler
 323              	.LVL15:
 324              	.L24:
 167:Core/Src/main.c ****   }
 325              		.loc 1 167 5 view .LVU82
 326 007e FFF7FEFF 		bl	Error_Handler
 327              	.LVL16:
 328              		.cfi_endproc
 329              	.LFE131:
 331              		.section	.text.main,"ax",%progbits
 332              		.align	1
 333              		.global	main
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu fpv4-sp-d16
 339              	main:
 340              	.LFB130:
  78:Core/Src/main.c **** 
 341              		.loc 1 78 1 view -0
 342              		.cfi_startproc
ARM GAS  /tmp/ccWlLCZL.s 			page 14


 343              		@ Volatile: function does not return.
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346 0000 08B5     		push	{r3, lr}
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 3, -8
 349              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 
 350              		.loc 1 81 3 view .LVU84
 351 0002 FFF7FEFF 		bl	build_examples
 352              	.LVL17:
  88:Core/Src/main.c **** 
 353              		.loc 1 88 3 view .LVU85
 354 0006 FFF7FEFF 		bl	HAL_Init
 355              	.LVL18:
  95:Core/Src/main.c **** 
 356              		.loc 1 95 3 view .LVU86
 357 000a FFF7FEFF 		bl	SystemClock_Config
 358              	.LVL19:
 102:Core/Src/main.c ****   MX_DMA_Init();
 359              		.loc 1 102 3 view .LVU87
 360 000e FFF7FEFF 		bl	MX_GPIO_Init
 361              	.LVL20:
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 362              		.loc 1 103 3 view .LVU88
 363 0012 FFF7FEFF 		bl	MX_DMA_Init
 364              	.LVL21:
 104:Core/Src/main.c ****   MX_SPI1_Init();
 365              		.loc 1 104 3 view .LVU89
 366 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 367              	.LVL22:
 105:Core/Src/main.c ****   MX_TIM2_Init();
 368              		.loc 1 105 3 view .LVU90
 369 001a FFF7FEFF 		bl	MX_SPI1_Init
 370              	.LVL23:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 371              		.loc 1 106 3 view .LVU91
 372 001e FFF7FEFF 		bl	MX_TIM2_Init
 373              	.LVL24:
 108:Core/Src/main.c **** 
 374              		.loc 1 108 3 view .LVU92
 375 0022 0448     		ldr	r0, .L28
 376 0024 FFF7FEFF 		bl	HAL_TIM_Base_Start
 377              	.LVL25:
 110:Core/Src/main.c ****   example_pointer();
 378              		.loc 1 110 3 view .LVU93
 379 0028 FFF7FEFF 		bl	port_DisableEXT_IRQ
 380              	.LVL26:
 111:Core/Src/main.c ****   /* USER CODE END 2 */
 381              		.loc 1 111 3 view .LVU94
 382 002c 024B     		ldr	r3, .L28+4
 383 002e 1B68     		ldr	r3, [r3]
 384 0030 9847     		blx	r3
 385              	.LVL27:
 386              	.L26:
 116:Core/Src/main.c ****   {
 387              		.loc 1 116 3 discriminator 1 view .LVU95
ARM GAS  /tmp/ccWlLCZL.s 			page 15


 121:Core/Src/main.c ****   /* USER CODE END 3 */
 388              		.loc 1 121 3 discriminator 1 view .LVU96
 116:Core/Src/main.c ****   {
 389              		.loc 1 116 9 discriminator 1 view .LVU97
 390 0032 FEE7     		b	.L26
 391              	.L29:
 392              		.align	2
 393              	.L28:
 394 0034 00000000 		.word	htim2
 395 0038 00000000 		.word	example_pointer
 396              		.cfi_endproc
 397              	.LFE130:
 399              		.global	uart_tx_ready
 400              		.section	.bss.uart_tx_packet,"aw",%nobits
 401              		.align	2
 402              		.set	.LANCHOR1,. + 0
 405              	uart_tx_packet:
 406 0000 00000000 		.space	29
 406      00000000 
 406      00000000 
 406      00000000 
 406      00000000 
 407              		.section	.data.uart_tx_ready,"aw"
 408              		.set	.LANCHOR0,. + 0
 411              	uart_tx_ready:
 412 0000 01       		.byte	1
 413              		.text
 414              	.Letext0:
 415              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 416              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 417              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 418              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 419              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 420              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 421              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 422              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 423              		.file 11 "Core/Inc/tim.h"
 424              		.file 12 "Core/Inc/usart.h"
 425              		.file 13 "Core/Inc/examples_defines.h"
 426              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 427              		.file 15 "Core/Inc/gpio.h"
 428              		.file 16 "Core/Inc/dma.h"
 429              		.file 17 "Core/Inc/spi.h"
 430              		.file 18 "Core/Inc/port.h"
 431              		.file 19 "<built-in>"
ARM GAS  /tmp/ccWlLCZL.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccWlLCZL.s:18     .text.HAL_UART_TxCpltCallback:0000000000000000 $t
     /tmp/ccWlLCZL.s:26     .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
     /tmp/ccWlLCZL.s:56     .text.HAL_UART_TxCpltCallback:0000000000000014 $d
     /tmp/ccWlLCZL.s:64     .text.Send_Distance_Over_UART:0000000000000000 $t
     /tmp/ccWlLCZL.s:71     .text.Send_Distance_Over_UART:0000000000000000 Send_Distance_Over_UART
     /tmp/ccWlLCZL.s:149    .text.Send_Distance_Over_UART:0000000000000068 $d
     /tmp/ccWlLCZL.s:158    .text.Error_Handler:0000000000000000 $t
     /tmp/ccWlLCZL.s:165    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccWlLCZL.s:197    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccWlLCZL.s:204    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccWlLCZL.s:332    .text.main:0000000000000000 $t
     /tmp/ccWlLCZL.s:339    .text.main:0000000000000000 main
     /tmp/ccWlLCZL.s:394    .text.main:0000000000000034 $d
     /tmp/ccWlLCZL.s:411    .data.uart_tx_ready:0000000000000000 uart_tx_ready
     /tmp/ccWlLCZL.s:401    .bss.uart_tx_packet:0000000000000000 $d
     /tmp/ccWlLCZL.s:405    .bss.uart_tx_packet:0000000000000000 uart_tx_packet

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_d2f
HAL_UART_Transmit_DMA
huart1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
build_examples
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_SPI1_Init
MX_TIM2_Init
HAL_TIM_Base_Start
port_DisableEXT_IRQ
htim2
example_pointer
