{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 11:21:48 2016 " "Info: Processing started: Thu Sep 15 11:21:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_control_unit -c lab7_control_unit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_control_unit -c lab7_control_unit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AccLoad\$latch " "Warning: Node \"AccLoad\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory_Write\$latch " "Warning: Node \"Memory_Write\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUinSel\$latch " "Warning: Node \"ALUinSel\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUX1Sel\$latch " "Warning: Node \"MUX1Sel\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[14\] " "Info: Assuming node \"Instruction\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[15\] " "Info: Assuming node \"Instruction\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[13\] " "Info: Assuming node \"Instruction\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[12\] " "Info: Assuming node \"Instruction\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[11\] " "Info: Assuming node \"Instruction\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[8\] " "Info: Assuming node \"Instruction\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[10\] " "Info: Assuming node \"Instruction\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[9\] " "Info: Assuming node \"Instruction\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~1 " "Info: Detected gated clock \"Mux4~1\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~0 " "Info: Detected gated clock \"Mux4~0\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~0 " "Info: Detected gated clock \"Mux1~0\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~2 " "Info: Detected gated clock \"Mux2~2\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~1 " "Info: Detected gated clock \"Mux2~1\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AccLoad\$latch Instruction\[8\] Instruction\[14\] 5.864 ns register " "Info: tsu for register \"AccLoad\$latch\" (data pin = \"Instruction\[8\]\", clock pin = \"Instruction\[14\]\") is 5.864 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.581 ns + Longest pin register " "Info: + Longest pin to register delay is 13.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[8\] 1 CLK PIN_C6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_C6; Fanout = 2; CLK Node = 'Instruction\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.361 ns) + CELL(0.292 ns) 10.128 ns Mux2~0 2 COMB LC_X8_Y4_N5 1 " "Info: 2: + IC(8.361 ns) + CELL(0.292 ns) = 10.128 ns; Loc. = LC_X8_Y4_N5; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.653 ns" { Instruction[8] Mux2~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.424 ns Mux2~3 3 COMB LC_X8_Y4_N6 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 10.424 ns; Loc. = LC_X8_Y4_N6; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux2~0 Mux2~3 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.590 ns) 13.581 ns AccLoad\$latch 4 REG LC_X22_Y3_N2 1 " "Info: 4: + IC(2.567 ns) + CELL(0.590 ns) = 13.581 ns; Loc. = LC_X22_Y3_N2; Fanout = 1; REG Node = 'AccLoad\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.157 ns" { Mux2~3 AccLoad$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 18.19 % ) " "Info: Total cell delay = 2.471 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.110 ns ( 81.81 % ) " "Info: Total interconnect delay = 11.110 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.581 ns" { Instruction[8] Mux2~0 Mux2~3 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "13.581 ns" { Instruction[8] {} Instruction[8]~out0 {} Mux2~0 {} Mux2~3 {} AccLoad$latch {} } { 0.000ns 0.000ns 8.361ns 0.182ns 2.567ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.842 ns + " "Info: + Micro setup delay of destination is 0.842 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[14\] destination 8.559 ns - Shortest register " "Info: - Shortest clock path from clock \"Instruction\[14\]\" to destination register is 8.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[14\] 1 CLK PIN_R5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R5; Fanout = 3; CLK Node = 'Instruction\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.114 ns) 2.950 ns Mux1~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(1.361 ns) + CELL(0.114 ns) = 2.950 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Instruction[14] Mux1~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.495 ns) + CELL(0.114 ns) 8.559 ns AccLoad\$latch 3 REG LC_X22_Y3_N2 1 " "Info: 3: + IC(5.495 ns) + CELL(0.114 ns) = 8.559 ns; Loc. = LC_X22_Y3_N2; Fanout = 1; REG Node = 'AccLoad\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { Mux1~0 AccLoad$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 19.90 % ) " "Info: Total cell delay = 1.703 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.856 ns ( 80.10 % ) " "Info: Total interconnect delay = 6.856 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.559 ns" { Instruction[14] Mux1~0 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.559 ns" { Instruction[14] {} Instruction[14]~out0 {} Mux1~0 {} AccLoad$latch {} } { 0.000ns 0.000ns 1.361ns 5.495ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.581 ns" { Instruction[8] Mux2~0 Mux2~3 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "13.581 ns" { Instruction[8] {} Instruction[8]~out0 {} Mux2~0 {} Mux2~3 {} AccLoad$latch {} } { 0.000ns 0.000ns 8.361ns 0.182ns 2.567ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.590ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.559 ns" { Instruction[14] Mux1~0 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.559 ns" { Instruction[14] {} Instruction[14]~out0 {} Mux1~0 {} AccLoad$latch {} } { 0.000ns 0.000ns 1.361ns 5.495ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Instruction\[12\] ALUinSel ALUinSel\$latch 13.189 ns register " "Info: tco from clock \"Instruction\[12\]\" to destination pin \"ALUinSel\" through register \"ALUinSel\$latch\" is 13.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[12\] source 9.409 ns + Longest register " "Info: + Longest clock path from clock \"Instruction\[12\]\" to source register is 9.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[12\] 1 CLK PIN_U5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U5; Fanout = 6; CLK Node = 'Instruction\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.590 ns) 3.736 ns Mux1~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(1.671 ns) + CELL(0.590 ns) = 3.736 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { Instruction[12] Mux1~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.559 ns) + CELL(0.114 ns) 9.409 ns ALUinSel\$latch 3 REG LC_X14_Y28_N3 1 " "Info: 3: + IC(5.559 ns) + CELL(0.114 ns) = 9.409 ns; Loc. = LC_X14_Y28_N3; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 23.16 % ) " "Info: Total cell delay = 2.179 ns ( 23.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.230 ns ( 76.84 % ) " "Info: Total interconnect delay = 7.230 ns ( 76.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { Instruction[12] Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux1~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.671ns 5.559ns } { 0.000ns 1.475ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.780 ns + Longest register pin " "Info: + Longest register to pin delay is 3.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALUinSel\$latch 1 REG LC_X14_Y28_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y28_N3; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(2.108 ns) 3.780 ns ALUinSel 2 PIN PIN_C7 0 " "Info: 2: + IC(1.672 ns) + CELL(2.108 ns) = 3.780 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'ALUinSel'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { ALUinSel$latch ALUinSel } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 55.77 % ) " "Info: Total cell delay = 2.108 ns ( 55.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 44.23 % ) " "Info: Total interconnect delay = 1.672 ns ( 44.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { ALUinSel$latch ALUinSel } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { ALUinSel$latch {} ALUinSel {} } { 0.000ns 1.672ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { Instruction[12] Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux1~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.671ns 5.559ns } { 0.000ns 1.475ns 0.590ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { ALUinSel$latch ALUinSel } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { ALUinSel$latch {} ALUinSel {} } { 0.000ns 1.672ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Instruction\[3\] from_control_unit\[3\] 9.482 ns Longest " "Info: Longest tpd from source pin \"Instruction\[3\]\" to destination pin \"from_control_unit\[3\]\" is 9.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[3\] 1 PIN PIN_U7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U7; Fanout = 1; PIN Node = 'Instruction\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.899 ns) + CELL(2.108 ns) 9.482 ns from_control_unit\[3\] 2 PIN PIN_V7 0 " "Info: 2: + IC(5.899 ns) + CELL(2.108 ns) = 9.482 ns; Loc. = PIN_V7; Fanout = 0; PIN Node = 'from_control_unit\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { Instruction[3] from_control_unit[3] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.583 ns ( 37.79 % ) " "Info: Total cell delay = 3.583 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.899 ns ( 62.21 % ) " "Info: Total interconnect delay = 5.899 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.482 ns" { Instruction[3] from_control_unit[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.482 ns" { Instruction[3] {} Instruction[3]~out0 {} from_control_unit[3] {} } { 0.000ns 0.000ns 5.899ns } { 0.000ns 1.475ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUinSel\$latch Instruction\[15\] Instruction\[12\] 1.976 ns register " "Info: th for register \"ALUinSel\$latch\" (data pin = \"Instruction\[15\]\", clock pin = \"Instruction\[12\]\") is 1.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[12\] destination 9.409 ns + Longest register " "Info: + Longest clock path from clock \"Instruction\[12\]\" to destination register is 9.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[12\] 1 CLK PIN_U5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U5; Fanout = 6; CLK Node = 'Instruction\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.590 ns) 3.736 ns Mux1~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(1.671 ns) + CELL(0.590 ns) = 3.736 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { Instruction[12] Mux1~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.559 ns) + CELL(0.114 ns) 9.409 ns ALUinSel\$latch 3 REG LC_X14_Y28_N3 1 " "Info: 3: + IC(5.559 ns) + CELL(0.114 ns) = 9.409 ns; Loc. = LC_X14_Y28_N3; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 23.16 % ) " "Info: Total cell delay = 2.179 ns ( 23.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.230 ns ( 76.84 % ) " "Info: Total interconnect delay = 7.230 ns ( 76.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { Instruction[12] Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux1~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.671ns 5.559ns } { 0.000ns 1.475ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[15\] 1 CLK PIN_R4 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R4; Fanout = 5; CLK Node = 'Instruction\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.292 ns) 3.133 ns Mux4~0 2 COMB LC_X8_Y4_N9 2 " "Info: 2: + IC(1.366 ns) + CELL(0.292 ns) = 3.133 ns; Loc. = LC_X8_Y4_N9; Fanout = 2; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Instruction[15] Mux4~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.008 ns) + CELL(0.292 ns) 7.433 ns ALUinSel\$latch 3 REG LC_X14_Y28_N3 1 " "Info: 3: + IC(4.008 ns) + CELL(0.292 ns) = 7.433 ns; Loc. = LC_X14_Y28_N3; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Mux4~0 ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Downloads/lab7/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 27.70 % ) " "Info: Total cell delay = 2.059 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.374 ns ( 72.30 % ) " "Info: Total interconnect delay = 5.374 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { Instruction[15] Mux4~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux4~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.366ns 4.008ns } { 0.000ns 1.475ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.409 ns" { Instruction[12] Mux1~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.409 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux1~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.671ns 5.559ns } { 0.000ns 1.475ns 0.590ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.433 ns" { Instruction[15] Mux4~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.433 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux4~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.366ns 4.008ns } { 0.000ns 1.475ns 0.292ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 11:21:48 2016 " "Info: Processing ended: Thu Sep 15 11:21:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
