<stg><name>dut_dense.1</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="4">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="37">
<condition id="157">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="190">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="7">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="7" to="8">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="9">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="9" to="10">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="11" to="12">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="12" to="13">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="14">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="15">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="15" to="16">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="16" to="17">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="17" to="18">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="18" to="19">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="19" to="20">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="20" to="21">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="21" to="22">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="22" to="23">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="23" to="24">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="24" to="25">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="25" to="26">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="26" to="27">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="27" to="28">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="28" to="29">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="29" to="30">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="30" to="31">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="31" to="32">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="32" to="33">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="33" to="34">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="34" to="35">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="35" to="36">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="36" to="4">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="37" to="2">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n = phi i9 [ 0, %0 ], [ %n_1, %branch32 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond1 = icmp eq i9 %n, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %n_1 = add i9 %n, 1

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %4, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_4 = zext i9 %n to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="8">
<![CDATA[
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [324 x i1]* %output_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="17" op_0_bw="9">
<![CDATA[
:0  %n_cast4 = zext i9 %n to i17

]]></node>
<StgValue><ssdm name="n_cast4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="8">
<![CDATA[
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %ifFalse ]

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %m = phi i10 [ 0, %2 ], [ %m_3, %ifFalse ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i20 [ 0, %2 ], [ %next_mul, %ifFalse ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond = icmp eq i10 %m, -512

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %m_3 = add i10 %m, 1

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %branch32, label %ifBlock

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="10">
<![CDATA[
ifBlock:4  %tmp_22 = trunc i10 %m to i9

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
ifBlock:5  %tmp_9 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_22, i8 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ifBlock:6  %w_index = add i17 %tmp_9, %n_cast4

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ifBlock:7  %next_mul = add i20 1619, %phi_mul

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
ifBlock:8  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %phi_mul, i32 19)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
ifBlock:10  %tmp_6 = icmp ult i10 %m, 324

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ifBlock:11  %tmp_7 = add i10 -324, %m

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ifBlock:12  %newIndex = select i1 %tmp_6, i10 %m, i10 %tmp_7

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="10">
<![CDATA[
ifBlock:13  %newIndex8 = zext i10 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:14  %input_addr = getelementptr [324 x i1]* %input_r, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:15  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:16  %input1_addr = getelementptr [324 x i1]* %input1, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input1_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:17  %input1_load = load i1* %input1_addr, align 1

]]></node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:18  %input2_addr = getelementptr [324 x i1]* %input2, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input2_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:19  %input2_load = load i1* %input2_addr, align 1

]]></node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:20  %input3_addr = getelementptr [324 x i1]* %input3, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input3_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:21  %input3_load = load i1* %input3_addr, align 1

]]></node>
<StgValue><ssdm name="input3_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:22  %input4_addr = getelementptr [324 x i1]* %input4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input4_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:23  %input4_load = load i1* %input4_addr, align 1

]]></node>
<StgValue><ssdm name="input4_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:24  %input5_addr = getelementptr [324 x i1]* %input5, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input5_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:25  %input5_load = load i1* %input5_addr, align 1

]]></node>
<StgValue><ssdm name="input5_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:26  %input6_addr = getelementptr [324 x i1]* %input6, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input6_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:27  %input6_load = load i1* %input6_addr, align 1

]]></node>
<StgValue><ssdm name="input6_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:28  %input7_addr = getelementptr [324 x i1]* %input7, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input7_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:29  %input7_load = load i1* %input7_addr, align 1

]]></node>
<StgValue><ssdm name="input7_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:30  %input8_addr = getelementptr [324 x i1]* %input8, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input8_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:31  %input8_load = load i1* %input8_addr, align 1

]]></node>
<StgValue><ssdm name="input8_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:32  %input9_addr = getelementptr [324 x i1]* %input9, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input9_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:33  %input9_load = load i1* %input9_addr, align 1

]]></node>
<StgValue><ssdm name="input9_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:34  %input10_addr = getelementptr [324 x i1]* %input10, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input10_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:35  %input10_load = load i1* %input10_addr, align 1

]]></node>
<StgValue><ssdm name="input10_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:36  %input11_addr = getelementptr [324 x i1]* %input11, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input11_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:37  %input11_load = load i1* %input11_addr, align 1

]]></node>
<StgValue><ssdm name="input11_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:38  %input12_addr = getelementptr [324 x i1]* %input12, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input12_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:39  %input12_load = load i1* %input12_addr, align 1

]]></node>
<StgValue><ssdm name="input12_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:40  %input13_addr = getelementptr [324 x i1]* %input13, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input13_addr"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:41  %input13_load = load i1* %input13_addr, align 1

]]></node>
<StgValue><ssdm name="input13_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:42  %input14_addr = getelementptr [324 x i1]* %input14, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input14_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:43  %input14_load = load i1* %input14_addr, align 1

]]></node>
<StgValue><ssdm name="input14_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:44  %input15_addr = getelementptr [324 x i1]* %input15, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input15_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:45  %input15_load = load i1* %input15_addr, align 1

]]></node>
<StgValue><ssdm name="input15_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="17">
<![CDATA[
ifBlock:47  %tmp_10 = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifBlock:48  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="17">
<![CDATA[
ifBlock:49  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
ifBlock:56  %ifzero = icmp eq i10 %m_3, -512

]]></node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ifBlock:57  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="1">
<![CDATA[
ifBlock:9  %arrayNo_cast = zext i1 %tmp_25 to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:15  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:17  %input1_load = load i1* %input1_addr, align 1

]]></node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:19  %input2_load = load i1* %input2_addr, align 1

]]></node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:21  %input3_load = load i1* %input3_addr, align 1

]]></node>
<StgValue><ssdm name="input3_load"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:23  %input4_load = load i1* %input4_addr, align 1

]]></node>
<StgValue><ssdm name="input4_load"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:25  %input5_load = load i1* %input5_addr, align 1

]]></node>
<StgValue><ssdm name="input5_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:27  %input6_load = load i1* %input6_addr, align 1

]]></node>
<StgValue><ssdm name="input6_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:29  %input7_load = load i1* %input7_addr, align 1

]]></node>
<StgValue><ssdm name="input7_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:31  %input8_load = load i1* %input8_addr, align 1

]]></node>
<StgValue><ssdm name="input8_load"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:33  %input9_load = load i1* %input9_addr, align 1

]]></node>
<StgValue><ssdm name="input9_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:35  %input10_load = load i1* %input10_addr, align 1

]]></node>
<StgValue><ssdm name="input10_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:37  %input11_load = load i1* %input11_addr, align 1

]]></node>
<StgValue><ssdm name="input11_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:39  %input12_load = load i1* %input12_addr, align 1

]]></node>
<StgValue><ssdm name="input12_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:41  %input13_load = load i1* %input13_addr, align 1

]]></node>
<StgValue><ssdm name="input13_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:43  %input14_load = load i1* %input14_addr, align 1

]]></node>
<StgValue><ssdm name="input14_load"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="9">
<![CDATA[
ifBlock:45  %input15_load = load i1* %input15_addr, align 1

]]></node>
<StgValue><ssdm name="input15_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32">
<![CDATA[
ifBlock:46  %tmp_15 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i32(i1 %input_load, i1 %input1_load, i1 %input2_load, i1 %input3_load, i1 %input4_load, i1 %input5_load, i1 %input6_load, i1 %input7_load, i1 %input8_load, i1 %input9_load, i1 %input10_load, i1 %input11_load, i1 %input12_load, i1 %input13_load, i1 %input14_load, i1 %input15_load, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="17">
<![CDATA[
ifBlock:49  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifBlock:50  %tmp1 = xor i1 %tmp_15, true

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifBlock:51  %tmp_11 = xor i1 %w_fc1_load, %tmp1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="1">
<![CDATA[
ifBlock:52  %tmp_12 = zext i1 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
ifBlock:53  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifBlock:54  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifBlock:54  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifBlock:54  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifBlock:54  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifBlock:54  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_14 = fadd float %tmp_8, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_14 = fadd float %tmp_8, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_14 = fadd float %tmp_8, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_14 = fadd float %tmp_8, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_14 = fadd float %tmp_8, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out_2 = fmul float %tmp_14, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out_2 = fmul float %tmp_14, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out_2 = fmul float %tmp_14, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out_2 = fmul float %tmp_14, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:4  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:6  %tmp_26 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="161" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:7  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="162" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:8  %notrhs = icmp eq i23 %tmp_26, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="163" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:9  %tmp_16 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="164" st_id="35" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:10  %tmp_17 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="165" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:11  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ifBlock:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ifBlock:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ifBlock:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ifBlock:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:55  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
ifTrue:12  store i1 %tmp_18, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:13  br label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch32:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
