{"kind":"article","hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct"]]},"metadata":{"role":"collectionGroup","roleHeading":"API Collection","modules":[{"name":"CoreAVR"}],"title":"AVRCPUCore Implementations"},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations","interfaceLanguage":"swift"},"schemaVersion":{"major":0,"minor":3,"patch":0},"topicSections":[{"generated":true,"title":"Type Properties","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/bitCopyStorage","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/carryFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/globalInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/halfCarryFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/negativeFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/signBit","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/twosComplementOverflowFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/zeroFlag"]}],"sections":[],"variants":[{"paths":["\/documentation\/coreavr\/cpucore-swift.struct\/avrcpucore-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/halfCarryFlag":{"kind":"symbol","title":"halfCarryFlag","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/halfCarryFlag","abstract":[{"type":"text","text":"Half Carry Flag"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"text":"H is bit 5 on SREG.","type":"text"}],"type":"topic","url":"\/documentation\/coreavr\/cpucore-swift.struct\/halfcarryflag","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"halfCarryFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/carryFlag":{"kind":"symbol","title":"carryFlag","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/carryFlag","abstract":[{"type":"text","text":"Carry Flag"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"text":"C is bit 0 on SREG.","type":"text"}],"type":"topic","url":"\/documentation\/coreavr\/cpucore-swift.struct\/carryflag","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"carryFlag"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/globalInterruptEnable":{"abstract":[{"text":"SPI Interrupt Enable","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"I is bit 7 on SREG."}],"type":"topic","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"globalInterruptEnable"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/globalinterruptenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/globalInterruptEnable","role":"symbol","title":"globalInterruptEnable"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/twosComplementOverflowFlag":{"title":"twosComplementOverflowFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/twosComplementOverflowFlag","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"twosComplementOverflowFlag","kind":"identifier"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/twoscomplementoverflowflag","role":"symbol","type":"topic","abstract":[{"type":"text","text":"Twoâ€™s Complement Overflow Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"V is bit 3 on SREG."}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/zeroFlag":{"abstract":[{"text":"Zero Flag","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"Z is bit 1 on SREG."}],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"zeroFlag"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/zeroflag","type":"topic","kind":"symbol","title":"zeroFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/zeroFlag"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/signBit":{"abstract":[{"text":"Sign Bit, S = N + V","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"S is bit 4 on SREG."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/signBit","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/signbit","title":"signBit","type":"topic","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/negativeFlag":{"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"negativeFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"negativeFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/negativeFlag","url":"\/documentation\/coreavr\/cpucore-swift.struct\/negativeflag","kind":"symbol","type":"topic","abstract":[{"type":"text","text":"Negative Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"type":"text","text":"N is bit 2 on SREG."}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/bitCopyStorage":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/bitCopyStorage","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct\/bitcopystorage","title":"bitCopyStorage","type":"topic","abstract":[{"text":"Bit Copy Storage","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"text":"T is bit 6 on SREG.","type":"text"}],"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"bitCopyStorage"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}