// Seed: 3564464301
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    output uwire id_2
);
  id_4(
      1'b0, 1 * id_1
  );
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input tri id_2,
    input logic id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9
);
  tri0 id_11 = id_6;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_11
  );
  always id_1 <= id_3;
  assign id_11 = 1;
  assign id_11 = 1;
  assign id_4  = 1;
  supply0 id_12;
  assign id_12 = 1;
  wire id_13;
  wire id_14;
  tri1 id_15, id_16, id_17;
  wire id_18;
  assign id_11 = id_15;
endmodule : SymbolIdentifier
