Source Snippet,Parameter Name,Description,Type,Constraints,Keywords,Confidence Score,Confidence Level,Model Agreement
privileged_19_3_1.txt,cache_block_size,"Determines the size of a cache block, which must cover a contiguous, naturally aligned power-of-two (NAPOT) range of memory and is discoverable via the execution environment.",implementation-specific,"['Cache blocks must represent naturally aligned power-of-two or NAPOT memory ranges.', 'In the initial set of CMO extensions, the cache block size shall be uniform throughout the system.']","implementation-specific, shall be uniform, uniform, shall be uniform, implementation-specific, naturally aligned, cache blocks, contiguous, size, cache block, NAPOT, implementation-specific, uniform, power-of-two, shall",0.90,high,9/10 models
privileged_19_3_1.txt,cache_capacity,"The total capacity of the cache, which can vary between implementations.",implementation-specific,"Must be a power‑of‑two aligned size; the exact value is defined by the implementation.
","implementation-specific, implementation-specific, discover information, organization, cache, capacity",0.80,high,8/10 models
privileged_19_3_1.txt,cache_organization,"The structural arrangement and mapping policies of a cache (e.g., associativity, replacement policy)",implementation-specific,"No explicit constraints; the organization is defined by the implementation.
","implementation-specific, implementation-specific, discover information, organization",0.70,high,7/10 models
privileged_19_3_1.txt,cache_discovery_mechanism,The means by which software discovers cache and cache block information provided by the execution environment.,optional,"The execution environment ""provides software a means to discover"" — implying such a mechanism must exist but its form is not specified.",provides software a means to discover,0.10,low,1/10 models
privileged_19_3_1.txt,cache_capacity_and_organization,"Controls the total capacity and internal organization parameters (e.g., associativity, number of sets) of each cache level.",implementation-specific,,implementation-specific,0.10,low,1/10 models
privileged_19_3_1.txt,cache_information_discovery_mechanism,The method provided by the execution environment for software to discover cache and cache block details.,implementation-specific,Must provide a means for software to discover information.,provides software a means to discover,0.10,low,1/10 models
privileged_19_3_1.txt,cache_block_size_uniformity,Whether the size of a cache block is uniform throughout the system,implementation-specific,Shall be uniform in the initial set of CMO extensions,"uniform, shall",0.10,low,1/10 models
privileged_2_1.txt,csr_address_space_size,The total number of CSRs (Control and Status Registers) that can be encoded in the RISC-V ISA.,implementation-specific,"['Fixed at 4,096 (2^12) due to 12-bit encoding space (csr[11:0]).']","sets aside, up to 4,096 CSRs, 4,096, CSRs, 12-bit, encoding space, sets aside, up to, 12-bit encoding space",0.40,low,4/10 models
privileged_2_1.txt,csr_privilege_level_encoding,Determines the lowest privilege level that can access a CSR based on bits csr[9:8] of the CSR address.,implementation-specific,"The top two bits indicate read/write (00, 01, or 10) or read-only (11).","read-only, privilege level, read/write, encode, convention, by convention",0.30,low,3/10 models
privileged_2_1.txt,csr_accessibility_mapping_convention,Convention for encoding CSR read/write accessibility and minimum privilege level in upper bits of CSR address,implementation-specific,"- Upper 4 bits of CSR address (csr[11:8]) used for encoding
- csr[11:10] indicate read/write (00,01,10) vs read-only (11)
- csr[9:8] encode lowest privilege level that can access CSR
","convention, by convention, according to, used to encode",0.10,low,1/10 models
privileged_2_1.txt,csr_address_space_width,Width of the CSR address field in bits,implementation-specific,"Fixed at 12 bits, allowing up to 4096 CSRs","up to 4096 CSRs, 12-bit",0.10,low,1/10 models
privileged_2_1.txt,csr_max_count,Maximum number of CSRs that can be addressed,optional,≤ 4096,up to 4096,0.10,low,1/10 models
privileged_2_1.txt,csr_accessibility_encoding,Encoding of the upper 4 bits of the CSR address to define read/write accessibility per privilege level,configurable,Uses bits csr[11:8]; top two bits (csr[11:10]) indicate read/write or read-only access,"upper 4 bits, privilege level, read-only, read/write",0.10,low,1/10 models
privileged_2_1.txt,csr_read_write_encoding_bits,Bits csr[11:10] encode whether the CSR is read/write or read-only,implementation-specific,"Uses top two bits of CSR address; values 00, 01, or 10 indicate read/write; 11 indicates read-only","top two bits, read-only, read/write, indicate whether",0.10,low,1/10 models
privileged_2_1.txt,csr_privilege_level_encoding_bits,Bits csr[9:8] encode the lowest privilege level that can access the CSR,implementation-specific,Uses next two bits after the R/W encoding; defines minimum privilege level for access,"can access the CSR, encode the lowest privilege level, next two bits",0.10,low,1/10 models
privileged_2_1.txt,csr_accessibility_convention,Convention for encoding CSR accessibility per privilege level using address bits,optional,"Applies ""by convention""; not strictly mandated by ISA but widely adopted","by convention, according to privilege level",0.10,low,1/10 models
privileged_2_1.txt,csr_address_mapping,Controls the accessibility of CSRs based on privilege levels.,implementation-specific,None mentioned.,"accessibility, privilege level",0.10,low,1/10 models
privileged_2_1.txt,csr_encoding_space,Defines the size of the encoding space for CSRs.,implementation-specific,"Limited to 12 bits for up to 4,096 CSRs.","CSRs, encoding space, 12-bit",0.10,low,1/10 models
privileged_2_1.txt,csr_access_type_encoding,Controls whether CSR addresses with csr[11:10] encoding are interpreted as read/write or read-only access.,implementation-specific,"The top two bits (csr[11:10]) indicate whether the register is read/write (00, 01, or 10) or read-only (11).",by convention,0.10,low,1/10 models
privileged_2_1.txt,csr_address_encoding,"The encoding of the CSR address space, where the upper 4 bits (csr[11:8]) indicate the read and write accessibility of the CSRs according to privilege level",implementation-specific,"['The RISC-V ISA sets aside a 12-bit encoding space (csr[11:0]) for up to 4,096 CSRs', 'The top two bits (csr[11:10]) indicate whether the register is read/write (00, 01, or 10) or read-only (11)', 'The next two bits (csr[9:8]) encode the lowest privilege level that can access the CSR']","csr[11:0], address mapping, CSRs, Conventional, R/W accessibility, csr[11:10], csr[9:8], csr[11:8]",0.10,low,1/10 models
privileged_2_1.txt,csr_address_mapping_convention,Whether the implementation follows the standard convention for encoding R/W accessibility and privilege levels within the 12-bit CSR address space.,implementation-specific,"The upper 4 bits (csr[11:8]) are conventionally used for accessibility and privilege encoding, but the text defines this as a ""convention"" rather than a hard requirement for all possible custom addresses.","By convention, Conventional",0.10,low,1/10 models
privileged_2_1.txt,csr_read_only_encoding,The specific bit pattern in the top two bits of the CSR address used to designate a register as read-only.,implementation-specific,Conventionally set to 11 for read-only.,"indicate, convention",0.10,low,1/10 models
privileged_2_1.txt,custom_csr_address_definitions,The allocation and behavior of CSRs within the 12-bit encoding space that may deviate from or extend beyond the standard convention.,optional,"Limited to a 12-bit encoding space (up to 4,096 CSRs).","sets aside, up to",0.10,low,1/10 models
privileged_2_1.txt,csr_address_upper_bits_convention,The convention for using the upper 4 bits of the CSR address to encode read/write accessibility and privilege level.,optional,"['upper 4 bits (csr[11:8])', 'top two bits (csr[11:10]) indicate read/write (00,01, or 10) or read-only (11)', 'next two bits (csr[9:8]) encode lowest privilege level']","By convention, are used to encode",0.10,low,1/10 models
privileged_2_1.txt,csr_privilege_encoding_bits,The bits in the CSR address (csr[11:8]) used to encode read/write accessibility based on privilege level.,implementation-specific,"['Fixed at 4 bits (csr[11:8]).', 'Upper 4 bits of the 12-bit CSR address.']","accessibility, upper 4 bits, privilege level, csr[11:8]",0.10,low,1/10 models
privileged_2_1.txt,csr_accessibility_encoding_bits,"The top two bits (csr[11:10]) of the CSR address that determine whether the CSR is read/write (00, 01, or 10) or read-only (11).",implementation-specific,"['Fixed at 2 bits (csr[11:10]).', {'Values': [{'00, 01, or 10': 'Read/Write.'}, {11: 'Read-Only.'}]}]","read-only, read/write, top two bits, 00, 01, 11, 10, csr[11:10]",0.10,low,1/10 models
privileged_2_1.txt,csr_min_privilege_encoding_bits,The next two bits (csr[9:8]) of the CSR address that encode the lowest privilege level that can access the CSR.,implementation-specific,"['Fixed at 2 bits (csr[9:8]).', 'Encodes the lowest privilege level (e.g., U, S, M).']","access, lowest privilege level, next two bits, csr[9:8]",0.10,low,1/10 models
privileged_2_1.txt,csr_conventional_accessibility,Whether the CSR accessibility follows the conventional encoding scheme (privilege-level-based R/W accessibility).,optional,"['By convention, the encoding follows the described scheme, but implementations may deviate.', 'No explicit requirement to follow convention; deviations are allowed.']","by convention, might, conventional, may",0.10,low,1/10 models
