#! /classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/system.vpi";
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/c2s2/easybuild/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2009.vpi";
S_0x9ce1f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9cb5e0 .scope module, "FXPIterMultDatapath" "FXPIterMultDatapath" 3 527;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_wait";
    .port_info 3 /INPUT 1 "do_add";
    .port_info 4 /INPUT 1 "do_carry";
    .port_info 5 /INPUT 48 "a";
    .port_info 6 /INPUT 32 "b";
    .port_info 7 /OUTPUT 32 "c";
P_0x9ed970 .param/l "d" 0 3 529, +C4<00000000000000000000000000010000>;
P_0x9ed9b0 .param/l "n" 0 3 528, +C4<00000000000000000000000000100000>;
o0x7f35088be078 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f35088be0d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xa24e10 .functor OR 1, o0x7f35088be078, o0x7f35088be0d8, C4<0>, C4<0>;
o0x7f35088bed08 .functor BUFZ 1, C4<z>; HiZ drive
L_0xa35c30 .functor AND 1, o0x7f35088bed08, L_0xa36260, C4<1>, C4<1>;
v0xa23170_0 .net *"_ivl_10", 30 0, L_0xa25150;  1 drivers
L_0x7f3508875060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa23270_0 .net *"_ivl_12", 0 0, L_0x7f3508875060;  1 drivers
v0xa23350_0 .net *"_ivl_15", 0 0, L_0xa25380;  1 drivers
v0xa23410_0 .net *"_ivl_16", 15 0, L_0xa25470;  1 drivers
v0xa234f0_0 .net *"_ivl_20", 63 0, L_0xa35a50;  1 drivers
v0xa23620_0 .net *"_ivl_22", 46 0, L_0xa256d0;  1 drivers
L_0x7f35088750a8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0xa23700_0 .net *"_ivl_24", 16 0, L_0x7f35088750a8;  1 drivers
v0xa237e0_0 .net *"_ivl_26", 63 0, L_0xa35b90;  1 drivers
v0xa238c0_0 .net *"_ivl_30", 32 0, L_0xa35d50;  1 drivers
L_0x7f35088750f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xa23a30_0 .net *"_ivl_32", 30 0, L_0x7f35088750f0;  1 drivers
v0xa23b10_0 .net *"_ivl_39", 0 0, L_0xa36260;  1 drivers
v0xa23bf0_0 .net *"_ivl_4", 46 0, L_0xa24fc0;  1 drivers
L_0x7f3508875018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa23cd0_0 .net *"_ivl_6", 0 0, L_0x7f3508875018;  1 drivers
o0x7f35088be048 .functor BUFZ 48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa23db0_0 .net "a", 47 0, o0x7f35088be048;  0 drivers
v0xa23e70_0 .net "a_const_out", 47 0, v0xa1f7e0_0;  1 drivers
v0xa23f30_0 .net "a_in", 47 0, v0xa20800_0;  1 drivers
v0xa24020_0 .net "a_out", 47 0, v0xa20010_0;  1 drivers
v0xa241d0_0 .net "acc_in", 47 0, v0xa217a0_0;  1 drivers
v0xa242c0_0 .net "acc_out", 47 0, v0xa20fe0_0;  1 drivers
v0xa243d0_0 .net "add_tmp", 47 0, v0xa22f10_0;  1 drivers
o0x7f35088be7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa24490_0 .net "b", 31 0, o0x7f35088be7c8;  0 drivers
v0xa24530_0 .net "b_in", 31 0, v0xa22750_0;  1 drivers
v0xa24620_0 .net "b_out", 31 0, v0xa21f70_0;  1 drivers
v0xa246e0_0 .net "c", 31 0, L_0xa36380;  1 drivers
v0xa247a0_0 .net "carry_tmp", 63 0, L_0xa25630;  1 drivers
v0xa24880_0 .net "carry_tmp2", 63 0, L_0xa35e20;  1 drivers
o0x7f35088be018 .functor BUFZ 1, C4<z>; HiZ drive
v0xa24960_0 .net "clk", 0 0, o0x7f35088be018;  0 drivers
v0xa24a90_0 .net "do_add", 0 0, o0x7f35088bed08;  0 drivers
o0x7f35088be918 .functor BUFZ 1, C4<z>; HiZ drive
v0xa24b50_0 .net "do_carry", 0 0, o0x7f35088be918;  0 drivers
v0xa24bf0_0 .net "in_wait", 0 0, o0x7f35088be078;  0 drivers
v0xa24c90_0 .net "reset", 0 0, o0x7f35088be0d8;  0 drivers
L_0xa24fc0 .part v0xa20010_0, 0, 47;
L_0xa25060 .concat [ 1 47 0 0], L_0x7f3508875018, L_0xa24fc0;
L_0xa25150 .part v0xa21f70_0, 1, 31;
L_0xa25240 .concat [ 31 1 0 0], L_0xa25150, L_0x7f3508875060;
L_0xa25380 .part v0xa1f7e0_0, 47, 1;
LS_0xa25470_0_0 .concat [ 1 1 1 1], L_0xa25380, L_0xa25380, L_0xa25380, L_0xa25380;
LS_0xa25470_0_4 .concat [ 1 1 1 1], L_0xa25380, L_0xa25380, L_0xa25380, L_0xa25380;
LS_0xa25470_0_8 .concat [ 1 1 1 1], L_0xa25380, L_0xa25380, L_0xa25380, L_0xa25380;
LS_0xa25470_0_12 .concat [ 1 1 1 1], L_0xa25380, L_0xa25380, L_0xa25380, L_0xa25380;
L_0xa25470 .concat [ 4 4 4 4], LS_0xa25470_0_0, LS_0xa25470_0_4, LS_0xa25470_0_8, LS_0xa25470_0_12;
L_0xa25630 .concat [ 48 16 0 0], v0xa1f7e0_0, L_0xa25470;
L_0xa256d0 .part L_0xa25630, 0, 47;
L_0xa35a50 .concat [ 17 47 0 0], L_0x7f35088750a8, L_0xa256d0;
L_0xa35b90 .arith/sub 64, L_0xa35a50, L_0xa25630;
L_0xa35d50 .part L_0xa35b90, 0, 33;
L_0xa35e20 .concat [ 31 33 0 0], L_0x7f35088750f0, L_0xa35d50;
L_0xa35f90 .part L_0xa35e20, 0, 48;
L_0xa36080 .arith/sum 48, v0xa20fe0_0, v0xa22f10_0;
L_0xa36260 .part v0xa21f70_0, 0, 1;
L_0xa36380 .part v0xa20fe0_0, 16, 32;
S_0x9d45f0 .scope module, "a_const_reg" "cmn_EnResetReg" 3 554, 3 367 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 48 "q";
    .port_info 3 /INPUT 48 "d";
    .port_info 4 /INPUT 1 "en";
P_0x9d4780 .param/l "p_nbits" 0 3 368, +C4<000000000000000000000000000110000>;
P_0x9d47c0 .param/l "p_reset_value" 0 3 369, +C4<00000000000000000000000000000000>;
v0x9e9840_0 .net "clk", 0 0, o0x7f35088be018;  alias, 0 drivers
v0xa1f630_0 .net "d", 47 0, o0x7f35088be048;  alias, 0 drivers
v0xa1f710_0 .net "en", 0 0, o0x7f35088be078;  alias, 0 drivers
v0xa1f7e0_0 .var "q", 47 0;
v0xa1f8c0_0 .net "reset", 0 0, o0x7f35088be0d8;  alias, 0 drivers
E_0x9c8ea0 .event posedge, v0x9e9840_0;
S_0xa1fa70 .scope module, "a_reg" "cmn_ResetReg" 3 566, 3 332 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 48 "q";
    .port_info 3 /INPUT 48 "d";
P_0xa1fc70 .param/l "p_nbits" 0 3 333, +C4<000000000000000000000000000110000>;
P_0xa1fcb0 .param/l "p_reset_value" 0 3 334, +C4<00000000000000000000000000000000>;
v0xa1fed0_0 .net "clk", 0 0, o0x7f35088be018;  alias, 0 drivers
v0xa1ff70_0 .net "d", 47 0, v0xa20800_0;  alias, 1 drivers
v0xa20010_0 .var "q", 47 0;
v0xa20100_0 .net "reset", 0 0, o0x7f35088be0d8;  alias, 0 drivers
S_0xa20260 .scope module, "a_sel" "cmn_Mux2" 3 585, 3 24 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "in0";
    .port_info 1 /INPUT 48 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 48 "out";
P_0xa20440 .param/l "p_nbits" 0 3 25, +C4<000000000000000000000000000110000>;
v0xa20610_0 .net "in0", 47 0, L_0xa25060;  1 drivers
v0xa20710_0 .net "in1", 47 0, o0x7f35088be048;  alias, 0 drivers
v0xa20800_0 .var "out", 47 0;
v0xa20900_0 .net "sel", 0 0, o0x7f35088be078;  alias, 0 drivers
E_0xa20510 .event anyedge, v0xa1f710_0, v0xa20610_0, v0xa1f630_0;
S_0xa20a10 .scope module, "acc_reg" "cmn_ResetReg" 3 544, 3 332 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 48 "q";
    .port_info 3 /INPUT 48 "d";
P_0xa20bf0 .param/l "p_nbits" 0 3 333, +C4<000000000000000000000000000110000>;
P_0xa20c30 .param/l "p_reset_value" 0 3 334, +C4<00000000000000000000000000000000>;
v0xa20e50_0 .net "clk", 0 0, o0x7f35088be018;  alias, 0 drivers
v0xa20f40_0 .net "d", 47 0, v0xa217a0_0;  alias, 1 drivers
v0xa20fe0_0 .var "q", 47 0;
v0xa210a0_0 .net "reset", 0 0, L_0xa24e10;  1 drivers
S_0xa21210 .scope module, "add_sel" "cmn_Mux2" 3 629, 3 24 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "in0";
    .port_info 1 /INPUT 48 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 48 "out";
P_0xa21440 .param/l "p_nbits" 0 3 25, +C4<000000000000000000000000000110000>;
v0xa215d0_0 .net "in0", 47 0, v0xa20fe0_0;  alias, 1 drivers
v0xa216e0_0 .net "in1", 47 0, L_0xa36080;  1 drivers
v0xa217a0_0 .var "out", 47 0;
v0xa218a0_0 .net "sel", 0 0, L_0xa35c30;  1 drivers
E_0xa21550 .event anyedge, v0xa218a0_0, v0xa20fe0_0, v0xa216e0_0;
S_0xa219f0 .scope module, "b_reg" "cmn_ResetReg" 3 577, 3 332 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "q";
    .port_info 3 /INPUT 32 "d";
P_0xa21bd0 .param/l "p_nbits" 0 3 333, +C4<00000000000000000000000000100000>;
P_0xa21c10 .param/l "p_reset_value" 0 3 334, +C4<00000000000000000000000000000000>;
v0xa21e30_0 .net "clk", 0 0, o0x7f35088be018;  alias, 0 drivers
v0xa21ed0_0 .net "d", 31 0, v0xa22750_0;  alias, 1 drivers
v0xa21f70_0 .var "q", 31 0;
v0xa22060_0 .net "reset", 0 0, o0x7f35088be0d8;  alias, 0 drivers
S_0xa221d0 .scope module, "b_sel" "cmn_Mux2" 3 593, 3 24 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0xa223b0 .param/l "p_nbits" 0 3 25, +C4<00000000000000000000000000100000>;
v0xa22570_0 .net "in0", 31 0, L_0xa25240;  1 drivers
v0xa22670_0 .net "in1", 31 0, o0x7f35088be7c8;  alias, 0 drivers
v0xa22750_0 .var "out", 31 0;
v0xa22850_0 .net "sel", 0 0, o0x7f35088be078;  alias, 0 drivers
E_0xa224f0 .event anyedge, v0xa1f710_0, v0xa22570_0, v0xa22670_0;
S_0xa229a0 .scope module, "carry_sel" "cmn_Mux2" 3 621, 3 24 0, S_0x9cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "in0";
    .port_info 1 /INPUT 48 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 48 "out";
P_0xa22b80 .param/l "p_nbits" 0 3 25, +C4<000000000000000000000000000110000>;
v0xa22d40_0 .net "in0", 47 0, v0xa20010_0;  alias, 1 drivers
v0xa22e50_0 .net "in1", 47 0, L_0xa35f90;  1 drivers
v0xa22f10_0 .var "out", 47 0;
v0xa23000_0 .net "sel", 0 0, o0x7f35088be918;  alias, 0 drivers
E_0xa22cc0 .event anyedge, v0xa23000_0, v0xa20010_0, v0xa22e50_0;
    .scope S_0xa20a10;
T_0 ;
    %wait E_0x9c8ea0;
    %load/vec4 v0xa210a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0xa20f40_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0xa20fe0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x9d45f0;
T_1 ;
    %wait E_0x9c8ea0;
    %load/vec4 v0xa1f8c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0xa1f710_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xa1f8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %load/vec4 v0xa1f630_0;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %assign/vec4 v0xa1f7e0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa1fa70;
T_2 ;
    %wait E_0x9c8ea0;
    %load/vec4 v0xa20100_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0xa1ff70_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0xa20010_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0xa219f0;
T_3 ;
    %wait E_0x9c8ea0;
    %load/vec4 v0xa22060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0xa21ed0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0xa21f70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa20260;
T_4 ;
Ewait_0 .event/or E_0xa20510, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xa20900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %store/vec4 v0xa20800_0, 0, 48;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0xa20610_0;
    %store/vec4 v0xa20800_0, 0, 48;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0xa20710_0;
    %store/vec4 v0xa20800_0, 0, 48;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xa221d0;
T_5 ;
Ewait_1 .event/or E_0xa224f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xa22850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xa22750_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0xa22570_0;
    %store/vec4 v0xa22750_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0xa22670_0;
    %store/vec4 v0xa22750_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa229a0;
T_6 ;
Ewait_2 .event/or E_0xa22cc0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xa23000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %store/vec4 v0xa22f10_0, 0, 48;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0xa22d40_0;
    %store/vec4 v0xa22f10_0, 0, 48;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0xa22e50_0;
    %store/vec4 v0xa22f10_0, 0, 48;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xa21210;
T_7 ;
Ewait_3 .event/or E_0xa21550, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xa218a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %store/vec4 v0xa217a0_0, 0, 48;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xa215d0_0;
    %store/vec4 v0xa217a0_0, 0, 48;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xa216e0_0;
    %store/vec4 v0xa217a0_0, 0, 48;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/home/mlm439/c2s2_ip/src/fixed_point/iterative/multiplier_prep.v";
