Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 22 20:35:48 2021
| Host         : A26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           14 |
| No           | No                    | Yes                    |             277 |           99 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              26 |           16 |
| Yes          | No                    | Yes                    |              71 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|                Clock Signal               |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|  clk_BUFG                                 | gc/actF0/sample2                        | rst_IBUF         |                1 |              1 |
|  clk_BUFG                                 | gc/actF1/sample2                        | rst_IBUF         |                1 |              1 |
|  clk_BUFG                                 | gc/actF2/sample2                        | rst_IBUF         |                1 |              1 |
|  clk_BUFG                                 | gc/actF3/sample2                        | rst_IBUF         |                1 |              1 |
|  clk_BUFG                                 | gc/stF/sample2                          | rst_IBUF         |                1 |              1 |
|  gc/fled/clkbps/clk_bps                   |                                         | rst_IBUF         |                2 |              6 |
|  gc/nolabel_line40/cd/CLK                 | gc/fsm/sec_reg[5][0]                    | rst_IBUF         |                3 |              6 |
|  gc/nolabel_line40/cd/CLK                 | gc/fsm/min_reg[5][0]                    | rst_IBUF         |                2 |              6 |
|  gc/nolabel_line40/st/cda/CLK             |                                         | rst_IBUF         |                2 |              8 |
|  gc/nolabel_line40/cdb/cnt_reg[0]_0       |                                         | rst_IBUF         |                2 |              8 |
|  gc/nolabel_line40/st/cd/seg_out_reg[0]_P | gc/nolabel_line40/st/seg_out[7]_i_1_n_0 |                  |                2 |              8 |
|  clk_BUFG                                 | gc/actF1/E[0]                           | rst_IBUF         |                2 |              8 |
|  clk_BUFG                                 | gc/pC/rd/rand_out[10]_i_1_n_0           | rst_IBUF         |                1 |              8 |
|  gc/nolabel_line40/cda/CLK                |                                         | rst_IBUF         |                5 |             11 |
|  clk_BUFG                                 | gc/fsm/E[0]                             | rst_IBUF         |                3 |             12 |
|  clk_BUFG                                 | vga/sync/v_cnt[11]_i_1_n_0              | rst_IBUF         |                4 |             12 |
|  clk_BUFG                                 | gc/fled/clkbps/cnt_second[13]_i_1_n_0   | rst_IBUF         |                2 |             14 |
|  gc/nolabel_line40/st/cd/seg_out_reg[0]_P |                                         | rst_IBUF         |                6 |             15 |
|  clk_BUFG                                 | vga/sync/E[0]                           |                  |               14 |             18 |
|  clk_BUFG                                 |                                         |                  |               14 |             19 |
|  sys_clk_IBUF_BUFG                        |                                         | rst_IBUF         |               17 |             47 |
|  clk_BUFG                                 |                                         | rst_IBUF         |               65 |            182 |
+-------------------------------------------+-----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 6      |                     3 |
| 8      |                     5 |
| 11     |                     1 |
| 12     |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


