

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j25'
================================================================
* Date:           Wed Sep  6 10:23:59 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      801|      801|  8.010 us|  8.010 us|  801|  801|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j25   |      799|      799|        33|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j25 = alloca i32 1"   --->   Operation 36 'alloca' 'j25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_11, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_10, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_9, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_8, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_7, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_6, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_5, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_4, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_3, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_2, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_1, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v352_0, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v339, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v338, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v319_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v319"   --->   Operation 51 'read' 'v319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v314_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v314"   --->   Operation 52 'read' 'v314_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i27_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i27"   --->   Operation 53 'read' 'i27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j25"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc98.i221"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j25_1 = load i10 %j25" [kernel.cpp:615]   --->   Operation 56 'load' 'j25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln615 = icmp_eq  i10 %j25_1, i10 768" [kernel.cpp:615]   --->   Operation 57 'icmp' 'icmp_ln615' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln615 = add i10 %j25_1, i10 1" [kernel.cpp:615]   --->   Operation 59 'add' 'add_ln615' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln615 = br i1 %icmp_ln615, void %for.inc98.i221.split, void %for.inc101.i224.exitStub" [kernel.cpp:615]   --->   Operation 60 'br' 'br_ln615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln615 = zext i10 %j25_1" [kernel.cpp:615]   --->   Operation 61 'zext' 'zext_ln615' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v365_addr = getelementptr i32 %v365, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 62 'getelementptr' 'v365_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v365_1_addr = getelementptr i32 %v365_1, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 63 'getelementptr' 'v365_1_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v365_2_addr = getelementptr i32 %v365_2, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 64 'getelementptr' 'v365_2_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v365_3_addr = getelementptr i32 %v365_3, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 65 'getelementptr' 'v365_3_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v365_4_addr = getelementptr i32 %v365_4, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 66 'getelementptr' 'v365_4_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%v365_5_addr = getelementptr i32 %v365_5, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 67 'getelementptr' 'v365_5_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%v365_6_addr = getelementptr i32 %v365_6, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 68 'getelementptr' 'v365_6_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%v365_7_addr = getelementptr i32 %v365_7, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 69 'getelementptr' 'v365_7_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%v365_8_addr = getelementptr i32 %v365_8, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 70 'getelementptr' 'v365_8_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%v365_9_addr = getelementptr i32 %v365_9, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 71 'getelementptr' 'v365_9_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%v365_10_addr = getelementptr i32 %v365_10, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 72 'getelementptr' 'v365_10_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%v365_11_addr = getelementptr i32 %v365_11, i64 0, i64 %zext_ln615" [kernel.cpp:618]   --->   Operation 73 'getelementptr' 'v365_11_addr' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%v365_load = load i10 %v365_addr" [kernel.cpp:618]   --->   Operation 74 'load' 'v365_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%v365_1_load = load i10 %v365_1_addr" [kernel.cpp:618]   --->   Operation 75 'load' 'v365_1_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%v365_2_load = load i10 %v365_2_addr" [kernel.cpp:618]   --->   Operation 76 'load' 'v365_2_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%v365_3_load = load i10 %v365_3_addr" [kernel.cpp:618]   --->   Operation 77 'load' 'v365_3_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%v365_4_load = load i10 %v365_4_addr" [kernel.cpp:618]   --->   Operation 78 'load' 'v365_4_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%v365_5_load = load i10 %v365_5_addr" [kernel.cpp:618]   --->   Operation 79 'load' 'v365_5_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%v365_6_load = load i10 %v365_6_addr" [kernel.cpp:618]   --->   Operation 80 'load' 'v365_6_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%v365_7_load = load i10 %v365_7_addr" [kernel.cpp:618]   --->   Operation 81 'load' 'v365_7_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%v365_8_load = load i10 %v365_8_addr" [kernel.cpp:618]   --->   Operation 82 'load' 'v365_8_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%v365_9_load = load i10 %v365_9_addr" [kernel.cpp:618]   --->   Operation 83 'load' 'v365_9_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%v365_10_load = load i10 %v365_10_addr" [kernel.cpp:618]   --->   Operation 84 'load' 'v365_10_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%v365_11_load = load i10 %v365_11_addr" [kernel.cpp:618]   --->   Operation 85 'load' 'v365_11_load' <Predicate = (!icmp_ln615)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 86 [1/1] (0.95ns)   --->   "%switch_ln628 = switch i4 %i27_read, void %arrayidx972.i2185.case.11, i4 0, void %arrayidx972.i2185.case.0, i4 1, void %arrayidx972.i2185.case.1, i4 2, void %arrayidx972.i2185.case.2, i4 3, void %arrayidx972.i2185.case.3, i4 4, void %arrayidx972.i2185.case.4, i4 5, void %arrayidx972.i2185.case.5, i4 6, void %arrayidx972.i2185.case.6, i4 7, void %arrayidx972.i2185.case.7, i4 8, void %arrayidx972.i2185.case.8, i4 9, void %arrayidx972.i2185.case.9, i4 10, void %arrayidx972.i2185.case.10" [kernel.cpp:628]   --->   Operation 86 'switch' 'switch_ln628' <Predicate = (!icmp_ln615)> <Delay = 0.95>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln615 = store i10 %add_ln615, i10 %j25" [kernel.cpp:615]   --->   Operation 87 'store' 'store_ln615' <Predicate = (!icmp_ln615)> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln615 = br void %for.inc98.i221" [kernel.cpp:615]   --->   Operation 88 'br' 'br_ln615' <Predicate = (!icmp_ln615)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%v365_load = load i10 %v365_addr" [kernel.cpp:618]   --->   Operation 89 'load' 'v365_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%v365_1_load = load i10 %v365_1_addr" [kernel.cpp:618]   --->   Operation 90 'load' 'v365_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%v365_2_load = load i10 %v365_2_addr" [kernel.cpp:618]   --->   Operation 91 'load' 'v365_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%v365_3_load = load i10 %v365_3_addr" [kernel.cpp:618]   --->   Operation 92 'load' 'v365_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v365_4_load = load i10 %v365_4_addr" [kernel.cpp:618]   --->   Operation 93 'load' 'v365_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v365_5_load = load i10 %v365_5_addr" [kernel.cpp:618]   --->   Operation 94 'load' 'v365_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v365_6_load = load i10 %v365_6_addr" [kernel.cpp:618]   --->   Operation 95 'load' 'v365_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v365_7_load = load i10 %v365_7_addr" [kernel.cpp:618]   --->   Operation 96 'load' 'v365_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v365_8_load = load i10 %v365_8_addr" [kernel.cpp:618]   --->   Operation 97 'load' 'v365_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v365_9_load = load i10 %v365_9_addr" [kernel.cpp:618]   --->   Operation 98 'load' 'v365_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%v365_10_load = load i10 %v365_10_addr" [kernel.cpp:618]   --->   Operation 99 'load' 'v365_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%v365_11_load = load i10 %v365_11_addr" [kernel.cpp:618]   --->   Operation 100 'load' 'v365_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 101 [1/1] (2.78ns)   --->   "%v313 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v365_load, i32 %v365_1_load, i32 %v365_2_load, i32 %v365_3_load, i32 %v365_4_load, i32 %v365_5_load, i32 %v365_6_load, i32 %v365_7_load, i32 %v365_8_load, i32 %v365_9_load, i32 %v365_10_load, i32 %v365_11_load, i4 %i27_read" [kernel.cpp:618]   --->   Operation 101 'mux' 'v313' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 102 [5/5] (7.25ns)   --->   "%v315 = fsub i32 %v313, i32 %v314_read" [kernel.cpp:620]   --->   Operation 102 'fsub' 'v315' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 103 [4/5] (7.25ns)   --->   "%v315 = fsub i32 %v313, i32 %v314_read" [kernel.cpp:620]   --->   Operation 103 'fsub' 'v315' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 104 [3/5] (7.25ns)   --->   "%v315 = fsub i32 %v313, i32 %v314_read" [kernel.cpp:620]   --->   Operation 104 'fsub' 'v315' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%v338_addr = getelementptr i32 %v338, i64 0, i64 %zext_ln615" [kernel.cpp:617]   --->   Operation 105 'getelementptr' 'v338_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%v338_load = load i10 %v338_addr" [kernel.cpp:617]   --->   Operation 106 'load' 'v338_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 107 [2/5] (7.25ns)   --->   "%v315 = fsub i32 %v313, i32 %v314_read" [kernel.cpp:620]   --->   Operation 107 'fsub' 'v315' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 108 [1/2] (3.25ns)   --->   "%v338_load = load i10 %v338_addr" [kernel.cpp:617]   --->   Operation 108 'load' 'v338_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 109 [1/5] (7.25ns)   --->   "%v315 = fsub i32 %v313, i32 %v314_read" [kernel.cpp:620]   --->   Operation 109 'fsub' 'v315' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%v312 = bitcast i32 %v338_load" [kernel.cpp:617]   --->   Operation 110 'bitcast' 'v312' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [4/4] (5.70ns)   --->   "%v316 = fmul i32 %v312, i32 %v315" [kernel.cpp:621]   --->   Operation 111 'fmul' 'v316' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 112 [3/4] (5.70ns)   --->   "%v316 = fmul i32 %v312, i32 %v315" [kernel.cpp:621]   --->   Operation 112 'fmul' 'v316' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 113 [2/4] (5.70ns)   --->   "%v316 = fmul i32 %v312, i32 %v315" [kernel.cpp:621]   --->   Operation 113 'fmul' 'v316' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 114 [1/4] (5.70ns)   --->   "%v316 = fmul i32 %v312, i32 %v315" [kernel.cpp:621]   --->   Operation 114 'fmul' 'v316' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 115 [16/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 115 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 116 [15/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 116 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 117 [14/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 117 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 118 [13/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 118 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 119 [12/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 119 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 120 [11/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 120 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 121 [10/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 121 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 122 [9/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 122 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 123 [8/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 123 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 124 [7/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 124 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 125 [6/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 125 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 126 [5/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 126 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 127 [4/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 127 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 128 [3/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 128 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 129 [2/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 129 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%v339_addr = getelementptr i32 %v339, i64 0, i64 %zext_ln615" [kernel.cpp:626]   --->   Operation 130 'getelementptr' 'v339_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [2/2] (3.25ns)   --->   "%v339_load = load i10 %v339_addr" [kernel.cpp:626]   --->   Operation 131 'load' 'v339_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 132 [1/16] (6.07ns)   --->   "%v320 = fdiv i32 %v316, i32 %v319_read" [kernel.cpp:625]   --->   Operation 132 'fdiv' 'v320' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/2] (3.25ns)   --->   "%v339_load = load i10 %v339_addr" [kernel.cpp:626]   --->   Operation 133 'load' 'v339_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%v321 = bitcast i32 %v339_load" [kernel.cpp:626]   --->   Operation 134 'bitcast' 'v321' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [5/5] (7.25ns)   --->   "%v322 = fadd i32 %v320, i32 %v321" [kernel.cpp:627]   --->   Operation 135 'fadd' 'v322' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 136 [4/5] (7.25ns)   --->   "%v322 = fadd i32 %v320, i32 %v321" [kernel.cpp:627]   --->   Operation 136 'fadd' 'v322' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 137 [3/5] (7.25ns)   --->   "%v322 = fadd i32 %v320, i32 %v321" [kernel.cpp:627]   --->   Operation 137 'fadd' 'v322' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 138 [2/5] (7.25ns)   --->   "%v322 = fadd i32 %v320, i32 %v321" [kernel.cpp:627]   --->   Operation 138 'fadd' 'v322' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln616 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32" [kernel.cpp:616]   --->   Operation 139 'specpipeline' 'specpipeline_ln616' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln615 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [kernel.cpp:615]   --->   Operation 140 'specloopname' 'specloopname_ln615' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 141 [1/5] (7.25ns)   --->   "%v322 = fadd i32 %v320, i32 %v321" [kernel.cpp:627]   --->   Operation 141 'fadd' 'v322' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln628 = bitcast i32 %v322" [kernel.cpp:628]   --->   Operation 142 'bitcast' 'bitcast_ln628' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (icmp_ln615)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 143 [1/1] (0.00ns)   --->   "%v352_10_addr = getelementptr i32 %v352_10, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 143 'getelementptr' 'v352_10_addr' <Predicate = (i27_read == 10)> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_10_addr" [kernel.cpp:628]   --->   Operation 144 'store' 'store_ln628' <Predicate = (i27_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 145 'br' 'br_ln628' <Predicate = (i27_read == 10)> <Delay = 0.00>
ST_33 : Operation 146 [1/1] (0.00ns)   --->   "%v352_9_addr = getelementptr i32 %v352_9, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 146 'getelementptr' 'v352_9_addr' <Predicate = (i27_read == 9)> <Delay = 0.00>
ST_33 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_9_addr" [kernel.cpp:628]   --->   Operation 147 'store' 'store_ln628' <Predicate = (i27_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 148 'br' 'br_ln628' <Predicate = (i27_read == 9)> <Delay = 0.00>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%v352_8_addr = getelementptr i32 %v352_8, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 149 'getelementptr' 'v352_8_addr' <Predicate = (i27_read == 8)> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_8_addr" [kernel.cpp:628]   --->   Operation 150 'store' 'store_ln628' <Predicate = (i27_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 151 'br' 'br_ln628' <Predicate = (i27_read == 8)> <Delay = 0.00>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%v352_7_addr = getelementptr i32 %v352_7, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 152 'getelementptr' 'v352_7_addr' <Predicate = (i27_read == 7)> <Delay = 0.00>
ST_33 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_7_addr" [kernel.cpp:628]   --->   Operation 153 'store' 'store_ln628' <Predicate = (i27_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 154 'br' 'br_ln628' <Predicate = (i27_read == 7)> <Delay = 0.00>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "%v352_6_addr = getelementptr i32 %v352_6, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 155 'getelementptr' 'v352_6_addr' <Predicate = (i27_read == 6)> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_6_addr" [kernel.cpp:628]   --->   Operation 156 'store' 'store_ln628' <Predicate = (i27_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 157 'br' 'br_ln628' <Predicate = (i27_read == 6)> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (0.00ns)   --->   "%v352_5_addr = getelementptr i32 %v352_5, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 158 'getelementptr' 'v352_5_addr' <Predicate = (i27_read == 5)> <Delay = 0.00>
ST_33 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_5_addr" [kernel.cpp:628]   --->   Operation 159 'store' 'store_ln628' <Predicate = (i27_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 160 'br' 'br_ln628' <Predicate = (i27_read == 5)> <Delay = 0.00>
ST_33 : Operation 161 [1/1] (0.00ns)   --->   "%v352_4_addr = getelementptr i32 %v352_4, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 161 'getelementptr' 'v352_4_addr' <Predicate = (i27_read == 4)> <Delay = 0.00>
ST_33 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_4_addr" [kernel.cpp:628]   --->   Operation 162 'store' 'store_ln628' <Predicate = (i27_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 163 'br' 'br_ln628' <Predicate = (i27_read == 4)> <Delay = 0.00>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%v352_3_addr = getelementptr i32 %v352_3, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 164 'getelementptr' 'v352_3_addr' <Predicate = (i27_read == 3)> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_3_addr" [kernel.cpp:628]   --->   Operation 165 'store' 'store_ln628' <Predicate = (i27_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 166 'br' 'br_ln628' <Predicate = (i27_read == 3)> <Delay = 0.00>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%v352_2_addr = getelementptr i32 %v352_2, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 167 'getelementptr' 'v352_2_addr' <Predicate = (i27_read == 2)> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_2_addr" [kernel.cpp:628]   --->   Operation 168 'store' 'store_ln628' <Predicate = (i27_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 169 'br' 'br_ln628' <Predicate = (i27_read == 2)> <Delay = 0.00>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%v352_1_addr = getelementptr i32 %v352_1, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 170 'getelementptr' 'v352_1_addr' <Predicate = (i27_read == 1)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_1_addr" [kernel.cpp:628]   --->   Operation 171 'store' 'store_ln628' <Predicate = (i27_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 172 'br' 'br_ln628' <Predicate = (i27_read == 1)> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%v352_0_addr = getelementptr i32 %v352_0, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 173 'getelementptr' 'v352_0_addr' <Predicate = (i27_read == 0)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_0_addr" [kernel.cpp:628]   --->   Operation 174 'store' 'store_ln628' <Predicate = (i27_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 175 'br' 'br_ln628' <Predicate = (i27_read == 0)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%v352_11_addr = getelementptr i32 %v352_11, i64 0, i64 %zext_ln615" [kernel.cpp:628]   --->   Operation 176 'getelementptr' 'v352_11_addr' <Predicate = (i27_read == 15) | (i27_read == 14) | (i27_read == 13) | (i27_read == 12) | (i27_read == 11)> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln628 = store i32 %bitcast_ln628, i10 %v352_11_addr" [kernel.cpp:628]   --->   Operation 177 'store' 'store_ln628' <Predicate = (i27_read == 15) | (i27_read == 14) | (i27_read == 13) | (i27_read == 12) | (i27_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln628 = br void %arrayidx972.i2185.exit" [kernel.cpp:628]   --->   Operation 178 'br' 'br_ln628' <Predicate = (i27_read == 15) | (i27_read == 14) | (i27_read == 13) | (i27_read == 12) | (i27_read == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('j25') [30]  (0 ns)
	'load' operation ('j25', kernel.cpp:615) on local variable 'j25' [51]  (0 ns)
	'add' operation ('add_ln615', kernel.cpp:615) [54]  (1.73 ns)
	'store' operation ('store_ln615', kernel.cpp:615) of variable 'add_ln615', kernel.cpp:615 on local variable 'j25' [146]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v365_load', kernel.cpp:618) on array 'v365' [75]  (3.25 ns)
	'mux' operation ('v313', kernel.cpp:618) [87]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v315', kernel.cpp:620) [88]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v315', kernel.cpp:620) [88]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v315', kernel.cpp:620) [88]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v315', kernel.cpp:620) [88]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v315', kernel.cpp:620) [88]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v316', kernel.cpp:621) [89]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v316', kernel.cpp:621) [89]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v316', kernel.cpp:621) [89]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v316', kernel.cpp:621) [89]  (5.7 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v320', kernel.cpp:625) [90]  (6.08 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v322', kernel.cpp:627) [94]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v322', kernel.cpp:627) [94]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v322', kernel.cpp:627) [94]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v322', kernel.cpp:627) [94]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v322', kernel.cpp:627) [94]  (7.26 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v352_7_addr', kernel.cpp:628) [110]  (0 ns)
	'store' operation ('store_ln628', kernel.cpp:628) of variable 'bitcast_ln628', kernel.cpp:628 on array 'v352_7' [111]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
