

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr  3 16:11:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:11]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:11]   --->   Operation 8 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_V_data_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_keep_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %y_V_strb_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %x_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:18]   --->   Operation 29 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln18 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:18]   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 31 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:31]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 33 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 34 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 35 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 36 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 37 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 38 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 39 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:39]   --->   Operation 40 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:39]   --->   Operation 41 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:39]   --->   Operation 42 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:39]   --->   Operation 43 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_6 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load" [filt.cpp:43]   --->   Operation 44 'add' 'add_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_7 = add i16 %add_ln43_6, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load" [filt.cpp:43]   --->   Operation 45 'add' 'add_ln43_7' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:39]   --->   Operation 46 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:39]   --->   Operation 47 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:39]   --->   Operation 48 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %tmp_data, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:44]   --->   Operation 49 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end" [filt.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:18]   --->   Operation 51 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:18]   --->   Operation 52 'specloopname' 'specloopname_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 53 'br' 'br_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lowfreq_accumulate = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:39]   --->   Operation 54 'load' 'lowfreq_accumulate' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:39]   --->   Operation 55 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:39]   --->   Operation 56 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:39]   --->   Operation 57 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:39]   --->   Operation 58 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:39]   --->   Operation 59 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.07ns)   --->   "%add_ln43 = add i16 %lowfreq_accumulate, i16 %tmp_data" [filt.cpp:43]   --->   Operation 60 'add' 'add_ln43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_1 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load" [filt.cpp:43]   --->   Operation 61 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_2 = add i16 %add_ln43_1, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load" [filt.cpp:43]   --->   Operation 62 'add' 'add_ln43_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%add_ln43_4 = add i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load" [filt.cpp:43]   --->   Operation 63 'add' 'add_ln43_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_5 = add i16 %add_ln43_4, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load" [filt.cpp:43]   --->   Operation 64 'add' 'add_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln43_8 = add i16 %add_ln43_7, i16 %add_ln43_5" [filt.cpp:43]   --->   Operation 65 'add' 'add_ln43_8' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:39]   --->   Operation 66 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:39]   --->   Operation 67 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:39]   --->   Operation 68 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:39]   --->   Operation 70 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:39]   --->   Operation 71 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_3 = add i16 %add_ln43_2, i16 %add_ln43" [filt.cpp:43]   --->   Operation 72 'add' 'add_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%lowfreq_accumulate_2 = add i16 %add_ln43_8, i16 %add_ln43_3" [filt.cpp:43]   --->   Operation 73 'add' 'lowfreq_accumulate_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [2/2] (1.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate_2, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:53]   --->   Operation 74 'write' 'write_ln53' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 75 [1/2] (1.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate_2, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:53]   --->   Operation 75 'write' 'write_ln53' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [filt.cpp:59]   --->   Operation 76 'ret' 'ret_ln59' <Predicate = (tmp_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln11                                       (spectopmodule      ) [ 00000]
specinterface_ln11                                       (specinterface      ) [ 00000]
specinterface_ln0                                        (specinterface      ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specinterface_ln0                                        (specinterface      ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specinterface_ln0                                        (specinterface      ) [ 00000]
specinterface_ln0                                        (specinterface      ) [ 00000]
specinterface_ln0                                        (specinterface      ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specbitsmap_ln0                                          (specbitsmap        ) [ 00000]
specaxissidechannel_ln18                                 (specaxissidechannel) [ 00000]
specaxissidechannel_ln18                                 (specaxissidechannel) [ 00000]
br_ln18                                                  (br                 ) [ 00000]
empty                                                    (read               ) [ 00000]
tmp_data                                                 (extractvalue       ) [ 01100]
tmp_keep                                                 (extractvalue       ) [ 01111]
tmp_strb                                                 (extractvalue       ) [ 01111]
tmp_user                                                 (extractvalue       ) [ 01111]
tmp_last                                                 (extractvalue       ) [ 01111]
tmp_id                                                   (extractvalue       ) [ 01111]
tmp_dest                                                 (extractvalue       ) [ 01111]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load (load               ) [ 01100]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load (load               ) [ 00000]
add_ln43_6                                               (add                ) [ 00000]
add_ln43_7                                               (add                ) [ 01100]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln44                                               (store              ) [ 00000]
br_ln31                                                  (br                 ) [ 00000]
specpipeline_ln18                                        (specpipeline       ) [ 00000]
specloopname_ln18                                        (specloopname       ) [ 00000]
br_ln18                                                  (br                 ) [ 00000]
lowfreq_accumulate                                       (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load (load               ) [ 00000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load (load               ) [ 00000]
add_ln43                                                 (add                ) [ 01010]
add_ln43_1                                               (add                ) [ 00000]
add_ln43_2                                               (add                ) [ 01010]
add_ln43_4                                               (add                ) [ 00000]
add_ln43_5                                               (add                ) [ 00000]
add_ln43_8                                               (add                ) [ 01010]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
store_ln39                                               (store              ) [ 00000]
add_ln43_3                                               (add                ) [ 00000]
lowfreq_accumulate_2                                     (add                ) [ 01001]
write_ln53                                               (write              ) [ 00000]
ret_ln59                                                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="empty_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="0" index="3" bw="2" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="1" slack="0"/>
<pin id="119" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="0" index="3" bw="2" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="1" slack="0"/>
<pin id="136" dir="0" index="7" bw="1" slack="0"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="0" index="9" bw="2" slack="2"/>
<pin id="139" dir="0" index="10" bw="2" slack="2"/>
<pin id="140" dir="0" index="11" bw="1" slack="2"/>
<pin id="141" dir="0" index="12" bw="1" slack="2"/>
<pin id="142" dir="0" index="13" bw="1" slack="2"/>
<pin id="143" dir="0" index="14" bw="1" slack="2"/>
<pin id="144" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="0"/>
<pin id="155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_keep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_strb_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="0"/>
<pin id="163" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_user_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_last_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_id_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="0"/>
<pin id="175" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_dest_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="0"/>
<pin id="179" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln43_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_6/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln43_7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_7/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln39_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln39_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln39_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln44_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="lowfreq_accumulate_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lowfreq_accumulate/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln43_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="1"/>
<pin id="260" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln43_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln43_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln43_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_4/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln43_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_5/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln43_8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln39_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln39_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln39_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln39_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln39_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln39_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln43_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="0" index="1" bw="16" slack="1"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lowfreq_accumulate_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lowfreq_accumulate_2/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_data_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_keep_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="2"/>
<pin id="342" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_strb_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="2"/>
<pin id="347" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_user_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_last_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_id_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="2"/>
<pin id="362" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_dest_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

<comp id="370" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln43_7_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln43_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln43_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln43_8_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_8 "/>
</bind>
</comp>

<comp id="396" class="1005" name="lowfreq_accumulate_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="100" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="145"><net_src comp="108" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="156"><net_src comp="110" pin="8"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="110" pin="8"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="110" pin="8"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="110" pin="8"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="110" pin="8"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="110" pin="8"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="110" pin="8"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="189" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="185" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="185" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="189" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="193" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="153" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="233" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="241" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="245" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="237" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="253" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="249" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="237" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="241" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="245" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="249" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="253" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="334"><net_src comp="329" pin="2"/><net_sink comp="128" pin=8"/></net>

<net id="338"><net_src comp="153" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="343"><net_src comp="157" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="128" pin=9"/></net>

<net id="348"><net_src comp="161" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="128" pin=10"/></net>

<net id="353"><net_src comp="165" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="128" pin=11"/></net>

<net id="358"><net_src comp="169" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=12"/></net>

<net id="363"><net_src comp="173" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="128" pin=13"/></net>

<net id="368"><net_src comp="177" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=14"/></net>

<net id="373"><net_src comp="181" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="379"><net_src comp="203" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="384"><net_src comp="257" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="389"><net_src comp="268" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="394"><net_src comp="285" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="399"><net_src comp="329" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="128" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {4 }
	Port: y_V_keep_V | {4 }
	Port: y_V_strb_V | {4 }
	Port: y_V_user_V | {4 }
	Port: y_V_last_V | {4 }
	Port: y_V_id_V | {4 }
	Port: y_V_dest_V | {4 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {1 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {1 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {1 }
 - Input state : 
	Port: filt : x_V_data_V | {1 }
	Port: filt : x_V_keep_V | {1 }
	Port: filt : x_V_strb_V | {1 }
	Port: filt : x_V_user_V | {1 }
	Port: filt : x_V_last_V | {1 }
	Port: filt : x_V_id_V | {1 }
	Port: filt : x_V_dest_V | {1 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {1 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {1 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt : filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {1 }
  - Chain level:
	State 1
		add_ln43_6 : 1
		add_ln43_7 : 2
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln44 : 1
		br_ln31 : 1
	State 2
		add_ln43 : 1
		add_ln43_1 : 1
		add_ln43_2 : 2
		add_ln43_4 : 1
		add_ln43_5 : 2
		add_ln43_8 : 3
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
	State 3
		lowfreq_accumulate_2 : 1
		write_ln53 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln43_6_fu_197      |    0    |    16   |
|          |      add_ln43_7_fu_203      |    0    |    16   |
|          |       add_ln43_fu_257       |    0    |    23   |
|          |      add_ln43_1_fu_262      |    0    |    16   |
|    add   |      add_ln43_2_fu_268      |    0    |    16   |
|          |      add_ln43_4_fu_274      |    0    |    23   |
|          |      add_ln43_5_fu_279      |    0    |    16   |
|          |      add_ln43_8_fu_285      |    0    |    16   |
|          |      add_ln43_3_fu_325      |    0    |    16   |
|          | lowfreq_accumulate_2_fu_329 |    0    |    16   |
|----------|-----------------------------|---------|---------|
|   read   |      empty_read_fu_110      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_128      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       tmp_data_fu_153       |    0    |    0    |
|          |       tmp_keep_fu_157       |    0    |    0    |
|          |       tmp_strb_fu_161       |    0    |    0    |
|extractvalue|       tmp_user_fu_165       |    0    |    0    |
|          |       tmp_last_fu_169       |    0    |    0    |
|          |        tmp_id_fu_173        |    0    |    0    |
|          |       tmp_dest_fu_177       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   174   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       add_ln43_2_reg_386                       |   16   |
|                       add_ln43_7_reg_376                       |   16   |
|                       add_ln43_8_reg_391                       |   16   |
|                        add_ln43_reg_381                        |   16   |
|filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_370|   16   |
|                  lowfreq_accumulate_2_reg_396                  |   16   |
|                        tmp_data_reg_335                        |   16   |
|                        tmp_dest_reg_365                        |    1   |
|                         tmp_id_reg_360                         |    1   |
|                        tmp_keep_reg_340                        |    2   |
|                        tmp_last_reg_355                        |    1   |
|                        tmp_strb_reg_345                        |    2   |
|                        tmp_user_reg_350                        |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   120  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_128 |  p8  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   120  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   120  |   183  |
+-----------+--------+--------+--------+
