Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 30 13:51:52 2023
| Host         : DESKTOP-58QM18R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.526        0.000                      0                  426        0.167        0.000                      0                  426        3.000        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.526        0.000                      0                  426        0.167        0.000                      0                  426       19.500        0.000                       0                   240  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.526ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framcounter/Vbitcounter_2/ff_instance_1096/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 1.414ns (13.962%)  route 8.714ns (86.038%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.358     5.924    VGA/C2/Vbitcounter_1/ff_instance_1095_2
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.048 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_4__17/O
                         net (fo=5, routed)           1.424     7.472    framcounter/Vbitcounter_1/ff_instance_1097_1
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.596 r  framcounter/Vbitcounter_1/ff_instance_1095_i_4__0/O
                         net (fo=5, routed)           0.950     8.546    framcounter/Vbitcounter_2/ff_instance_1097_1
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.152     8.698 r  framcounter/Vbitcounter_2/ff_instance_1096_i_1__0/O
                         net (fo=1, routed)           0.475     9.173    framcounter/Vbitcounter_2/out1
    SLICE_X65Y11         FDRE                                         r  framcounter/Vbitcounter_2/ff_instance_1096/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.516    38.521    framcounter/Vbitcounter_2/clk_out
    SLICE_X65Y11         FDRE                                         r  framcounter/Vbitcounter_2/ff_instance_1096/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X65Y11         FDRE (Setup_fdre_C_D)       -0.291    38.699    framcounter/Vbitcounter_2/ff_instance_1096
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                 29.526    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_1/ff_instance_1095/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 1.386ns (13.648%)  route 8.769ns (86.352%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          0.830     6.523    slugGoLR/Vbitcounter_2/ff_instance_1098_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.647 r  slugGoLR/Vbitcounter_2/ff_instance_1095_i_4__15/O
                         net (fo=33, routed)          1.961     8.608    platsize/Vbitcounter_3/Dw045_out
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.732 r  platsize/Vbitcounter_3/ff_instance_1095_i_1__9/O
                         net (fo=5, routed)           0.469     9.201    platsize/Vbitcounter_1/enable_0
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1095/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.441    38.446    platsize/Vbitcounter_1/clk
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1095/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X52Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.746    platsize/Vbitcounter_1/ff_instance_1095
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.545    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_1/ff_instance_1096/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 1.386ns (13.648%)  route 8.769ns (86.352%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          0.830     6.523    slugGoLR/Vbitcounter_2/ff_instance_1098_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.647 r  slugGoLR/Vbitcounter_2/ff_instance_1095_i_4__15/O
                         net (fo=33, routed)          1.961     8.608    platsize/Vbitcounter_3/Dw045_out
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.732 r  platsize/Vbitcounter_3/ff_instance_1095_i_1__9/O
                         net (fo=5, routed)           0.469     9.201    platsize/Vbitcounter_1/enable_0
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1096/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.441    38.446    platsize/Vbitcounter_1/clk
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1096/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X52Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.746    platsize/Vbitcounter_1/ff_instance_1096
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.545    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_1/ff_instance_1097/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 1.386ns (13.648%)  route 8.769ns (86.352%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          0.830     6.523    slugGoLR/Vbitcounter_2/ff_instance_1098_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.647 r  slugGoLR/Vbitcounter_2/ff_instance_1095_i_4__15/O
                         net (fo=33, routed)          1.961     8.608    platsize/Vbitcounter_3/Dw045_out
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.732 r  platsize/Vbitcounter_3/ff_instance_1095_i_1__9/O
                         net (fo=5, routed)           0.469     9.201    platsize/Vbitcounter_1/enable_0
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1097/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.441    38.446    platsize/Vbitcounter_1/clk
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1097/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X52Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.746    platsize/Vbitcounter_1/ff_instance_1097
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.545    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_1/ff_instance_1098/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 1.386ns (13.648%)  route 8.769ns (86.352%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          0.830     6.523    slugGoLR/Vbitcounter_2/ff_instance_1098_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.647 r  slugGoLR/Vbitcounter_2/ff_instance_1095_i_4__15/O
                         net (fo=33, routed)          1.961     8.608    platsize/Vbitcounter_3/Dw045_out
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.732 r  platsize/Vbitcounter_3/ff_instance_1095_i_1__9/O
                         net (fo=5, routed)           0.469     9.201    platsize/Vbitcounter_1/enable_0
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1098/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.441    38.446    platsize/Vbitcounter_1/clk
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1098/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X52Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.746    platsize/Vbitcounter_1/ff_instance_1098
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.545    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_1/ff_instance_1099/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 1.386ns (13.648%)  route 8.769ns (86.352%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          0.830     6.523    slugGoLR/Vbitcounter_2/ff_instance_1098_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.647 r  slugGoLR/Vbitcounter_2/ff_instance_1095_i_4__15/O
                         net (fo=33, routed)          1.961     8.608    platsize/Vbitcounter_3/Dw045_out
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.732 r  platsize/Vbitcounter_3/ff_instance_1095_i_1__9/O
                         net (fo=5, routed)           0.469     9.201    platsize/Vbitcounter_1/enable_0
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1099/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.441    38.446    platsize/Vbitcounter_1/clk
    SLICE_X52Y20         FDRE                                         r  platsize/Vbitcounter_1/ff_instance_1099/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X52Y20         FDRE (Setup_fdre_C_CE)      -0.169    38.746    platsize/Vbitcounter_1/ff_instance_1099
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 29.545    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_2/ff_instance_1099/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 1.386ns (13.709%)  route 8.724ns (86.291%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I1_O)        0.124     2.271 f  VGA/C1/Vbitcounter_3/vgaBlue_OBUF[3]_inst_i_8/O
                         net (fo=3, routed)           1.046     3.316    VGA/C1/Vbitcounter_1/ff_instance_1095_i_10
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.440 f  VGA/C1/Vbitcounter_1/ff_instance_1095_i_12/O
                         net (fo=1, routed)           0.300     3.740    VGA/C1/Vbitcounter_2/ff_instance_1095_i_8__0_2
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.864 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_10/O
                         net (fo=3, routed)           0.578     4.442    VGA/C2/Vbitcounter_1/ff_instance_1095_i_5__9
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.566 f  VGA/C2/Vbitcounter_1/ff_instance_1095_i_8__1/O
                         net (fo=3, routed)           1.003     5.569    slugGoLR/Vbitcounter_2/ff_instance_1096_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.693 f  slugGoLR/Vbitcounter_2/ff_instance_1095_i_3__19/O
                         net (fo=10, routed)          1.532     7.225    platsize/Vbitcounter_1/ff_instance_1097_2
    SLICE_X52Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.349 r  platsize/Vbitcounter_1/ff_instance_1095_i_4__20/O
                         net (fo=5, routed)           0.833     8.181    platsize/Vbitcounter_3/ff_instance_1099_5
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.124     8.305 r  platsize/Vbitcounter_3/ff_instance_1099_i_1__11/O
                         net (fo=1, routed)           0.850     9.155    platsize/Vbitcounter_2/out4
    SLICE_X50Y21         FDRE                                         r  platsize/Vbitcounter_2/ff_instance_1099/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.440    38.445    platsize/Vbitcounter_2/clk
    SLICE_X50Y21         FDRE                                         r  platsize/Vbitcounter_2/ff_instance_1099/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)       -0.054    38.860    platsize/Vbitcounter_2/ff_instance_1099
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/C2/Vbitcounter_3/ff_instance_1096/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 1.756ns (18.161%)  route 7.913ns (81.839%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.152     2.299 f  VGA/C1/Vbitcounter_3/ff_instance_1095_i_6/O
                         net (fo=1, routed)           0.597     2.896    VGA/C1/Vbitcounter_2/ff_instance_1097_11
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.326     3.222 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_3__4/O
                         net (fo=1, routed)           0.823     4.045    VGA/C1/Vbitcounter_3/ff_instance_1097_2
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.153     4.198 r  VGA/C1/Vbitcounter_3/ff_instance_1095_i_1__7/O
                         net (fo=11, routed)          1.751     5.949    VGA/C2/Vbitcounter_1/enable_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.331     6.280 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_4__5/O
                         net (fo=7, routed)           0.890     7.169    VGA/C2/Vbitcounter_2/ff_instance_1097_8
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  VGA/C2/Vbitcounter_2/ff_instance_1095_i_3__3/O
                         net (fo=6, routed)           0.698     7.991    VGA/C2/Vbitcounter_1/ff_instance_1096_3
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.143 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_1__31/O
                         net (fo=5, routed)           0.572     8.715    VGA/C2/Vbitcounter_3/enable
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1096/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.508    38.513    VGA/C2/Vbitcounter_3/clk_out
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1096/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X59Y31         FDRE (Setup_fdre_C_CE)      -0.407    38.575    VGA/C2/Vbitcounter_3/ff_instance_1096
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 29.860    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/C2/Vbitcounter_3/ff_instance_1097/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 1.756ns (18.161%)  route 7.913ns (81.839%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.152     2.299 f  VGA/C1/Vbitcounter_3/ff_instance_1095_i_6/O
                         net (fo=1, routed)           0.597     2.896    VGA/C1/Vbitcounter_2/ff_instance_1097_11
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.326     3.222 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_3__4/O
                         net (fo=1, routed)           0.823     4.045    VGA/C1/Vbitcounter_3/ff_instance_1097_2
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.153     4.198 r  VGA/C1/Vbitcounter_3/ff_instance_1095_i_1__7/O
                         net (fo=11, routed)          1.751     5.949    VGA/C2/Vbitcounter_1/enable_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.331     6.280 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_4__5/O
                         net (fo=7, routed)           0.890     7.169    VGA/C2/Vbitcounter_2/ff_instance_1097_8
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  VGA/C2/Vbitcounter_2/ff_instance_1095_i_3__3/O
                         net (fo=6, routed)           0.698     7.991    VGA/C2/Vbitcounter_1/ff_instance_1096_3
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.143 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_1__31/O
                         net (fo=5, routed)           0.572     8.715    VGA/C2/Vbitcounter_3/enable
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1097/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.508    38.513    VGA/C2/Vbitcounter_3/clk_out
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1097/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X59Y31         FDRE (Setup_fdre_C_CE)      -0.407    38.575    VGA/C2/Vbitcounter_3/ff_instance_1097
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 29.860    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 VGA/C1/Vbitcounter_3/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/C2/Vbitcounter_3/ff_instance_1098/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 1.756ns (18.161%)  route 7.913ns (81.839%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.557    -0.955    VGA/C1/Vbitcounter_3/clk_out
    SLICE_X50Y28         FDRE                                         r  VGA/C1/Vbitcounter_3/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA/C1/Vbitcounter_3/ff_instance_1095/Q
                         net (fo=24, routed)          2.583     2.147    VGA/C1/Vbitcounter_3/ff_instance_1095_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.152     2.299 f  VGA/C1/Vbitcounter_3/ff_instance_1095_i_6/O
                         net (fo=1, routed)           0.597     2.896    VGA/C1/Vbitcounter_2/ff_instance_1097_11
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.326     3.222 r  VGA/C1/Vbitcounter_2/ff_instance_1095_i_3__4/O
                         net (fo=1, routed)           0.823     4.045    VGA/C1/Vbitcounter_3/ff_instance_1097_2
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.153     4.198 r  VGA/C1/Vbitcounter_3/ff_instance_1095_i_1__7/O
                         net (fo=11, routed)          1.751     5.949    VGA/C2/Vbitcounter_1/enable_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.331     6.280 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_4__5/O
                         net (fo=7, routed)           0.890     7.169    VGA/C2/Vbitcounter_2/ff_instance_1097_8
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  VGA/C2/Vbitcounter_2/ff_instance_1095_i_3__3/O
                         net (fo=6, routed)           0.698     7.991    VGA/C2/Vbitcounter_1/ff_instance_1096_3
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.143 r  VGA/C2/Vbitcounter_1/ff_instance_1095_i_1__31/O
                         net (fo=5, routed)           0.572     8.715    VGA/C2/Vbitcounter_3/enable
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1098/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         1.508    38.513    VGA/C2/Vbitcounter_3/clk_out
    SLICE_X59Y31         FDRE                                         r  VGA/C2/Vbitcounter_3/ff_instance_1098/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X59Y31         FDRE (Setup_fdre_C_CE)      -0.407    38.575    VGA/C2/Vbitcounter_3/ff_instance_1098
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 29.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 randoB/ff_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rB[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.587    -0.594    randoB/clk
    SLICE_X63Y30         FDRE                                         r  randoB/ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  randoB/ff_2/Q
                         net (fo=2, routed)           0.129    -0.325    position[2]
    SLICE_X61Y30         FDRE                                         r  rB[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.854    -0.836    clk
    SLICE_X61Y30         FDRE                                         r  rB[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.070    -0.491    rB[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 randoB/ff_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            randoB/ff_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.587    -0.594    randoB/clk
    SLICE_X63Y30         FDRE                                         r  randoB/ff_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  randoB/ff_4/Q
                         net (fo=1, routed)           0.118    -0.336    randoB/ff_4_n_0
    SLICE_X62Y30         FDRE                                         r  randoB/ff_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.856    -0.834    randoB/clk
    SLICE_X62Y30         FDRE                                         r  randoB/ff_5/C
                         clock pessimism              0.252    -0.581    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.075    -0.506    randoB/ff_5
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rando/ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r1[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.158%)  route 0.135ns (48.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.557    -0.624    rando/clk
    SLICE_X48Y20         FDRE                                         r  rando/ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  rando/ff_1/Q
                         net (fo=2, routed)           0.135    -0.349    randowidth[1]
    SLICE_X51Y20         FDRE                                         r  r1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.826    -0.864    clk
    SLICE_X51Y20         FDRE                                         r  r1[1]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.066    -0.523    r1[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 slugGoLR/Vbitcounter_2/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slugGoLR/Vbitcounter_2/ff_instance_1099/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.484%)  route 0.094ns (33.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.582    -0.599    slugGoLR/Vbitcounter_2/clk
    SLICE_X63Y24         FDRE                                         r  slugGoLR/Vbitcounter_2/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  slugGoLR/Vbitcounter_2/ff_instance_1096/Q
                         net (fo=9, routed)           0.094    -0.365    slugGoLR/Vbitcounter_2/ff_instance_1096_0[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  slugGoLR/Vbitcounter_2/ff_instance_1099_i_1__26/O
                         net (fo=1, routed)           0.000    -0.320    slugGoLR/Vbitcounter_2/out4
    SLICE_X62Y24         FDRE                                         r  slugGoLR/Vbitcounter_2/ff_instance_1099/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.850    -0.840    slugGoLR/Vbitcounter_2/clk
    SLICE_X62Y24         FDRE                                         r  slugGoLR/Vbitcounter_2/ff_instance_1099/C
                         clock pessimism              0.253    -0.586    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092    -0.494    slugGoLR/Vbitcounter_2/ff_instance_1099
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rando3/ff_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rando3/ff_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.562    -0.619    rando3/clk
    SLICE_X57Y17         FDRE                                         r  rando3/ff_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rando3/ff_4/Q
                         net (fo=1, routed)           0.116    -0.362    rando3/ff_4_n_0
    SLICE_X56Y17         FDRE                                         r  rando3/ff_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.829    -0.861    rando3/clk
    SLICE_X56Y17         FDRE                                         r  rando3/ff_5/C
                         clock pessimism              0.254    -0.606    
    SLICE_X56Y17         FDRE (Hold_fdre_C_D)         0.060    -0.546    rando3/ff_5
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 platsize/Vbitcounter_3/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            platsize/Vbitcounter_3/ff_instance_1097/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.556    -0.625    platsize/Vbitcounter_3/clk
    SLICE_X48Y21         FDRE                                         r  platsize/Vbitcounter_3/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  platsize/Vbitcounter_3/ff_instance_1096/Q
                         net (fo=16, routed)          0.111    -0.373    platsize/Vbitcounter_3/DI[1]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  platsize/Vbitcounter_3/ff_instance_1097_i_1__13/O
                         net (fo=1, routed)           0.000    -0.328    platsize/Vbitcounter_3/out2
    SLICE_X49Y21         FDRE                                         r  platsize/Vbitcounter_3/ff_instance_1097/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.824    -0.866    platsize/Vbitcounter_3/clk
    SLICE_X49Y21         FDRE                                         r  platsize/Vbitcounter_3/ff_instance_1097/C
                         clock pessimism              0.253    -0.612    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.092    -0.520    platsize/Vbitcounter_3/ff_instance_1097
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rando2/ff_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rando2/ff_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.560    -0.621    rando2/clk
    SLICE_X53Y17         FDRE                                         r  rando2/ff_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rando2/ff_5/Q
                         net (fo=2, routed)           0.128    -0.353    rando2/ff_5_n_0
    SLICE_X52Y17         FDRE                                         r  rando2/ff_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.829    -0.861    rando2/clk
    SLICE_X52Y17         FDRE                                         r  rando2/ff_6/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.063    -0.545    rando2/ff_6
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rando2/ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rando2/ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.560    -0.621    rando2/clk
    SLICE_X53Y17         FDRE                                         r  rando2/ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rando2/ff_1/Q
                         net (fo=2, routed)           0.128    -0.352    rando2/D[1]
    SLICE_X52Y17         FDRE                                         r  rando2/ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.829    -0.861    rando2/clk
    SLICE_X52Y17         FDRE                                         r  rando2/ff_2/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.060    -0.548    rando2/ff_2
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA/C2/Vbitcounter_2/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/C2/Vbitcounter_2/ff_instance_1096/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.587    -0.594    VGA/C2/Vbitcounter_2/clk_out
    SLICE_X61Y31         FDRE                                         r  VGA/C2/Vbitcounter_2/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA/C2/Vbitcounter_2/ff_instance_1095/Q
                         net (fo=21, routed)          0.145    -0.309    VGA/C2/Vbitcounter_2/ff_instance_1095_0
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  VGA/C2/Vbitcounter_2/ff_instance_1096_i_1__8/O
                         net (fo=1, routed)           0.000    -0.264    VGA/C2/Vbitcounter_2/out1
    SLICE_X60Y31         FDRE                                         r  VGA/C2/Vbitcounter_2/ff_instance_1096/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.855    -0.835    VGA/C2/Vbitcounter_2/clk_out
    SLICE_X60Y31         FDRE                                         r  VGA/C2/Vbitcounter_2/ff_instance_1096/C
                         clock pessimism              0.253    -0.581    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.120    -0.461    VGA/C2/Vbitcounter_2/ff_instance_1096
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 slugPoint/Vbitcounter_1/ff_instance_1095/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slugPoint/Vbitcounter_1/ff_instance_1098/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.268%)  route 0.130ns (40.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.586    -0.595    slugPoint/Vbitcounter_1/clk
    SLICE_X62Y20         FDRE                                         r  slugPoint/Vbitcounter_1/ff_instance_1095/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  slugPoint/Vbitcounter_1/ff_instance_1095/Q
                         net (fo=7, routed)           0.130    -0.324    slugPoint/Vbitcounter_1/ff_instance_1095_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I4_O)        0.048    -0.276 r  slugPoint/Vbitcounter_1/ff_instance_1098_i_1__31/O
                         net (fo=1, routed)           0.000    -0.276    slugPoint/Vbitcounter_1/out3
    SLICE_X63Y20         FDRE                                         r  slugPoint/Vbitcounter_1/ff_instance_1098/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=238, routed)         0.855    -0.835    slugPoint/Vbitcounter_1/clk
    SLICE_X63Y20         FDRE                                         r  slugPoint/Vbitcounter_1/ff_instance_1098/C
                         clock pessimism              0.252    -0.582    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.107    -0.475    slugPoint/Vbitcounter_1/ff_instance_1098
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1095/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1096/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1097/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1098/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y26     VGA/C1/Vbitcounter_1/ff_instance_1099/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y31     VGA/C2/Vbitcounter_2/ff_instance_1095/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y32     bugGo/Vbitcounter_3/ff_instance_1095/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y32     bugGo/Vbitcounter_3/ff_instance_1096/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y35     not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y35     not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y35     not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y35     not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y34     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y34     not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1095/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1096/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1097/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1098/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1095/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1095/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1096/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1096/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1097/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1097/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1098/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y26     VGA/C1/Vbitcounter_1/ff_instance_1098/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     VGA/C1/Vbitcounter_1/ff_instance_1099/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26     VGA/C1/Vbitcounter_1/ff_instance_1099/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



