#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027c4b50 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -13;
P_00000000027f9c00 .param/l "DMEMSIZE" 1 2 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
P_00000000027f9c38 .param/l "IMEMSIZE" 1 2 4, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v00000000028ee1b0_0 .net "branch", 0 0, v0000000002880610_0;  1 drivers
v00000000028ef010_0 .var "clk", 0 0;
v00000000028ef5b0_0 .var "count", 7 0;
v00000000028f0050_0 .net "dmem_read_address", 31 0, L_00000000029497c0;  1 drivers
v00000000028ee610_0 .net "dmem_read_data", 31 0, v0000000002880bb0_0;  1 drivers
v00000000028ee7f0_0 .net "dmem_read_ready", 0 0, L_000000000287a680;  1 drivers
L_00000000028f0178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028ee2f0_0 .net "dmem_read_valid", 0 0, L_00000000028f0178;  1 drivers
v00000000028efc90_0 .net "dmem_write_address", 31 0, v00000000028e6010_0;  1 drivers
v00000000028efdd0_0 .net "dmem_write_byte", 3 0, L_000000000287a840;  1 drivers
v00000000028effb0_0 .net "dmem_write_data", 31 0, L_000000000287a7d0;  1 drivers
o000000000288fc48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028efe70_0 .net "dmem_write_ready", 0 0, o000000000288fc48;  0 drivers
L_00000000028f01c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028ef3d0_0 .net "dmem_write_valid", 0 0, L_00000000028f01c0;  1 drivers
v00000000028ee570_0 .net "exception", 0 0, v0000000002881330_0;  1 drivers
v00000000028eecf0_0 .net "inst_fetch_pc", 31 0, v0000000002880a70_0;  1 drivers
v00000000028ef830_0 .net "inst_mem_address", 31 0, L_000000000287a370;  1 drivers
v00000000028ef510_0 .net "inst_mem_is_ready", 0 0, L_000000000287a1b0;  1 drivers
L_00000000028f0208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028eea70_0 .net "inst_mem_is_valid", 0 0, L_00000000028f0208;  1 drivers
v00000000028eeb10_0 .net "inst_mem_read_data", 31 0, v0000000002856500_0;  1 drivers
v00000000028ef470_0 .net "mem_write", 0 0, v0000000002881790_0;  1 drivers
v00000000028eebb0_0 .var "next_pc", 31 0;
v00000000028eee30_0 .var "reset", 0 0;
v00000000028ef290_0 .var "stall", 0 0;
v00000000028ef0b0_0 .net "stall_read", 0 0, v0000000002880750_0;  1 drivers
L_00000000028ef650 .part v00000000028e6010_0, 2, 30;
L_00000000028ef6f0 .part L_00000000029497c0, 2, 30;
L_0000000002949400 .part v0000000002880a70_0, 2, 30;
S_00000000027c5d20 .scope module, "IF_ID" "IF_ID" 2 138, 3 6 0, S_00000000027c4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 1 "exception";
    .port_info 4 /INPUT 1 "inst_mem_is_valid";
    .port_info 5 /INPUT 32 "inst_mem_read_data";
    .port_info 6 /OUTPUT 1 "inst_mem_is_ready";
    .port_info 7 /OUTPUT 32 "inst_mem_address";
    .port_info 8 /OUTPUT 1 "stall_read";
    .port_info 9 /OUTPUT 32 "inst_fetch_pc";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "mem_write";
P_000000000288eb70 .param/l "ADD" 1 4 46, C4<000>;
P_000000000288eba8 .param/l "AND" 1 4 53, C4<111>;
P_000000000288ebe0 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_000000000288ec18 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_000000000288ec50 .param/l "BEQ" 1 4 26, C4<000>;
P_000000000288ec88 .param/l "BGE" 1 4 29, C4<101>;
P_000000000288ecc0 .param/l "BGEU" 1 4 31, C4<111>;
P_000000000288ecf8 .param/l "BLT" 1 4 28, C4<100>;
P_000000000288ed30 .param/l "BLTU" 1 4 30, C4<110>;
P_000000000288ed68 .param/l "BNE" 1 4 27, C4<001>;
P_000000000288eda0 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_000000000288edd8 .param/l "JAL" 1 4 15, C4<1101111>;
P_000000000288ee10 .param/l "JALR" 1 4 16, C4<1100111>;
P_000000000288ee48 .param/l "LB" 1 4 34, C4<000>;
P_000000000288ee80 .param/l "LBU" 1 4 37, C4<100>;
P_000000000288eeb8 .param/l "LH" 1 4 35, C4<001>;
P_000000000288eef0 .param/l "LHU" 1 4 38, C4<101>;
P_000000000288ef28 .param/l "LOAD" 1 4 18, C4<0000011>;
P_000000000288ef60 .param/l "LUI" 1 4 14, C4<0110111>;
P_000000000288ef98 .param/l "LW" 1 4 36, C4<010>;
P_000000000288efd0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_000000000288f008 .param/l "OR" 1 4 52, C4<110>;
P_000000000288f040 .param/l "RESET" 0 3 8, C4<00000000000000000000000000000000>;
P_000000000288f078 .param/l "SB" 1 4 41, C4<000>;
P_000000000288f0b0 .param/l "SH" 1 4 42, C4<001>;
P_000000000288f0e8 .param/l "SLL" 1 4 47, C4<001>;
P_000000000288f120 .param/l "SLT" 1 4 48, C4<010>;
P_000000000288f158 .param/l "SLTU" 1 4 49, C4<011>;
P_000000000288f190 .param/l "SR" 1 4 51, C4<101>;
P_000000000288f1c8 .param/l "STORE" 1 4 19, C4<0100011>;
P_000000000288f200 .param/l "SW" 1 4 43, C4<010>;
P_000000000288f238 .param/l "XOR" 1 4 50, C4<100>;
L_00000000028f0370 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000000002881290_0 .net/2u *"_s0", 31 0, L_00000000028f0370;  1 drivers
v0000000002880930_0 .var "alu", 0 0;
v0000000002881fb0_0 .var "alu_operation", 2 0;
v00000000028810b0_0 .var "arithsubtype", 0 0;
v0000000002880610_0 .var "branch", 0 0;
v0000000002881d30_0 .net "clk", 0 0, v00000000028ef010_0;  1 drivers
v0000000002880890_0 .var "dest_reg_sel", 4 0;
v0000000002881330_0 .var "exception", 0 0;
v0000000002882050_0 .var "execute_immediate", 31 0;
v0000000002882190_0 .var "flush", 0 0;
v0000000002881ab0_0 .var "illegal_inst", 0 0;
v0000000002880cf0_0 .var "immediate", 31 0;
v00000000028818d0_0 .var "immediate_sel", 0 0;
v0000000002880a70_0 .var "inst_fetch_pc", 31 0;
v0000000002880d90_0 .net "inst_fetch_stall", 0 0, L_0000000002949ea0;  1 drivers
v0000000002881b50_0 .net "inst_mem_address", 31 0, L_000000000287a370;  alias, 1 drivers
v0000000002882230_0 .net "inst_mem_is_ready", 0 0, L_000000000287a1b0;  alias, 1 drivers
v00000000028822d0_0 .net "inst_mem_is_valid", 0 0, L_00000000028f0208;  alias, 1 drivers
v00000000028816f0_0 .net "inst_mem_read_data", 31 0, v0000000002856500_0;  alias, 1 drivers
v0000000002882370_0 .net "instruction", 31 0, L_0000000002949d60;  1 drivers
v0000000002881bf0_0 .var "jal", 0 0;
v0000000002880f70_0 .var "jalr", 0 0;
v0000000002880e30_0 .var "lui", 0 0;
v0000000002881650_0 .var "mem_to_reg", 0 0;
v0000000002881790_0 .var "mem_write", 0 0;
v0000000002881c90_0 .var "pc", 31 0;
v00000000028811f0_0 .net "reset", 0 0, v00000000028eee30_0;  1 drivers
v0000000002881010_0 .var "src1_select", 4 0;
v0000000002880570_0 .var "src2_select", 4 0;
v00000000028806b0_0 .net "stall", 0 0, v00000000028ef290_0;  1 drivers
v0000000002880750_0 .var "stall_read", 0 0;
E_0000000002864200/0 .event negedge, v00000000028811f0_0;
E_0000000002864200/1 .event posedge, v0000000002881d30_0;
E_0000000002864200 .event/or E_0000000002864200/0, E_0000000002864200/1;
E_0000000002863ac0 .event edge, v0000000002882370_0;
L_0000000002949d60 .functor MUXZ 32, v0000000002856500_0, L_00000000028f0370, v0000000002882190_0, C4<>;
L_0000000002949ea0 .reduce/nor L_00000000028f0208;
S_00000000027c67d0 .scope module, "dmem" "memory" 2 99, 5 1 0, S_00000000027c4b50;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_00000000001ecf00 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_00000000001ecf38 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/dmem.hex";
P_00000000001ecf70 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000002881830_0 .net "clk", 0 0, v00000000028ef010_0;  alias, 1 drivers
v0000000002880ed0_0 .var/i "i", 31 0;
v0000000002880b10 .array "memory", 0 32767, 31 0;
v00000000028813d0_0 .net "read_addr", 14 0, L_00000000028eef70;  1 drivers
v0000000002881470_0 .net "read_address", 31 2, L_00000000028ef6f0;  1 drivers
v0000000002880bb0_0 .var "read_data", 31 0;
v0000000002881970_0 .net "read_ready", 0 0, L_000000000287a680;  alias, 1 drivers
v0000000002881a10_0 .net "write_addr", 14 0, L_00000000028ef150;  1 drivers
v0000000002880c50_0 .net "write_address", 31 2, L_00000000028ef650;  1 drivers
v0000000002881e70_0 .net "write_byte", 3 0, L_000000000287a840;  alias, 1 drivers
v0000000002855ce0_0 .net "write_data", 31 0, L_000000000287a7d0;  alias, 1 drivers
v00000000028557e0_0 .net "write_ready", 0 0, o000000000288fc48;  alias, 0 drivers
E_0000000002865dc0 .event posedge, v0000000002881d30_0;
L_00000000028eef70 .part L_00000000028ef6f0, 0, 15;
L_00000000028ef150 .part L_00000000028ef650, 0, 15;
S_000000000281c1f0 .scope module, "execute" "execute" 2 156, 6 7 0, S_00000000027c4b50;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inst_fetch_stall";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "stall_read";
    .port_info 6 /INPUT 1 "immediate_sel";
    .port_info 7 /INPUT 32 "immediate";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "jal";
    .port_info 10 /INPUT 1 "jalr";
    .port_info 11 /INPUT 1 "lui";
    .port_info 12 /INPUT 1 "alu";
    .port_info 13 /INPUT 3 "alu_operation";
    .port_info 14 /INPUT 1 "arithsubtype";
    .port_info 15 /INPUT 32 "pc";
    .port_info 16 /INPUT 1 "dmem_read_valid";
    .port_info 17 /INPUT 5 "dest_reg_sel";
P_00000000028e5310 .param/l "ADD" 1 4 46, C4<000>;
P_00000000028e5348 .param/l "AND" 1 4 53, C4<111>;
P_00000000028e5380 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_00000000028e53b8 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_00000000028e53f0 .param/l "BEQ" 1 4 26, C4<000>;
P_00000000028e5428 .param/l "BGE" 1 4 29, C4<101>;
P_00000000028e5460 .param/l "BGEU" 1 4 31, C4<111>;
P_00000000028e5498 .param/l "BLT" 1 4 28, C4<100>;
P_00000000028e54d0 .param/l "BLTU" 1 4 30, C4<110>;
P_00000000028e5508 .param/l "BNE" 1 4 27, C4<001>;
P_00000000028e5540 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_00000000028e5578 .param/l "JAL" 1 4 15, C4<1101111>;
P_00000000028e55b0 .param/l "JALR" 1 4 16, C4<1100111>;
P_00000000028e55e8 .param/l "LB" 1 4 34, C4<000>;
P_00000000028e5620 .param/l "LBU" 1 4 37, C4<100>;
P_00000000028e5658 .param/l "LH" 1 4 35, C4<001>;
P_00000000028e5690 .param/l "LHU" 1 4 38, C4<101>;
P_00000000028e56c8 .param/l "LOAD" 1 4 18, C4<0000011>;
P_00000000028e5700 .param/l "LUI" 1 4 14, C4<0110111>;
P_00000000028e5738 .param/l "LW" 1 4 36, C4<010>;
P_00000000028e5770 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_00000000028e57a8 .param/l "OR" 1 4 52, C4<110>;
P_00000000028e57e0 .param/l "RESET" 0 6 9, C4<00000000000000000000000000000000>;
P_00000000028e5818 .param/l "SB" 1 4 41, C4<000>;
P_00000000028e5850 .param/l "SH" 1 4 42, C4<001>;
P_00000000028e5888 .param/l "SLL" 1 4 47, C4<001>;
P_00000000028e58c0 .param/l "SLT" 1 4 48, C4<010>;
P_00000000028e58f8 .param/l "SLTU" 1 4 49, C4<011>;
P_00000000028e5930 .param/l "SR" 1 4 51, C4<101>;
P_00000000028e5968 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000028e59a0 .param/l "SW" 1 4 43, C4<010>;
P_00000000028e59d8 .param/l "XOR" 1 4 50, C4<100>;
L_000000000287a8b0 .functor AND 1, v0000000002881650_0, L_0000000002949c20, C4<1>, C4<1>;
L_000000000287a300 .functor OR 1, L_0000000002949ea0, L_000000000287a8b0, C4<0>, C4<0>;
L_000000000287a4c0 .functor BUFZ 32, L_0000000002948280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000287a0d0 .functor OR 1, v00000000028e6790_0, v00000000028e7690_0, C4<0>, C4<0>;
v0000000002855880_0 .net *"_s1", 0 0, L_0000000002949c20;  1 drivers
v0000000002856dc0_0 .net *"_s11", 0 0, L_0000000002948aa0;  1 drivers
v0000000002856be0_0 .net *"_s12", 32 0, L_0000000002948e60;  1 drivers
v0000000002856640_0 .net *"_s15", 0 0, L_00000000029488c0;  1 drivers
v00000000028566e0_0 .net *"_s16", 32 0, L_0000000002948f00;  1 drivers
v0000000002856d20_0 .net *"_s2", 0 0, L_000000000287a8b0;  1 drivers
L_00000000028f03b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002856fa0_0 .net/2u *"_s20", 0 0, L_00000000028f03b8;  1 drivers
v00000000027b56b0_0 .net *"_s22", 32 0, L_0000000002948b40;  1 drivers
L_00000000028f0400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028e6bf0_0 .net/2u *"_s24", 0 0, L_00000000028f0400;  1 drivers
v00000000028e6150_0 .net *"_s26", 32 0, L_00000000029481e0;  1 drivers
v00000000028e7910_0 .net "alu", 0 0, v0000000002880930_0;  1 drivers
v00000000028e6ab0_0 .net "alu_operand1", 31 0, L_000000000287a4c0;  1 drivers
v00000000028e6830_0 .net "alu_operand2", 31 0, L_0000000002948dc0;  1 drivers
v00000000028e7230_0 .net "alu_operation", 2 0, v0000000002881fb0_0;  1 drivers
v00000000028e5c50_0 .net "arithsubtype", 0 0, v00000000028810b0_0;  1 drivers
v00000000028e6d30_0 .net "branch", 0 0, v0000000002880610_0;  alias, 1 drivers
v00000000028e7050_0 .net "branch_stall", 0 0, L_000000000287a0d0;  1 drivers
v00000000028e61f0_0 .var "branch_taken", 0 0;
v00000000028e6e70_0 .net "clk", 0 0, v00000000028ef010_0;  alias, 1 drivers
v00000000028e7870_0 .net "dest_reg_sel", 4 0, v0000000002880890_0;  1 drivers
v00000000028e66f0_0 .net "dmem_read_valid", 0 0, L_00000000028f0178;  alias, 1 drivers
v00000000028e7410_0 .var "fetch_pc", 31 0;
v00000000028e7190_0 .net "immediate", 31 0, v0000000002880cf0_0;  1 drivers
v00000000028e6290_0 .net "immediate_sel", 0 0, v00000000028818d0_0;  1 drivers
v00000000028e72d0_0 .net "inst_fetch_stall", 0 0, L_0000000002949ea0;  alias, 1 drivers
v00000000028e74b0_0 .net "jal", 0 0, v0000000002881bf0_0;  1 drivers
v00000000028e70f0_0 .net "jalr", 0 0, v0000000002880f70_0;  1 drivers
v00000000028e5e30_0 .net "lui", 0 0, v0000000002880e30_0;  1 drivers
v00000000028e6b50_0 .net "mem_to_reg", 0 0, v0000000002881650_0;  1 drivers
v00000000028e5f70_0 .net "mem_write", 0 0, v0000000002881790_0;  alias, 1 drivers
v00000000028e6c90_0 .var "next_pc", 31 0;
v00000000028e6330_0 .net "pc", 31 0, v0000000002881c90_0;  1 drivers
o0000000002890128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028e5b10_0 .net "reg_rdata2", 31 0, o0000000002890128;  0 drivers
v00000000028e5ed0_0 .net "reset", 0 0, v00000000028eee30_0;  alias, 1 drivers
v00000000028e77d0_0 .var "result", 31 0;
v00000000028e7370_0 .net "result_subs", 32 0, L_00000000029485a0;  1 drivers
v00000000028e5a70_0 .net "result_subu", 32 0, L_0000000002949cc0;  1 drivers
v00000000028e7550_0 .net "stall", 0 0, L_000000000287a300;  1 drivers
v00000000028e6650_0 .net "stall_read", 0 0, v0000000002880750_0;  alias, 1 drivers
v00000000028e7730_0 .var "wb_alu_operation", 2 0;
v00000000028e75f0_0 .var "wb_alu_to_reg", 0 0;
v00000000028e7690_0 .var "wb_branch", 0 0;
v00000000028e6790_0 .var "wb_branch_nxt", 0 0;
v00000000028e5bb0_0 .var "wb_dest_reg_sel", 4 0;
v00000000028e5cf0_0 .var "wb_mem_to_reg", 0 0;
v00000000028e5d90_0 .var "wb_mem_write", 0 0;
v00000000028e6dd0_0 .var "wb_read_address", 1 0;
v00000000028e6f10_0 .var "wb_result", 31 0;
v00000000028e6010_0 .var "wb_write_address", 31 0;
v00000000028e60b0_0 .var "wb_write_byte", 3 0;
v00000000028e63d0_0 .var "wb_write_data", 31 0;
v00000000028e6fb0_0 .net "write_address", 31 0, L_0000000002948be0;  1 drivers
E_0000000002866180/0 .event edge, v00000000028e6830_0, v0000000002881790_0, v0000000002881c90_0, v0000000002881bf0_0;
E_0000000002866180/1 .event edge, v0000000002880f70_0, v0000000002880cf0_0, v0000000002880e30_0, v0000000002881fb0_0;
E_0000000002866180/2 .event edge, v00000000028810b0_0, v00000000028e6ab0_0, v00000000028e7370_0, v00000000028e5a70_0;
E_0000000002866180/3 .event edge, v0000000002880930_0;
E_0000000002866180 .event/or E_0000000002866180/0, E_0000000002866180/1, E_0000000002866180/2, E_0000000002866180/3;
E_0000000002865680/0 .event edge, v00000000028e7410_0, v00000000028e7050_0, v0000000002881c90_0, v0000000002880cf0_0;
E_0000000002865680/1 .event edge, v0000000002881bf0_0, v00000000028e6ab0_0, v0000000002880f70_0, v0000000002881fb0_0;
E_0000000002865680/2 .event edge, v00000000028e7370_0, v00000000028e5a70_0, v0000000002880610_0;
E_0000000002865680 .event/or E_0000000002865680/0, E_0000000002865680/1, E_0000000002865680/2;
L_0000000002949c20 .reduce/nor L_00000000028f0178;
L_0000000002948dc0 .functor MUXZ 32, o0000000002890128, v0000000002880cf0_0, v00000000028818d0_0, C4<>;
L_0000000002948aa0 .part L_000000000287a4c0, 31, 1;
L_0000000002948e60 .concat [ 32 1 0 0], L_000000000287a4c0, L_0000000002948aa0;
L_00000000029488c0 .part L_0000000002948dc0, 31, 1;
L_0000000002948f00 .concat [ 32 1 0 0], L_0000000002948dc0, L_00000000029488c0;
L_00000000029485a0 .arith/sub 33, L_0000000002948e60, L_0000000002948f00;
L_0000000002948b40 .concat [ 32 1 0 0], L_000000000287a4c0, L_00000000028f03b8;
L_00000000029481e0 .concat [ 32 1 0 0], L_0000000002948dc0, L_00000000028f0400;
L_0000000002949cc0 .arith/sub 33, L_0000000002948b40, L_00000000029481e0;
L_0000000002948be0 .arith/sum 32, L_000000000287a4c0, v0000000002880cf0_0;
L_00000000029497c0 .arith/sum 32, L_000000000287a4c0, v0000000002880cf0_0;
S_000000000282d460 .scope module, "inst_mem" "memory" 2 122, 5 1 0, S_00000000027c4b50;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_00000000027c6960 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_00000000027c6998 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/imem.hex";
P_00000000027c69d0 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v00000000028e68d0_0 .net "clk", 0 0, v00000000028ef010_0;  alias, 1 drivers
v00000000028e6510_0 .var/i "i", 31 0;
v00000000028e65b0 .array "memory", 0 32767, 31 0;
v00000000028e6970_0 .net "read_addr", 14 0, L_00000000028ef790;  1 drivers
v00000000028e6a10_0 .net "read_address", 31 2, L_0000000002949400;  1 drivers
v0000000002856500_0 .var "read_data", 31 0;
v00000000028e7ee0_0 .net "read_ready", 0 0, L_000000000287a1b0;  alias, 1 drivers
v00000000028e87a0_0 .net "write_addr", 14 0, L_00000000028ef970;  1 drivers
L_00000000028f0298 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028e7a80_0 .net "write_address", 31 2, L_00000000028f0298;  1 drivers
L_00000000028f0328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000028e8980_0 .net "write_byte", 3 0, L_00000000028f0328;  1 drivers
L_00000000028f02e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028e96a0_0 .net "write_data", 31 0, L_00000000028f02e0;  1 drivers
L_00000000028f0250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028e8d40_0 .net "write_ready", 0 0, L_00000000028f0250;  1 drivers
L_00000000028ef790 .part L_0000000002949400, 0, 15;
L_00000000028ef970 .part L_00000000028f0298, 0, 15;
S_00000000027dc2e0 .scope module, "wb" "wb" 2 180, 7 4 0, S_00000000027c4b50;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "wb_read_address";
    .port_info 3 /INPUT 1 "wb_branch";
    .port_info 4 /INPUT 5 "src1_select";
    .port_info 5 /INPUT 5 "src2_select";
    .port_info 6 /INPUT 1 "wb_alu_to_reg";
    .port_info 7 /INPUT 5 "wb_dest_reg_sel";
    .port_info 8 /INPUT 32 "wb_result";
    .port_info 9 /INPUT 1 "wb_mem_to_reg";
    .port_info 10 /INPUT 3 "wb_alu_operation";
    .port_info 11 /OUTPUT 1 "dmem_write_ready";
    .port_info 12 /OUTPUT 1 "dmem_read_ready";
    .port_info 13 /INPUT 32 "dmem_read_data";
    .port_info 14 /INPUT 1 "dmem_write_valid";
    .port_info 15 /INPUT 1 "dmem_read_valid";
    .port_info 16 /OUTPUT 32 "dmem_write_address";
    .port_info 17 /OUTPUT 32 "dmem_read_address";
    .port_info 18 /OUTPUT 32 "dmem_write_data";
    .port_info 19 /OUTPUT 4 "dmem_write_byte";
P_00000000028e9a40 .param/l "ADD" 1 4 46, C4<000>;
P_00000000028e9a78 .param/l "AND" 1 4 53, C4<111>;
P_00000000028e9ab0 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_00000000028e9ae8 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_00000000028e9b20 .param/l "BEQ" 1 4 26, C4<000>;
P_00000000028e9b58 .param/l "BGE" 1 4 29, C4<101>;
P_00000000028e9b90 .param/l "BGEU" 1 4 31, C4<111>;
P_00000000028e9bc8 .param/l "BLT" 1 4 28, C4<100>;
P_00000000028e9c00 .param/l "BLTU" 1 4 30, C4<110>;
P_00000000028e9c38 .param/l "BNE" 1 4 27, C4<001>;
P_00000000028e9c70 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_00000000028e9ca8 .param/l "JAL" 1 4 15, C4<1101111>;
P_00000000028e9ce0 .param/l "JALR" 1 4 16, C4<1100111>;
P_00000000028e9d18 .param/l "LB" 1 4 34, C4<000>;
P_00000000028e9d50 .param/l "LBU" 1 4 37, C4<100>;
P_00000000028e9d88 .param/l "LH" 1 4 35, C4<001>;
P_00000000028e9dc0 .param/l "LHU" 1 4 38, C4<101>;
P_00000000028e9df8 .param/l "LOAD" 1 4 18, C4<0000011>;
P_00000000028e9e30 .param/l "LUI" 1 4 14, C4<0110111>;
P_00000000028e9e68 .param/l "LW" 1 4 36, C4<010>;
P_00000000028e9ea0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_00000000028e9ed8 .param/l "OR" 1 4 52, C4<110>;
P_00000000028e9f10 .param/l "RESET" 0 7 5, C4<00000000000000000000000000000000>;
P_00000000028e9f48 .param/l "SB" 1 4 41, C4<000>;
P_00000000028e9f80 .param/l "SH" 1 4 42, C4<001>;
P_00000000028e9fb8 .param/l "SLL" 1 4 47, C4<001>;
P_00000000028e9ff0 .param/l "SLT" 1 4 48, C4<010>;
P_00000000028ea028 .param/l "SLTU" 1 4 49, C4<011>;
P_00000000028ea060 .param/l "SR" 1 4 51, C4<101>;
P_00000000028ea098 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000028ea0d0 .param/l "SW" 1 4 43, C4<010>;
P_00000000028ea108 .param/l "XOR" 1 4 50, C4<100>;
L_000000000287a370 .functor BUFZ 32, v00000000028e7410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000287a1b0 .functor AND 1, L_0000000002948640, L_0000000002949b80, C4<1>, C4<1>;
L_000000000287adf0 .functor AND 1, v00000000028e5cf0_0, L_0000000002949fe0, C4<1>, C4<1>;
L_000000000287a060 .functor OR 1, L_000000000287a300, L_000000000287adf0, C4<0>, C4<0>;
L_000000000287a3e0 .functor OR 1, v00000000028ef8d0_0, v00000000028eec50_0, C4<0>, C4<0>;
L_000000000287a680 .functor BUFZ 1, v0000000002881650_0, C4<0>, C4<0>, C4<0>;
L_000000000287a7d0 .functor BUFZ 32, v00000000028e63d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000287a840 .functor BUFZ 4, v00000000028e60b0_0, C4<0000>, C4<0000>, C4<0000>;
L_000000000287aa00 .functor AND 1, L_0000000002949e00, v00000000028e75f0_0, C4<1>, C4<1>;
L_00000000027e1840 .functor AND 1, L_000000000287aa00, L_00000000029486e0, C4<1>, C4<1>;
L_00000000027e0e30 .functor AND 1, L_0000000002948d20, v00000000028e75f0_0, C4<1>, C4<1>;
L_00000000027e18b0 .functor AND 1, L_00000000027e0e30, L_0000000002948fa0, C4<1>, C4<1>;
L_00000000027e1680 .functor AND 1, L_0000000002948a00, v00000000028e75f0_0, C4<1>, C4<1>;
L_00000000027e1220 .functor AND 1, L_00000000027e1680, L_0000000002949360, C4<1>, C4<1>;
v00000000028e94c0_0 .net *"_s10", 0 0, L_000000000287adf0;  1 drivers
v00000000028e9560_0 .net *"_s25", 0 0, L_0000000002949e00;  1 drivers
v00000000028e9380_0 .net *"_s26", 0 0, L_000000000287aa00;  1 drivers
v00000000028e9100_0 .net *"_s28", 0 0, L_00000000029486e0;  1 drivers
v00000000028e8a20_0 .net *"_s3", 0 0, L_0000000002948640;  1 drivers
L_00000000028f0448 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000028e8ac0_0 .net/2u *"_s32", 4 0, L_00000000028f0448;  1 drivers
v00000000028e9600_0 .net *"_s34", 0 0, L_0000000002948780;  1 drivers
L_00000000028f0490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028e9240_0 .net/2u *"_s36", 31 0, L_00000000028f0490;  1 drivers
v00000000028e9740_0 .net *"_s39", 0 0, L_0000000002948d20;  1 drivers
v00000000028e8de0_0 .net *"_s40", 0 0, L_00000000027e0e30;  1 drivers
v00000000028e8e80_0 .net *"_s42", 0 0, L_0000000002948fa0;  1 drivers
v00000000028e7b20_0 .net *"_s44", 0 0, L_00000000027e18b0;  1 drivers
v00000000028e7bc0_0 .net *"_s46", 31 0, L_0000000002949900;  1 drivers
v00000000028e88e0_0 .net *"_s48", 31 0, L_0000000002948960;  1 drivers
v00000000028e97e0_0 .net *"_s5", 0 0, L_0000000002949b80;  1 drivers
v00000000028e8f20_0 .net *"_s50", 6 0, L_0000000002949040;  1 drivers
L_00000000028f04d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028e9920_0 .net *"_s53", 1 0, L_00000000028f04d8;  1 drivers
L_00000000028f0520 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000000028e92e0_0 .net/2u *"_s54", 6 0, L_00000000028f0520;  1 drivers
v00000000028e8fc0_0 .net *"_s56", 6 0, L_0000000002949a40;  1 drivers
v00000000028e8b60_0 .net *"_s58", 31 0, L_0000000002948c80;  1 drivers
L_00000000028f0568 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000028e80c0_0 .net/2u *"_s62", 4 0, L_00000000028f0568;  1 drivers
v00000000028e8c00_0 .net *"_s64", 0 0, L_0000000002948820;  1 drivers
L_00000000028f05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028e85c0_0 .net/2u *"_s66", 31 0, L_00000000028f05b0;  1 drivers
v00000000028e83e0_0 .net *"_s69", 0 0, L_0000000002948a00;  1 drivers
v00000000028e8840_0 .net *"_s70", 0 0, L_00000000027e1680;  1 drivers
v00000000028e91a0_0 .net *"_s72", 0 0, L_0000000002949360;  1 drivers
v00000000028e9880_0 .net *"_s74", 0 0, L_00000000027e1220;  1 drivers
v00000000028e7e40_0 .net *"_s76", 31 0, L_00000000029483c0;  1 drivers
v00000000028e8ca0_0 .net *"_s78", 31 0, L_000000000294a080;  1 drivers
v00000000028e9060_0 .net *"_s80", 6 0, L_00000000029490e0;  1 drivers
L_00000000028f05f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028e7f80_0 .net *"_s83", 1 0, L_00000000028f05f8;  1 drivers
L_00000000028f0640 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000000028e8700_0 .net/2u *"_s84", 6 0, L_00000000028f0640;  1 drivers
v00000000028e9420_0 .net *"_s86", 6 0, L_0000000002949f40;  1 drivers
v00000000028e7c60_0 .net *"_s88", 31 0, L_0000000002948320;  1 drivers
v00000000028e7d00_0 .net *"_s9", 0 0, L_0000000002949fe0;  1 drivers
v00000000028e7da0_0 .net "clk", 0 0, v00000000028ef010_0;  alias, 1 drivers
v00000000028e8020_0 .net "dmem_read_address", 31 0, L_00000000029497c0;  alias, 1 drivers
v00000000028e8160_0 .net "dmem_read_data", 31 0, v0000000002880bb0_0;  alias, 1 drivers
v00000000028e8200_0 .net "dmem_read_ready", 0 0, L_000000000287a680;  alias, 1 drivers
v00000000028e82a0_0 .net "dmem_read_valid", 0 0, L_00000000028f0178;  alias, 1 drivers
v00000000028e8340_0 .net "dmem_write_address", 31 0, v00000000028e6010_0;  alias, 1 drivers
v00000000028e8480_0 .net "dmem_write_byte", 3 0, L_000000000287a840;  alias, 1 drivers
v00000000028e8520_0 .net "dmem_write_data", 31 0, L_000000000287a7d0;  alias, 1 drivers
v00000000028e8660_0 .net "dmem_write_ready", 0 0, o000000000288fc48;  alias, 0 drivers
v00000000028ee430_0 .net "dmem_write_valid", 0 0, L_00000000028f01c0;  alias, 1 drivers
v00000000028ee750_0 .var/i "i", 31 0;
v00000000028efb50_0 .net "reg_rdata1", 31 0, L_0000000002948280;  1 drivers
v00000000028eed90_0 .net "reg_rdata2", 31 0, L_0000000002949180;  1 drivers
v00000000028ef1f0 .array "regs", 1 31, 31 0;
v00000000028ee6b0_0 .net "reset", 0 0, v00000000028eee30_0;  alias, 1 drivers
v00000000028ef330_0 .net "src1_select", 4 0, v0000000002881010_0;  1 drivers
v00000000028ee890_0 .net "src2_select", 4 0, v0000000002880570_0;  1 drivers
v00000000028ee250_0 .net "temp", 0 0, L_00000000027e1840;  1 drivers
v00000000028ee930_0 .net "wb_alu_operation", 2 0, v00000000028e7730_0;  1 drivers
v00000000028eff10_0 .net "wb_alu_to_reg", 0 0, v00000000028e75f0_0;  1 drivers
v00000000028efbf0_0 .net "wb_branch", 0 0, v00000000028e7690_0;  1 drivers
v00000000028ee4d0_0 .net "wb_dest_reg_sel", 4 0, v00000000028e5bb0_0;  1 drivers
v00000000028efa10_0 .net "wb_mem_to_reg", 0 0, v00000000028e5cf0_0;  1 drivers
v00000000028ef8d0_0 .var "wb_nop", 0 0;
v00000000028eec50_0 .var "wb_nop_more", 0 0;
v00000000028efd30_0 .net "wb_nop_stall", 0 0, L_000000000287a3e0;  1 drivers
v00000000028eeed0_0 .net "wb_read_address", 1 0, v00000000028e6dd0_0;  1 drivers
v00000000028efab0_0 .var "wb_read_data", 31 0;
v00000000028ee390_0 .net "wb_result", 31 0, v00000000028e6f10_0;  1 drivers
v00000000028ee9d0_0 .net "wb_stall", 0 0, L_000000000287a060;  1 drivers
E_0000000002866440 .event edge, v00000000028e7730_0, v00000000028e6dd0_0, v0000000002880bb0_0;
L_0000000002948640 .reduce/nor v0000000002880750_0;
L_0000000002949b80 .reduce/nor L_000000000287a060;
L_0000000002949fe0 .reduce/nor L_00000000028f01c0;
L_0000000002949e00 .reduce/nor L_000000000287a3e0;
L_00000000029486e0 .cmp/eq 5, v00000000028e5bb0_0, v0000000002881010_0;
L_0000000002948780 .cmp/eq 5, v0000000002881010_0, L_00000000028f0448;
L_0000000002948d20 .reduce/nor L_000000000287a3e0;
L_0000000002948fa0 .cmp/eq 5, v00000000028e5bb0_0, v0000000002881010_0;
L_0000000002949900 .functor MUXZ 32, v00000000028e6f10_0, v00000000028efab0_0, v00000000028e5cf0_0, C4<>;
L_0000000002948960 .array/port v00000000028ef1f0, L_0000000002949a40;
L_0000000002949040 .concat [ 5 2 0 0], v0000000002881010_0, L_00000000028f04d8;
L_0000000002949a40 .arith/sub 7, L_0000000002949040, L_00000000028f0520;
L_0000000002948c80 .functor MUXZ 32, L_0000000002948960, L_0000000002949900, L_00000000027e18b0, C4<>;
L_0000000002948280 .functor MUXZ 32, L_0000000002948c80, L_00000000028f0490, L_0000000002948780, C4<>;
L_0000000002948820 .cmp/eq 5, v0000000002880570_0, L_00000000028f0568;
L_0000000002948a00 .reduce/nor L_000000000287a3e0;
L_0000000002949360 .cmp/eq 5, v00000000028e5bb0_0, v0000000002880570_0;
L_00000000029483c0 .functor MUXZ 32, v00000000028e6f10_0, v00000000028efab0_0, v00000000028e5cf0_0, C4<>;
L_000000000294a080 .array/port v00000000028ef1f0, L_0000000002949f40;
L_00000000029490e0 .concat [ 5 2 0 0], v0000000002880570_0, L_00000000028f05f8;
L_0000000002949f40 .arith/sub 7, L_00000000029490e0, L_00000000028f0640;
L_0000000002948320 .functor MUXZ 32, L_000000000294a080, L_00000000029483c0, L_00000000027e1220, C4<>;
L_0000000002949180 .functor MUXZ 32, L_0000000002948320, L_00000000028f05b0, L_0000000002948820, C4<>;
    .scope S_00000000027c67d0;
T_0 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002880ed0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000002880ed0_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002880ed0_0;
    %store/vec4a v0000000002880b10, 4, 0;
    %load/vec4 v0000000002880ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002880ed0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %vpi_call 5 34 "$readmemh", P_00000000001ecf38, v0000000002880b10, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000027c67d0;
T_1 ;
    %wait E_0000000002865dc0;
    %load/vec4 v00000000028557e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002881a10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002880b10, 0, 4;
T_1.2 ;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002881a10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002880b10, 4, 5;
T_1.4 ;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002881a10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002880b10, 4, 5;
T_1.6 ;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002881a10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002880b10, 4, 5;
T_1.8 ;
T_1.0 ;
    %load/vec4 v0000000002881970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v00000000028557e0_0;
    %load/vec4 v00000000028813d0_0;
    %load/vec4 v0000000002881a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v00000000028813d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002880b10, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002880bb0_0, 4, 5;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %load/vec4 v00000000028813d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002880b10, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002880bb0_0, 4, 5;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %load/vec4 v00000000028813d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002880b10, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002880bb0_0, 4, 5;
    %load/vec4 v0000000002881e70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %load/vec4 v0000000002855ce0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %load/vec4 v00000000028813d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002880b10, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002880bb0_0, 4, 5;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000028813d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002880b10, 4;
    %assign/vec4 v0000000002880bb0_0, 0;
T_1.13 ;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000282d460;
T_2 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028e6510_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000000028e6510_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000028e6510_0;
    %store/vec4a v00000000028e65b0, 4, 0;
    %load/vec4 v00000000028e6510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028e6510_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %vpi_call 5 34 "$readmemh", P_00000000027c6998, v00000000028e65b0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000282d460;
T_3 ;
    %wait E_0000000002865dc0;
    %load/vec4 v00000000028e8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000028e87a0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e65b0, 0, 4;
T_3.2 ;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000028e87a0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e65b0, 4, 5;
T_3.4 ;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000028e87a0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e65b0, 4, 5;
T_3.6 ;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000028e87a0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e65b0, 4, 5;
T_3.8 ;
T_3.0 ;
    %load/vec4 v00000000028e7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v00000000028e8d40_0;
    %load/vec4 v00000000028e6970_0;
    %load/vec4 v00000000028e87a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v00000000028e6970_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e65b0, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002856500_0, 4, 5;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v00000000028e6970_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e65b0, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002856500_0, 4, 5;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v00000000028e6970_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e65b0, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002856500_0, 4, 5;
    %load/vec4 v00000000028e8980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %load/vec4 v00000000028e96a0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v00000000028e6970_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e65b0, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002856500_0, 4, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000000028e6970_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e65b0, 4;
    %assign/vec4 v0000000002856500_0, 0;
T_3.13 ;
T_3.10 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027c5d20;
T_4 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028811f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002881330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002881ab0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000002881b50_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002881330_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027c5d20;
T_5 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028811f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002880750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002882190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028806b0_0;
    %assign/vec4 v0000000002880750_0, 0;
    %load/vec4 v0000000002880750_0;
    %assign/vec4 v0000000002882190_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027c5d20;
T_6 ;
    %wait E_0000000002863ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002881ab0_0, 0, 1;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002881ab0_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002882370_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002882370_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002882370_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002882370_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002882370_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000000002882370_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000000002882370_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000000002882370_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000000002882370_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002882370_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000002880cf0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000027c5d20;
T_7 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028811f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002880cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028818d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002880930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002881bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002880f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002880610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002881c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002881010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002880570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002880890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002881fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028810b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002881790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002881650_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002880750_0;
    %nor/r;
    %load/vec4 v0000000002880d90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000002880cf0_0;
    %assign/vec4 v0000000002882050_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v00000000028818d0_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000002880930_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002880e30_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002881bf0_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002880f70_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002880610_0, 0;
    %load/vec4 v0000000002880a70_0;
    %assign/vec4 v0000000002881c90_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000002881010_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000002880570_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000002880890_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000002881fb0_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002882370_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v00000000028810b0_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002881790_0, 0;
    %load/vec4 v0000000002882370_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000000002881650_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000281c1f0;
T_8 ;
    %wait E_0000000002865680;
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e7050_0;
    %nor/r;
    %store/vec4 v00000000028e61f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000000028e74b0_0;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %load/vec4 v00000000028e70f0_0;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %load/vec4 v00000000028e6d30_0;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000000028e7230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v00000000028e7410_0;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v00000000028e7370_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e7370_0;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.15 ;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v00000000028e7370_0;
    %cmpi/ne 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e7370_0;
    %cmpi/e 0, 0, 33;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.19 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v00000000028e7370_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_8.21, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e7370_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.23 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v00000000028e7370_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.25, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.26, 8;
T_8.25 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.26, 8;
 ; End of false expr.
    %blend;
T_8.26;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e7370_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.27 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v00000000028e5a70_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_8.29, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e5a70_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.31 ;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v00000000028e5a70_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.33, 8;
    %load/vec4 v00000000028e6330_0;
    %load/vec4 v00000000028e7190_0;
    %add;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %store/vec4 v00000000028e6c90_0, 0, 32;
    %load/vec4 v00000000028e5a70_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e61f0_0, 0, 1;
T_8.35 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000281c1f0;
T_9 ;
    %wait E_0000000002866180;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000000028e5f70_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v00000000028e74b0_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v00000000028e70f0_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v00000000028e5e30_0;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v00000000028e7910_0;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v00000000028e6830_0;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v00000000028e6330_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v00000000028e6330_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000000028e7190_0;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000000028e7230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v00000000028e5c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e6830_0;
    %add;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e6830_0;
    %sub;
    %store/vec4 v00000000028e77d0_0, 0, 32;
T_9.18 ;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v00000000028e6ab0_0;
    %ix/getv 4, v00000000028e6830_0;
    %shiftl 4;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v00000000028e7370_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v00000000028e5a70_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e6830_0;
    %xor;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v00000000028e5c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v00000000028e6ab0_0;
    %ix/getv 4, v00000000028e6830_0;
    %shiftr 4;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v00000000028e6ab0_0;
    %ix/getv 4, v00000000028e6830_0;
    %shiftr/s 4;
    %store/vec4 v00000000028e77d0_0, 0, 32;
T_9.24 ;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e6830_0;
    %or;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v00000000028e6ab0_0;
    %load/vec4 v00000000028e6830_0;
    %and;
    %store/vec4 v00000000028e77d0_0, 0, 32;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000281c1f0;
T_10 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028e5ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e7410_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000028e6650_0;
    %nor/r;
    %load/vec4 v00000000028e7550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000000028e7050_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v00000000028e7410_0;
    %addi 4, 0, 32;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v00000000028e6c90_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v00000000028e7410_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000281c1f0;
T_11 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028e5ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e6f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e5d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e75f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028e5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e6790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e5cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028e6dd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000028e7730_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000028e7550_0;
    %nor/r;
    %load/vec4 v00000000028e6650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000028e77d0_0;
    %assign/vec4 v00000000028e6f10_0, 0;
    %load/vec4 v00000000028e5f70_0;
    %load/vec4 v00000000028e7050_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000028e5d90_0, 0;
    %load/vec4 v00000000028e7910_0;
    %load/vec4 v00000000028e5e30_0;
    %or;
    %load/vec4 v00000000028e74b0_0;
    %or;
    %load/vec4 v00000000028e70f0_0;
    %or;
    %load/vec4 v00000000028e6b50_0;
    %or;
    %assign/vec4 v00000000028e75f0_0, 0;
    %load/vec4 v00000000028e7870_0;
    %assign/vec4 v00000000028e5bb0_0, 0;
    %load/vec4 v00000000028e61f0_0;
    %assign/vec4 v00000000028e7690_0, 0;
    %load/vec4 v00000000028e7690_0;
    %assign/vec4 v00000000028e6790_0, 0;
    %load/vec4 v00000000028e6b50_0;
    %assign/vec4 v00000000028e5cf0_0, 0;
    %load/vec4 v00000000028e8020_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v00000000028e6dd0_0, 0;
    %load/vec4 v00000000028e7230_0;
    %assign/vec4 v00000000028e7730_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000281c1f0;
T_12 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028e5ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e6010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e63d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028e7550_0;
    %nor/r;
    %load/vec4 v00000000028e6650_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028e5f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000028e6fb0_0;
    %assign/vec4 v00000000028e6010_0, 0;
    %load/vec4 v00000000028e7230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000028e63d0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v00000000028e6830_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %assign/vec4 v00000000028e63d0_0, 0;
    %load/vec4 v00000000028e6fb0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v00000000028e6830_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %assign/vec4 v00000000028e63d0_0, 0;
    %load/vec4 v00000000028e6fb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v00000000028e6830_0;
    %assign/vec4 v00000000028e63d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000028e60b0_0, 0;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000027dc2e0;
T_13 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028ee6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002880a70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002880750_0;
    %nor/r;
    %load/vec4 v00000000028ee9d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000028e7410_0;
    %assign/vec4 v0000000002880a70_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000027dc2e0;
T_14 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028ee6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ef8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028eec50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002880750_0;
    %nor/r;
    %load/vec4 v00000000028e7550_0;
    %load/vec4 v00000000028e5cf0_0;
    %load/vec4 v00000000028ee430_0;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000000028efbf0_0;
    %assign/vec4 v00000000028ef8d0_0, 0;
    %load/vec4 v00000000028ef8d0_0;
    %assign/vec4 v00000000028eec50_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000027dc2e0;
T_15 ;
    %wait E_0000000002866440;
    %load/vec4 v00000000028ee930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v00000000028eeed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.11;
T_15.8 ;
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v00000000028eeed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v00000000028e8160_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %load/vec4 v00000000028e8160_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000028e8160_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v00000000028e8160_0;
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v00000000028eeed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %jmp T_15.18;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.18;
T_15.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.18;
T_15.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000000028e8160_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.18;
T_15.18 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v00000000028eeed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028e8160_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028e8160_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %store/vec4 v00000000028efab0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000027dc2e0;
T_16 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028ee6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028ee750_0, 0, 32;
T_16.2 ;
    %load/vec4 v00000000028ee750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028ee750_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ef1f0, 0, 4;
    %load/vec4 v00000000028ee750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028ee750_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000028eff10_0;
    %load/vec4 v0000000002880750_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028ee9d0_0;
    %load/vec4 v00000000028efd30_0;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v00000000028efa10_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %load/vec4 v00000000028efab0_0;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v00000000028ee390_0;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %load/vec4 v00000000028ee4d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ef1f0, 0, 4;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000027c4b50;
T_17 ;
    %vpi_call 2 41 "$monitor", "time: %t , dmem_write_address =%h", $time, v00000000028816f0_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000000027c4b50;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ef010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028eee30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ef290_0, 0;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002865dc0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028eee30_0, 0;
    %pushi/vec4 10, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002865dc0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ef290_0, 0;
    %end;
    .thread T_18;
    .scope S_00000000027c4b50;
T_19 ;
    %delay 100000, 0;
    %load/vec4 v00000000028ef010_0;
    %inv;
    %assign/vec4 v00000000028ef010_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000027c4b50;
T_20 ;
    %wait E_0000000002864200;
    %load/vec4 v00000000028eee30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028eebb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028ef5b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000028eecf0_0;
    %assign/vec4 v00000000028eebb0_0, 0;
    %load/vec4 v00000000028eebb0_0;
    %load/vec4 v00000000028eecf0_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v00000000028ef5b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028ef5b0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028ef5b0_0, 0;
T_20.3 ;
    %load/vec4 v00000000028ef5b0_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %vpi_call 2 77 "$display", "Executing timeout" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 78 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000027c4b50;
T_21 ;
    %wait E_0000000002865dc0;
    %load/vec4 v00000000028ee570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 86 "$display", "All instructions are Fetched" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 87 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000000027c4b50;
T_22 ;
    %wait E_0000000002865dc0;
    %load/vec4 v00000000028ef510_0;
    %load/vec4 v00000000028ef830_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 2 207 "$display", "IMEM address %x out of range", v00000000028ef830_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 208 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_22.0 ;
    %load/vec4 v00000000028efe70_0;
    %load/vec4 v00000000028efc90_0;
    %parti/s 14, 18, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 2 211 "$display", "DMEM address %x out of range", v00000000028efc90_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 212 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_22.2 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_wb.v";
    "IF_ID.v";
    "./opcode.vh";
    "memory.v";
    "execute.v";
    "wb.v";
