###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Mon Oct  6 17:07:03 2025
#  Design:            bch_toplevel
#  Command:           report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_s_timing.rpt
###############################################################
Path 1:
               View: analysis_normal_slow_max
         Startpoint: (F) clk
              Clock:
           Endpoint: (F) bm/u_lamb1/q_reg[0]/CK
              Clock:

                       Capture       Launch
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Launch Clock:=    0.000
          Data Path:+    0.000

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  clk                     -      clk  F     (arrival)      24  0.004   0.000    0.000  
  bm/u_lamb1/q_reg[0]/CK  -      CK   F     DFFRHQX1       24  0.004   0.000    0.000  
#------------------------------------------------------------------------------------

