<root><simulation><result_generated_time />2023-05-12 16:21:34<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />63/95</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [48, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('FY', 3), ('K', 8)], [('C', 4), ('K', 2)]], [], []]<I />[[[('K', 8)], [('K', 2)]], [[('FY', 3)], [('OY', 4), ('C', 4)]], [], []]<O />[[[('FY', 3)], [('C', 4)]], [[('K', 8)], [('OY', 4), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('FX', 3), ('OY', 7), ('OX', 7)], [('K', 2), ('K', 4), ('OX', 4), ('C', 32)], []]<I />[[('FX', 3), ('OY', 7), ('OX', 7), ('K', 2), ('K', 4)], [('OX', 4), ('C', 32)], []]<O />[[('FX', 3)], [('OY', 7), ('OX', 7), ('K', 2), ('K', 4), ('OX', 4), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 49, 4, 1], 'I': [32.0, 31.36, 1.0, 1.0], 'O': [12.0, 3, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [24, 1179648, 1179648], 'I': [504, 921600, 921600], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.05, 0.04, 0.0], 'I': [0.98, 0.03, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.09, 0.0], 'I': [0.98, 0.09, 0.0], 'O': [0.02, 0.09, 0.0]}<effective_mem_size_bit />{'W': [24, 36864, 1179648], 'I': [504, 28800, 921600], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [768, 192, 1, 1], 'I': [768, 48, 1, 1], 'O': [768, 64, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [24, 24, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [32.0, 2.0, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[28901376, 589824], [589824, 147456], [147456, 0]]<I />[[7225344, 230400], [115200, 115200], [115200, 0]]<O />[[(9533440, 9633792), (3211264, 3110912)], [(3110912, 3211264), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(9533440, 9633792), (3211264, 3110912)], [(3110912, 3211264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3612672, 73728], [9216, 2304], [576, 0]]<I />[[903168, 28800], [1800, 1800], [450, 0]]<O />[[(1191680, 1204224), (401408, 388864)], [(48608, 50176), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([1191680, 1204224], [401408, 388864]), ([48608, 50176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />38535168</mac_count></basic_info><energy><total_energy />254656434.9<mem_energy_breakdown><W />[1240.8, 1184.3, 767.1]<I />[314.0, 356.7, 599.3]<O />[1116.1, 9944.3, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1926758.4<total />254640390.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7301<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9734<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />154641<latency_cycle_without_data_loading />150528<ideal_computing_cycle />150528<data_loading><load_cycle_total />4113<load_cycle_individual />{'W': [9, 2304, 0], 'I': [24, 1800, 0]}<load_cycle_combined />{'W': 2304, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-150527], [-150381, -141174], [-150528, -150528]], 'I': [[-150527], [-17653, -15621], [-150528, -150528]], 'O': [[-150528], [-150528, -100352], [-148960, -150136]]}<mem_stall_cycle_shared />{'W': [[-150527], [-150381, 0], [0, 0]], 'I': [[-150527], [-17653, 0], [0, 0]], 'O': [[-150528], [-150528, -100352], [-148960, -150136]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 1179648, 1179648], 'I': [504, 921600, 921600], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [4608, 1179648, 1179648], 'I': [12096, 921600, 921600], 'O': [512, 802816, 802816]}<loop_cycles_each_level />{'W': [147, 150528, 150528], 'I': [1176, 150528, 150528], 'O': [3, 150528, 150528]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [8, 1, 1], 'O': [3, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [31.3, 7.8], [7.8, 7.8]], 'I': [[8.0, 0.4], [10.3, 6.1], [6.1, 6.1]], 'O': [[8.0, 2.7], [170.7, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1536.0, 7.8], [7.8, 7.8]], 'I': [[8.0, 3.4], [82.3, 6.1], [6.1, 6.1]], 'O': [[8.0, 8.0], [512.0, 170.7], [170.7, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [31.3, 7.8], [7.8, 0]], 'I': [[8.0, 3.4], [82.3, 6.1], [6.1, 0]], 'O': [[8.0, 2.7], [170.7, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [289.6, 184.6], [14.0, 5.3]], 'I': [[8.0, 3.4], [289.6, 184.6], [14.0, 5.3]], 'O': [[8.0, 2.7], [289.6, 184.6], [14.0, 5.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 150528], [147, 147, 1024], [150528, 150528, 1]], 'I': [[1, 1, 150528], [147, 1176, 128], [150528, 150528, 1]], 'O': [[1, 1, 150528], [3, 3, 50176], [150528, 150528, 1]]}<trans_time_real />{'W': [[0, 1, 150528], [[0, 147, 1024], [9, 147, 1024]], [[2304, 150528, 1], [576, 150528, 1]]], 'I': [[0, 1, 150528], [[8, 1176, 128], [24, 1176, 128]], [[1800, 150528, 1], [450, 150528, 1]]], 'O': [[0, 1, 150528], [[0, 3, 50176], [1, 3, 50176]], [[1568, 150528, 1], [392, 150528, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -138], [-148224, -149952]], 'I': [[-1], [-139, -123], [-148728, -150078]], 'O': [[-1], [-3, -2], [-148960, -150136]]}<single_stall_count />{'W': [150527, 1023, 0], 'I': [150527, 127, 0], 'O': [150528, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [9207, 0], 'I': [3048, 0], 'O': [50176, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-88097, -150528], [-100352, -148960]], 1: [[-150528, -150528], [-148960, -150528]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>