# 90nm CMOS Logic Process Flow  
ï¼ˆ90nm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹å·¥ç¨‹ãƒ•ãƒ­ãƒ¼ï¼‰

## Overview / æ¦‚è¦

This document describes a typical 90nm CMOS logic process used around 2004â€“2006.  
æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€2004ã€œ2006å¹´é ƒã«ä½¿ç”¨ã•ã‚ŒãŸ90nm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ã‚’ç¤ºã—ã¾ã™ã€‚

- NiSi salicide
- Ultra-thin gate oxide (~1.2nm SiON)
- Strained-Si technology (SiGe or CESL)
- ULK dielectric, Dual gate poly

---

## Process Flow Table / ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼å·¥ç¨‹è¡¨ï¼ˆä¿®æ­£ç‰ˆï¼‰

| No. | Step Name / å·¥ç¨‹å | Mask | Main Process / ä¸»å‡¦ç†å†…å®¹ | Description / èª¬æ˜ |
|-----|---------------------|------|----------------------------|---------------------|
| 1 | P-Well Photo | PWL | Photolithography | På‹ã‚¦ã‚§ãƒ«é ˜åŸŸå®šç¾© |
| 2 | P-Well Implant |  | B-11 | For NMOS |
| 3 | N-Well Photo | NWL | Photolithography | Nå‹ã‚¦ã‚§ãƒ«é ˜åŸŸå®šç¾© |
| 4 | N-Well Implant |  | P-31 | For PMOS |
| 5 | Well Drive-in Anneal |  | RTP / Furnace | ã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚ˆã‚‹æ´»æ€§åŒ– |
| 6 | STI Formation |  | Etch + Oxide fill + CMP | æµ…æºéš”é›¢å½¢æˆ |
| 7 | Gate Oxide Growth |  | ~12Ã… SiON | è¶…è–„è†œã‚²ãƒ¼ãƒˆé…¸åŒ–è†œ |
| 8 | Poly Deposition | PLY | LPCVD Poly-Si | ãƒãƒªã‚·ãƒªã‚³ãƒ³å †ç© |
| 9 | Dual Gate Doping | PNL/PPL | nâº / pâº åˆ†é›¢ | Dual Polyæ§‹é€ å½¢æˆ |
| 10 | LDD Implant | LDD1/2 | Tilted Implant | è»½åº¦æ‹¡æ•£ãƒ‰ãƒ¬ã‚¤ãƒ³æ³¨å…¥ |
| 11 | Spacer Formation |  | SiN or Oxide | ã‚µã‚¤ãƒ‰ã‚¦ã‚©ãƒ¼ãƒ«å½¢æˆ |
| 12 | S/D Implant | SDE | Asâº / BFâ‚‚âº | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ³¨å…¥ |
| 13 | Strain Layer |  | CESL or SiGe | å¿œåŠ›ãƒãƒ£ãƒãƒ«å½¢æˆ |
| 14 | Ni Deposition |  | Sputtering | Niã‚µãƒªã‚µã‚¤ãƒ‰ææ–™å †ç© |
| 15 | Salicide Anneal |  | RTA | NiSiå½¢æˆ |
| 16 | ILD1 Deposition | ILD1 | ULK / SiCOH | å±¤é–“çµ¶ç¸è†œå †ç© |
| 17 | VIA1 Etch | VIA1 | Damascene | Viaå½¢æˆ |
| 18 | Metal-1 Cu Fill | M1 | ECD + CMP | Cué…ç·š1å±¤ç›® |
| 19ã€œ23 | Metal-2ã€œM5 | M2ã€œM5 | åŒä¸Š | ä¸Šä½Cué…ç·šå±¤ |
| 24 | Passivation | PAD | SiN / SiON | æœ€çµ‚ä¿è­·è†œ |
| 25 | Pad Opening | PAD | Etch | ãƒãƒ³ãƒ— or ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ç”¨é–‹å£ |
| 26 | E-Test |  | Electrical testing | ãƒ‘ãƒ©ãƒ¡ãƒˆãƒªãƒƒã‚¯è©¦é¨“ |

---

> ğŸ“˜ **Note**: STI is implemented **after well activation** to preserve trench isolation structure during high-temperature steps.
ï¼ˆSTIã¯ã‚¦ã‚§ãƒ«ã‚¢ãƒ‹ãƒ¼ãƒ«å¾Œã«è¡Œã‚ã‚Œã¾ã™ã€‚é«˜æ¸©å‡¦ç†ã§ã®æ§‹é€ åŠ£åŒ–ã‚’é˜²ããŸã‚ã®é‡è¦ãªé †åºã§ã™ã€‚ï¼‰

---
