Warning: File Sample_Input_1.dat could not be opened
on HDL file /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd line 176
Time resolution is 1 ps
ERROR: File Sample_Input_1.dat is not open. Cannot call endfile on it
Time: 362300 ns  Iteration: 1  Process: /tb_pcfg/Option_input_data
  File: /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd

HDL Line: /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd:182
