hmLoadTopic({
hmKeywords:"",
hmTitle:"Acronyms & Usage",
hmDescription:"===============================================================================",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I – Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Acronyms &amp; Usage<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">===============================================================================<\/p>\n\r<p class=\"p_Normal\">Page Table Acronyms and Emulator Implementation Notes<\/p>\n\r<p class=\"p_Normal\">===============================================================================<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">1. COW – Copy-On-Write<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Copy-On-Write is a memory management optimization in which multiple processes can share the same physical memory page until one attempts to modify it, at which point a private copy is made.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;COW is typically used for process forking and memory sharing. It is not directly related to page table walking, but rather how page faults are handled upon a write to a shared page.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Our ASA emulator models page tables and can simulate COW behavior at the memory subsystem level by tracking write access and triggering a simulated page fault on write to shared pages, followed by memory duplication logic in the guest OS emulation layer.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">2. PTW – Page Table Walk\/Walker<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Page Table Walk (or Walker) refers to the mechanism, either hardware or software, that traverses the levels of page tables to resolve a virtual address to a physical address.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;PTW logic is invoked on a TLB miss or when a translation is not cached.<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The PTW sequentially reads Page Table Entries (PTEs) at each level until it finds the leaf entry describing the mapping or triggers a fault.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The ASA emulator implements a configurable PTW module that simulates the multi-level page table traversal of Alpha (and other) architectures. On a TLB miss, the PTW performs software-based walks using emulated SafeMemory and PTE data structures, and returns the translation or raises a simulated page fault event.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">3. PTE – Page Table Entry<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;A Page Table Entry is a data structure found in a page table, containing information about the mapping between a virtual address and a physical page, as well as protection and status bits.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Each step in a PTW reads a PTE to determine the next action—whether to proceed to a lower level, access memory, or trigger a fault.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The ASA emulator defines PTE structures according to Alpha System Architecture, including all relevant flags (valid, fault-on-execute, dirty, etc.), and models reading\/writing PTEs both by guest OS and hardware emulation layers.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">4. PDE – Page Directory Entry<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;A Page Directory Entry is a higher-level entry used in multi-level page table schemes (e.g., x86\/x64), pointing to a lower-level page table or directly to a physical page.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;PTWs on x86\/x64 traverse PDEs, PTEs, and sometimes other levels (PML4E, PDPTE, etc.) to resolve mappings.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;While Alpha architecture does not use PDEs explicitly, the ASA emulator’s flexible memory model allows emulation of multi-level page table schemes for x86 and other targets, and can simulate PDEs as part of platform abstraction.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">5. TLB – Translation Lookaside Buffer<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The TLB is a cache that stores recent translations from virtual addresses to physical addresses, reducing the need for frequent page table walks.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;On memory access, the TLB is checked first. On a miss, a PTW is triggered.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The ASA emulator models TLBs as associative caches with software-configurable replacement and invalidation policies. TLB hits return translations instantly; misses invoke the PTW module. The emulator supports global and per-CPU TLBs and exposes diagnostics for TLB performance.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">6. HIT \/ MISS (TLB\/Cache Access Results)<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;- HIT: The requested translation (or data) was found in the TLB or cache.<\/p>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;- MISS: The translation\/data was not found and requires further lookup.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Used to describe the result of address translation or data access attempts.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;TLB\/cache HIT and MISS conditions are tracked in per-CPU statistics. On MISS, the PTW logic is invoked; on HIT, memory access proceeds. These statistics are exposed for analysis and tuning.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">7. FAULT – Page Fault<\/span><\/h2>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Meaning:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;A page fault occurs when the page table or memory management logic cannot resolve a requested address due to invalid mapping, protection violation, or absence of the page in physical memory.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Usage \/ Context:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;Triggers OS or PALcode exception handling to resolve the fault, load or map the page, or terminate the offending process.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">ASA Emulator Implementation:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;The ASA emulator raises simulated FAULT events on invalid translation or protection violations. These are routed to the exception\/trap handling pipeline and PALcode emulation routines, closely matching Alpha hardware and system behavior.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">-------------------------------------------------------------------------------<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Glossary \/ Additional Acronyms:<\/span><\/h3>\n\r<p class=\"p_Normal\"> &nbsp; &nbsp;- PML4, PDPTE, L1PT\/L2PT\/etc.: x86-64 page table levels; not used in Alpha, but supported in the emulator\'s abstraction layer for multi-architecture modeling.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">===============================================================================<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
