#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug  9 14:59:22 2022
# Process ID: 20688
# Current directory: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19396 D:\IIIT-D\Channel_Estimation\design_impl\LSDNN_4__WLO\LSDNN_4__WLO.xpr
# Log file: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/vivado.log
# Journal file: D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/Channel_Estimation/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 1023.590 ; gain = 415.555
update_compile_order -fileset sources_1
open_bd_design {D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/design_LSDNN.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:LS_estimator:1.1 - LS_estimator_0
Adding component instance block -- xilinx.com:hls:DNN_wlo:1.1 - DNN_wlo_0
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
Successfully read diagram <design_LSDNN> from BD file <D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.srcs/sources_1/bd/design_LSDNN/design_LSDNN.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1278.910 ; gain = 63.199
file copy -force D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.runs/impl_1/design_LSDNN_wrapper.sysdef D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.sdk/design_LSDNN_wrapper.hdf

launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.sdk/design_LSDNN_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/LSDNN_4__WLO/LSDNN_4__WLO.sdk/design_LSDNN_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 15:34:55 2022...
