("Adder_Domino_SPG:/\tAdder_Domino_SPG Adder schematic" (("open" (nil hierarchy "/{Adder Adder_Domino_SPG schematic }:a"))) (((-15.46875 -7.81875) (2.46875 3.63125)) "a" "Verilog-XL" 17))("Input_Register:/\tInput_Register Adder schematic" (("open" (nil hierarchy "/{Adder Input_Register schematic }:a"))) (((-4.21875 -3.8625) (13.375 4.9875)) "a" "Verilog-XL" 14))("Output_Register:/\tOutput_Register Adder schematic" (("open" (nil hierarchy "/{Adder Output_Register schematic }:a"))) (((-3.40625 -1.95) (6.25625 4.2125)) "a" "Verilog-XL" 11))("CLU_Domino:/\tCLU_Domino Adder schematic" (("open" (nil hierarchy "/{Adder CLU_Domino schematic }:a"))) (((-3.91875 -3.4375) (4.79375 2.125)) "a" "Verilog-XL" 8))("CLU_Domino:/\tCLU_Domino Adder functional" (("xtopen" (nil hierarchy "/{Adder CLU_Domino functional}:a"))) nil)("Domino_SPG:/\tDomino_SPG Adder schematic" (("open" (nil hierarchy "/{Adder Domino_SPG schematic }:a"))) (((-4.46875 -3.175) (3.65625 2.0125)) "a" "Verilog-XL" 5))("Latch:/\tLatch Adder functional" (("xtopen" (nil hierarchy "/{Adder Latch functional}:a"))) nil)("Domino_SPG:/\tDomino_SPG Adder functional" (("xtopen" (nil hierarchy "/{Adder Domino_SPG functional}:a"))) nil)("Input_Buffer:/\tInput_Buffer Adder schematic" (("open" (nil hierarchy "/{Adder Input_Buffer schematic }:a"))) (((-2.28125 -0.79375) (1.66875 1.73125)) "a" "Schematics" 1))("Input_Buffer:/\tInput_Buffer Adder functional" (("xtopen" (nil hierarchy "/{Adder Input_Buffer functional}:a"))) nil)