<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>maxPooling</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.482</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_29_1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>56</min>
<max>1043</max>
</range>
</IterationLatency>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>99</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>990</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
<VITIS_LOOP_32_2>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>5</min>
<max>101</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>50</min>
<max>1010</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_32_2>
</VITIS_LOOP_29_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP>20</DSP>
<FF>3562</FF>
<LUT>7094</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>maxPooling</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_address0</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_ce0</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_q0</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_address1</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_ce1</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>arr_q1</name>
<Object>arr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>w</name>
<Object>w</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>h</name>
<Object>h</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
