
Project_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000183c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080019e8  080019e8  000119e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a54  08001a54  00011a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a58  08001a58  00011a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001a68  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001a68  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004e74  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000136b  00000000  00000000  00024ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000638  00000000  00000000  00026260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000047d  00000000  00000000  00026898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027b60  00000000  00000000  00026d15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006a5b  00000000  00000000  0004e875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0546  00000000  00000000  000552d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000163c  00000000  00000000  00145818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00146e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080019d0 	.word	0x080019d0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	080019d0 	.word	0x080019d0

080001ec <DIGIT_init>:
#include "7SegDisplayDriver.h"

void DIGIT_init(void) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b086      	sub	sp, #24
 80001f0:	af00      	add	r7, sp, #0
	basic_TIM6_init();
 80001f2:	f000 fa65 	bl	80006c0 <basic_TIM6_init>

	CLK_ENABLE(CLKB);
 80001f6:	4b1a      	ldr	r3, [pc, #104]	; (8000260 <DIGIT_init+0x74>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	4a19      	ldr	r2, [pc, #100]	; (8000260 <DIGIT_init+0x74>)
 80001fc:	f043 0302 	orr.w	r3, r3, #2
 8000200:	6013      	str	r3, [r2, #0]
    CLK_ENABLE(CLKG);
 8000202:	4b17      	ldr	r3, [pc, #92]	; (8000260 <DIGIT_init+0x74>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a16      	ldr	r2, [pc, #88]	; (8000260 <DIGIT_init+0x74>)
 8000208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800020c:	6013      	str	r3, [r2, #0]
    EnableVddIO2();
 800020e:	4b15      	ldr	r3, [pc, #84]	; (8000264 <DIGIT_init+0x78>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a14      	ldr	r2, [pc, #80]	; (8000264 <DIGIT_init+0x78>)
 8000214:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000218:	6013      	str	r3, [r2, #0]

    GPIOInit_t GPIOInit = {0};
 800021a:	463b      	mov	r3, r7
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]
 8000220:	605a      	str	r2, [r3, #4]
 8000222:	609a      	str	r2, [r3, #8]
 8000224:	60da      	str	r2, [r3, #12]
 8000226:	611a      	str	r2, [r3, #16]
 8000228:	615a      	str	r2, [r3, #20]
    GPIOInit.Pin = DIGIT_A_PIN | DIGIT_B_PIN | DIGIT_C_PIN | DIGIT_D_PIN |
 800022a:	f240 237f 	movw	r3, #639	; 0x27f
 800022e:	603b      	str	r3, [r7, #0]
                   DIGIT_E_PIN | DIGIT_F_PIN | DIGIT_G_PIN | DIGIT_DP_PIN;
    GPIOInit.Mode = MODE_OUTPUT_m;
 8000230:	2301      	movs	r3, #1
 8000232:	607b      	str	r3, [r7, #4]
    GPIOInit.Type = TYPE_PUSH_PULL;
 8000234:	2300      	movs	r3, #0
 8000236:	60bb      	str	r3, [r7, #8]
    GPIOInit.Pull = NO_PULL;
 8000238:	2300      	movs	r3, #0
 800023a:	60fb      	str	r3, [r7, #12]
    GPIOInit.Speed = SPEED_LOW;
 800023c:	2300      	movs	r3, #0
 800023e:	613b      	str	r3, [r7, #16]
    GPIO_init(DIGIT_A_PORT, &GPIOInit);
 8000240:	463b      	mov	r3, r7
 8000242:	4619      	mov	r1, r3
 8000244:	4808      	ldr	r0, [pc, #32]	; (8000268 <DIGIT_init+0x7c>)
 8000246:	f000 f8d5 	bl	80003f4 <GPIO_init>

    GPIOInit.Pin = DIG_1_PIN | DIG_2_PIN | DIG_3_PIN | DIG_4_PIN;
 800024a:	233c      	movs	r3, #60	; 0x3c
 800024c:	603b      	str	r3, [r7, #0]
    GPIO_init(DIG_1_PORT, &GPIOInit);
 800024e:	463b      	mov	r3, r7
 8000250:	4619      	mov	r1, r3
 8000252:	4806      	ldr	r0, [pc, #24]	; (800026c <DIGIT_init+0x80>)
 8000254:	f000 f8ce 	bl	80003f4 <GPIO_init>
}
 8000258:	bf00      	nop
 800025a:	3718      	adds	r7, #24
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	4002104c 	.word	0x4002104c
 8000264:	40007004 	.word	0x40007004
 8000268:	48001800 	.word	0x48001800
 800026c:	48000400 	.word	0x48000400

08000270 <turn_off_full_segment>:

void turn_off_full_segment()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	turn_off_pin(DIGIT_A_PORT, DIGITS[10]);
 8000274:	237f      	movs	r3, #127	; 0x7f
 8000276:	b29b      	uxth	r3, r3
 8000278:	4619      	mov	r1, r3
 800027a:	4802      	ldr	r0, [pc, #8]	; (8000284 <turn_off_full_segment+0x14>)
 800027c:	f000 f9c8 	bl	8000610 <turn_off_pin>
}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	48001800 	.word	0x48001800

08000288 <display_number>:

void display_number(int number, int delay_miliseconds)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
 8000290:	6039      	str	r1, [r7, #0]
		for(int i = NUMBER_OF_DIG_LEDS - 1;i >= 0;i--)
 8000292:	2303      	movs	r3, #3
 8000294:	60fb      	str	r3, [r7, #12]
 8000296:	e038      	b.n	800030a <display_number+0x82>
		{
			turn_off_full_segment();
 8000298:	f7ff ffea 	bl	8000270 <turn_off_full_segment>
			// Set segments for the current digit
			if(i == NUMBER_OF_DIG_LEDS - 1 || number != 0)
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	2b03      	cmp	r3, #3
 80002a0:	d002      	beq.n	80002a8 <display_number+0x20>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d012      	beq.n	80002ce <display_number+0x46>
			{
				turn_on_pin(DIGIT_A_PORT, DIGITS[number % 10]);
 80002a8:	6879      	ldr	r1, [r7, #4]
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <display_number+0x94>)
 80002ac:	fb83 2301 	smull	r2, r3, r3, r1
 80002b0:	109a      	asrs	r2, r3, #2
 80002b2:	17cb      	asrs	r3, r1, #31
 80002b4:	1ad2      	subs	r2, r2, r3
 80002b6:	4613      	mov	r3, r2
 80002b8:	009b      	lsls	r3, r3, #2
 80002ba:	4413      	add	r3, r2
 80002bc:	005b      	lsls	r3, r3, #1
 80002be:	1aca      	subs	r2, r1, r3
 80002c0:	4b17      	ldr	r3, [pc, #92]	; (8000320 <display_number+0x98>)
 80002c2:	5c9b      	ldrb	r3, [r3, r2]
 80002c4:	b29b      	uxth	r3, r3
 80002c6:	4619      	mov	r1, r3
 80002c8:	4816      	ldr	r0, [pc, #88]	; (8000324 <display_number+0x9c>)
 80002ca:	f000 f992 	bl	80005f2 <turn_on_pin>
			}
			turn_on_pin_struct(DIG_LED[i]);
 80002ce:	4a16      	ldr	r2, [pc, #88]	; (8000328 <display_number+0xa0>)
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	00db      	lsls	r3, r3, #3
 80002d4:	4413      	add	r3, r2
 80002d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002da:	f000 fb3f 	bl	800095c <turn_on_pin_struct>

			HULK_delay(delay_miliseconds);
 80002de:	6838      	ldr	r0, [r7, #0]
 80002e0:	f000 fa1e 	bl	8000720 <HULK_delay>
			turn_off_pin_struct(DIG_LED[i]);
 80002e4:	4a10      	ldr	r2, [pc, #64]	; (8000328 <display_number+0xa0>)
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	00db      	lsls	r3, r3, #3
 80002ea:	4413      	add	r3, r2
 80002ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002f0:	f000 fb44 	bl	800097c <turn_off_pin_struct>
			// Turn on only the current digit
			number /= 10;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4a09      	ldr	r2, [pc, #36]	; (800031c <display_number+0x94>)
 80002f8:	fb82 1203 	smull	r1, r2, r2, r3
 80002fc:	1092      	asrs	r2, r2, #2
 80002fe:	17db      	asrs	r3, r3, #31
 8000300:	1ad3      	subs	r3, r2, r3
 8000302:	607b      	str	r3, [r7, #4]
		for(int i = NUMBER_OF_DIG_LEDS - 1;i >= 0;i--)
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	3b01      	subs	r3, #1
 8000308:	60fb      	str	r3, [r7, #12]
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	2b00      	cmp	r3, #0
 800030e:	dac3      	bge.n	8000298 <display_number+0x10>
		}
}
 8000310:	bf00      	nop
 8000312:	bf00      	nop
 8000314:	3710      	adds	r7, #16
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	66666667 	.word	0x66666667
 8000320:	08001a08 	.word	0x08001a08
 8000324:	48001800 	.word	0x48001800
 8000328:	080019e8 	.word	0x080019e8

0800032c <JOY_STICK_init>:
#include "JoystickDriver.h"

void JOY_STICK_init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b086      	sub	sp, #24
 8000330:	af00      	add	r7, sp, #0
	CLK_ENABLE(CLKE);
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <JOY_STICK_init+0x54>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a12      	ldr	r2, [pc, #72]	; (8000380 <JOY_STICK_init+0x54>)
 8000338:	f043 0310 	orr.w	r3, r3, #16
 800033c:	6013      	str	r3, [r2, #0]
	GPIOInit_t GPIOInit = {0};
 800033e:	463b      	mov	r3, r7
 8000340:	2200      	movs	r2, #0
 8000342:	601a      	str	r2, [r3, #0]
 8000344:	605a      	str	r2, [r3, #4]
 8000346:	609a      	str	r2, [r3, #8]
 8000348:	60da      	str	r2, [r3, #12]
 800034a:	611a      	str	r2, [r3, #16]
 800034c:	615a      	str	r2, [r3, #20]
	turn_off_pin(GPIOE_m, JOY_RT_PIN| JOY_LT_PIN | JOY_DN_PIN | JOY_UP_PIN);
 800034e:	210f      	movs	r1, #15
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <JOY_STICK_init+0x58>)
 8000352:	f000 f95d 	bl	8000610 <turn_off_pin>
	GPIOInit.Pin = JOY_RT_PIN| JOY_LT_PIN | JOY_DN_PIN | JOY_UP_PIN | JOY_CNT_PIN;
 8000356:	f248 030f 	movw	r3, #32783	; 0x800f
 800035a:	603b      	str	r3, [r7, #0]
	GPIOInit.Mode = MODE_INPUT_m;
 800035c:	2300      	movs	r3, #0
 800035e:	607b      	str	r3, [r7, #4]
	GPIOInit.Type = TYPE_PUSH_PULL;
 8000360:	2300      	movs	r3, #0
 8000362:	60bb      	str	r3, [r7, #8]
	GPIOInit.Pull = NO_PULL;
 8000364:	2300      	movs	r3, #0
 8000366:	60fb      	str	r3, [r7, #12]
	GPIOInit.Speed = SPEED_LOW;
 8000368:	2300      	movs	r3, #0
 800036a:	613b      	str	r3, [r7, #16]
	GPIO_init(GPIOE_m, &GPIOInit);
 800036c:	463b      	mov	r3, r7
 800036e:	4619      	mov	r1, r3
 8000370:	4804      	ldr	r0, [pc, #16]	; (8000384 <JOY_STICK_init+0x58>)
 8000372:	f000 f83f 	bl	80003f4 <GPIO_init>
}
 8000376:	bf00      	nop
 8000378:	3718      	adds	r7, #24
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	4002104c 	.word	0x4002104c
 8000384:	48001000 	.word	0x48001000

08000388 <joy_input_checker>:

JOYSTICK_State joy_input_checker(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	if(read_pin(GPIOE_m, JOY_LT_PIN) == PIN_RESET)
 800038c:	2102      	movs	r1, #2
 800038e:	4818      	ldr	r0, [pc, #96]	; (80003f0 <joy_input_checker+0x68>)
 8000390:	f000 f94d 	bl	800062e <read_pin>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d101      	bne.n	800039e <joy_input_checker+0x16>
	{
		return JOYSTICK_LEFT;
 800039a:	2301      	movs	r3, #1
 800039c:	e025      	b.n	80003ea <joy_input_checker+0x62>
	}
	if(read_pin(GPIOE_m, JOY_DN_PIN) == PIN_RESET)
 800039e:	2104      	movs	r1, #4
 80003a0:	4813      	ldr	r0, [pc, #76]	; (80003f0 <joy_input_checker+0x68>)
 80003a2:	f000 f944 	bl	800062e <read_pin>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d101      	bne.n	80003b0 <joy_input_checker+0x28>
	{
		return JOYSTICK_DOWN;
 80003ac:	2304      	movs	r3, #4
 80003ae:	e01c      	b.n	80003ea <joy_input_checker+0x62>
	}
	if(read_pin(GPIOE_m, JOY_RT_PIN) == PIN_RESET)
 80003b0:	2101      	movs	r1, #1
 80003b2:	480f      	ldr	r0, [pc, #60]	; (80003f0 <joy_input_checker+0x68>)
 80003b4:	f000 f93b 	bl	800062e <read_pin>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d101      	bne.n	80003c2 <joy_input_checker+0x3a>
	{
		return JOYSTICK_RIGHT;
 80003be:	2302      	movs	r3, #2
 80003c0:	e013      	b.n	80003ea <joy_input_checker+0x62>
	}
	if(read_pin(GPIOE_m, JOY_UP_PIN) == PIN_RESET)
 80003c2:	2108      	movs	r1, #8
 80003c4:	480a      	ldr	r0, [pc, #40]	; (80003f0 <joy_input_checker+0x68>)
 80003c6:	f000 f932 	bl	800062e <read_pin>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d101      	bne.n	80003d4 <joy_input_checker+0x4c>
	{
		return JOYSTICK_UP;
 80003d0:	2303      	movs	r3, #3
 80003d2:	e00a      	b.n	80003ea <joy_input_checker+0x62>
	}
	if(read_pin(GPIOE_m, JOY_CNT_PIN) == PIN_RESET)
 80003d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003d8:	4805      	ldr	r0, [pc, #20]	; (80003f0 <joy_input_checker+0x68>)
 80003da:	f000 f928 	bl	800062e <read_pin>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d101      	bne.n	80003e8 <joy_input_checker+0x60>
	{
		return JOYSTICK_CENTER;
 80003e4:	2305      	movs	r3, #5
 80003e6:	e000      	b.n	80003ea <joy_input_checker+0x62>
	}
	return JOYSTICK_IDLE;
 80003e8:	2300      	movs	r3, #0
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	48001000 	.word	0x48001000

080003f4 <GPIO_init>:
 *      Author: es-4
 */
#include "hulk.h"

void GPIO_init(GPIOx_t *GPIOx, GPIOInit_t *GPIO_Init)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	6039      	str	r1, [r7, #0]
	uint32_t position = 0x00u;
 80003fe:	2300      	movs	r3, #0
 8000400:	60fb      	str	r3, [r7, #12]
	uint32_t current_pin;
	while(((GPIO_Init->Pin) >> position) != 0x00u)
 8000402:	e063      	b.n	80004cc <GPIO_init+0xd8>
	{
		current_pin = (GPIO_Init->Pin) & (1 << position);
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2101      	movs	r1, #1
 800040a:	68fa      	ldr	r2, [r7, #12]
 800040c:	fa01 f202 	lsl.w	r2, r1, r2
 8000410:	4013      	ands	r3, r2
 8000412:	60bb      	str	r3, [r7, #8]
		if(current_pin != 0x00u)
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d055      	beq.n	80004c6 <GPIO_init+0xd2>
		{
			GPIOx->MODER = GPIOx->MODER & ~(3 << position * 2);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	68fa      	ldr	r2, [r7, #12]
 8000420:	0052      	lsls	r2, r2, #1
 8000422:	2103      	movs	r1, #3
 8000424:	fa01 f202 	lsl.w	r2, r1, r2
 8000428:	43d2      	mvns	r2, r2
 800042a:	401a      	ands	r2, r3
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	601a      	str	r2, [r3, #0]
			GPIOx->MODER = GPIOx->MODER | (GPIO_Init->Mode << position * 2);
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681a      	ldr	r2, [r3, #0]
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	6859      	ldr	r1, [r3, #4]
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	fa01 f303 	lsl.w	r3, r1, r3
 8000440:	431a      	orrs	r2, r3
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	601a      	str	r2, [r3, #0]
			GPIOx->OTYPER = GPIOx->OTYPER & ~(1 << position);
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	2101      	movs	r1, #1
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	fa01 f202 	lsl.w	r2, r1, r2
 8000452:	43d2      	mvns	r2, r2
 8000454:	401a      	ands	r2, r3
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	605a      	str	r2, [r3, #4]
			GPIOx->OTYPER = GPIOx->OTYPER | (GPIO_Init->Type << position);
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	685a      	ldr	r2, [r3, #4]
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	6899      	ldr	r1, [r3, #8]
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	fa01 f303 	lsl.w	r3, r1, r3
 8000468:	431a      	orrs	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	605a      	str	r2, [r3, #4]
			GPIOx->OSPEEDR = GPIOx->OSPEEDR & ~(3 << position * 2);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	68fa      	ldr	r2, [r7, #12]
 8000474:	0052      	lsls	r2, r2, #1
 8000476:	2103      	movs	r1, #3
 8000478:	fa01 f202 	lsl.w	r2, r1, r2
 800047c:	43d2      	mvns	r2, r2
 800047e:	401a      	ands	r2, r3
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	609a      	str	r2, [r3, #8]
			GPIOx->OSPEEDR = GPIOx->OSPEEDR | (GPIO_Init->Speed << position * 2);
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	689a      	ldr	r2, [r3, #8]
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	6919      	ldr	r1, [r3, #16]
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	005b      	lsls	r3, r3, #1
 8000490:	fa01 f303 	lsl.w	r3, r1, r3
 8000494:	431a      	orrs	r2, r3
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	609a      	str	r2, [r3, #8]
			GPIOx->PUPDR = GPIOx->PUPDR & ~(3 << position * 2);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	68fa      	ldr	r2, [r7, #12]
 80004a0:	0052      	lsls	r2, r2, #1
 80004a2:	2103      	movs	r1, #3
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	43d2      	mvns	r2, r2
 80004aa:	401a      	ands	r2, r3
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	60da      	str	r2, [r3, #12]
			GPIOx->PUPDR = GPIOx->PUPDR | (GPIO_Init->Pull << position * 2);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	68da      	ldr	r2, [r3, #12]
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	68d9      	ldr	r1, [r3, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	005b      	lsls	r3, r3, #1
 80004bc:	fa01 f303 	lsl.w	r3, r1, r3
 80004c0:	431a      	orrs	r2, r3
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	60da      	str	r2, [r3, #12]
		}
		position++;
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	3301      	adds	r3, #1
 80004ca:	60fb      	str	r3, [r7, #12]
	while(((GPIO_Init->Pin) >> position) != 0x00u)
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	fa22 f303 	lsr.w	r3, r2, r3
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d194      	bne.n	8000404 <GPIO_init+0x10>
	}

}
 80004da:	bf00      	nop
 80004dc:	bf00      	nop
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <TIM_init>:

void TIM_init(TIMx_t *TIMx, TIMInit_t *TIM_Init)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
	CLRBIT(TIMx->CR1, CEN_BIT);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f023 0201 	bic.w	r2, r3, #1
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	601a      	str	r2, [r3, #0]
	if(TIM_Init->CEN != 0x0)
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	881b      	ldrh	r3, [r3, #0]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d005      	beq.n	8000512 <TIM_init+0x2a>
	{
		SETBIT(TIMx->CR1, CEN_BIT);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	f043 0201 	orr.w	r2, r3, #1
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]
	}

	CLRBIT(TIMx->CR1, ARPE_BIT);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	601a      	str	r2, [r3, #0]
	if(TIM_Init->ARPE != 0x0)
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	885b      	ldrh	r3, [r3, #2]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d005      	beq.n	8000532 <TIM_init+0x4a>
	{
		SETBIT(TIMx->CR1, ARPE_BIT);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	601a      	str	r2, [r3, #0]
	}

	CLRBIT(TIMx->CR1, OPM_BIT);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f023 0208 	bic.w	r2, r3, #8
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	601a      	str	r2, [r3, #0]
	if(TIM_Init->OPM != 0x0)
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	889b      	ldrh	r3, [r3, #4]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d005      	beq.n	8000552 <TIM_init+0x6a>
	{
		SETBIT(TIMx->CR1, OPM_BIT);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f043 0208 	orr.w	r2, r3, #8
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	601a      	str	r2, [r3, #0]
	}

	CLRBIT(TIMx->CR1, URS_BIT);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f023 0204 	bic.w	r2, r3, #4
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	601a      	str	r2, [r3, #0]
	if(TIM_Init->URS != 0x0)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	88db      	ldrh	r3, [r3, #6]
 8000562:	2b00      	cmp	r3, #0
 8000564:	d005      	beq.n	8000572 <TIM_init+0x8a>
	{
		SETBIT(TIMx->CR1, URS_BIT);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f043 0204 	orr.w	r2, r3, #4
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	601a      	str	r2, [r3, #0]
	}

	CLRBIT(TIMx->CR1, UDIS_BIT);
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	f023 0202 	bic.w	r2, r3, #2
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	601a      	str	r2, [r3, #0]
	if(TIM_Init->UDIS != 0x0)
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	891b      	ldrh	r3, [r3, #8]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d005      	beq.n	8000592 <TIM_init+0xaa>
	{
		SETBIT(TIMx->CR1, UDIS_BIT);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f043 0202 	orr.w	r2, r3, #2
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	601a      	str	r2, [r3, #0]
	}

	CLRBIT(TIMx->DIER, UIE_BIT);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	f023 0201 	bic.w	r2, r3, #1
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	60da      	str	r2, [r3, #12]
	if(TIM_Init->UIE != 0x0)
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	899b      	ldrh	r3, [r3, #12]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d005      	beq.n	80005b2 <TIM_init+0xca>
	{
		SETBIT(TIMx->DIER, UIE_BIT);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	f043 0201 	orr.w	r2, r3, #1
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	60da      	str	r2, [r3, #12]
	}

	TIMx->PSC = (uint32_t)TIM_Init->PRESCALOR;
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	89db      	ldrh	r3, [r3, #14]
 80005b6:	461a      	mov	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	629a      	str	r2, [r3, #40]	; 0x28

	TIMx->ARR = (uint32_t)TIM_Init->PERIOD;
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	8a1b      	ldrh	r3, [r3, #16]
 80005c0:	461a      	mov	r2, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	62da      	str	r2, [r3, #44]	; 0x2c

	CLRBIT(TIMx->EGR, UG_BIT);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f023 0201 	bic.w	r2, r3, #1
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	615a      	str	r2, [r3, #20]
	if(TIM_Init->UG != 0x0)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	895b      	ldrh	r3, [r3, #10]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d005      	beq.n	80005e6 <TIM_init+0xfe>
	{
		SETBIT(TIMx->EGR, UG_BIT);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	695b      	ldr	r3, [r3, #20]
 80005de:	f043 0201 	orr.w	r2, r3, #1
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	615a      	str	r2, [r3, #20]
	}
}
 80005e6:	bf00      	nop
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <turn_on_pin>:


void turn_on_pin(GPIOx_t* GPIOx, pin_t GPIO_Pin)
{
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
 80005fa:	460b      	mov	r3, r1
 80005fc:	807b      	strh	r3, [r7, #2]
	GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80005fe:	887a      	ldrh	r2, [r7, #2]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	619a      	str	r2, [r3, #24]
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <turn_off_pin>:

void turn_off_pin(GPIOx_t* GPIOx, pin_t GPIO_Pin)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	807b      	strh	r3, [r7, #2]
	  GPIOx->BRR = (uint32_t)GPIO_Pin;
 800061c:	887a      	ldrh	r2, [r7, #2]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <read_pin>:

PinState read_pin(GPIOx_t* GPIOx, pin_t GPIO_Pin)
{
 800062e:	b480      	push	{r7}
 8000630:	b083      	sub	sp, #12
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
 8000636:	460b      	mov	r3, r1
 8000638:	807b      	strh	r3, [r7, #2]
  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	691a      	ldr	r2, [r3, #16]
 800063e:	887b      	ldrh	r3, [r7, #2]
 8000640:	4013      	ands	r3, r2
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <read_pin+0x1c>
  {
	  return PIN_SET;
 8000646:	2301      	movs	r3, #1
 8000648:	e000      	b.n	800064c <read_pin+0x1e>
  }
  else
  {
	  return PIN_RESET;
 800064a:	2300      	movs	r3, #0
  }
}
 800064c:	4618      	mov	r0, r3
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <check_flag>:

FlagState check_flag(TIMx_t* TIMx)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	if(((TIMx->SR) & (1<<UIF_BIT)) != 0x0)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	691b      	ldr	r3, [r3, #16]
 8000664:	f003 0301 	and.w	r3, r3, #1
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <check_flag+0x18>
	{
		return FLAG_SET;
 800066c:	2301      	movs	r3, #1
 800066e:	e000      	b.n	8000672 <check_flag+0x1a>
	}
	return FLAG_RESET;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr

0800067e <clear_flag>:

void clear_flag(TIMx_t* TIMx)
{
 800067e:	b480      	push	{r7}
 8000680:	b083      	sub	sp, #12
 8000682:	af00      	add	r7, sp, #0
 8000684:	6078      	str	r0, [r7, #4]
	CLRBIT(TIMx->SR, UIF_BIT);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	691b      	ldr	r3, [r3, #16]
 800068a:	f023 0201 	bic.w	r2, r3, #1
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	611a      	str	r2, [r3, #16]
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <start_timer>:

void start_timer()
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
	SETBIT(TIM6_m->CR1, CEN_BIT);
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <start_timer+0x1c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <start_timer+0x1c>)
 80006aa:	f043 0301 	orr.w	r3, r3, #1
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	40001000 	.word	0x40001000

080006c0 <basic_TIM6_init>:
{
	CLRBIT(TIM6_m->CR1, CEN_BIT);
}

void basic_TIM6_init()
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
	TIM6_ENABLE();
 80006c6:	4b14      	ldr	r3, [pc, #80]	; (8000718 <basic_TIM6_init+0x58>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a13      	ldr	r2, [pc, #76]	; (8000718 <basic_TIM6_init+0x58>)
 80006cc:	f043 0310 	orr.w	r3, r3, #16
 80006d0:	6013      	str	r3, [r2, #0]

	TIMInit_t TIMInit = {0};
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	821a      	strh	r2, [r3, #16]

	TIMInit.CEN = 0; // Disable timer during setup
 80006e0:	2300      	movs	r3, #0
 80006e2:	80bb      	strh	r3, [r7, #4]
	TIMInit.ARPE = 1; // Enable ARR buffering
 80006e4:	2301      	movs	r3, #1
 80006e6:	80fb      	strh	r3, [r7, #6]
	TIMInit.OPM = 0; // Continuous mode
 80006e8:	2300      	movs	r3, #0
 80006ea:	813b      	strh	r3, [r7, #8]
	TIMInit.URS = 1; // Only overflow/underflow generates update
 80006ec:	2301      	movs	r3, #1
 80006ee:	817b      	strh	r3, [r7, #10]
	TIMInit.UDIS = 0; // Disable updates
 80006f0:	2300      	movs	r3, #0
 80006f2:	81bb      	strh	r3, [r7, #12]
	TIMInit.UG = 1; // Force an update to load the prescaler value
 80006f4:	2301      	movs	r3, #1
 80006f6:	81fb      	strh	r3, [r7, #14]
	TIMInit.UIE = 0; // Enable update interrupts (if using interrupts)
 80006f8:	2300      	movs	r3, #0
 80006fa:	823b      	strh	r3, [r7, #16]
	TIMInit.PRESCALOR = 2000 - 1;
 80006fc:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8000700:	827b      	strh	r3, [r7, #18]
	TIMInit.PERIOD = 1;
 8000702:	2301      	movs	r3, #1
 8000704:	82bb      	strh	r3, [r7, #20]

	TIM_init(TIM6_m, &TIMInit);
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	4619      	mov	r1, r3
 800070a:	4804      	ldr	r0, [pc, #16]	; (800071c <basic_TIM6_init+0x5c>)
 800070c:	f7ff feec 	bl	80004e8 <TIM_init>
}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40021058 	.word	0x40021058
 800071c:	40001000 	.word	0x40001000

08000720 <HULK_delay>:
		i++;
	}
}

void HULK_delay(int miliseconds)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	for(int i = 0;i < miliseconds;i++)
 8000728:	2300      	movs	r3, #0
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	e00c      	b.n	8000748 <HULK_delay+0x28>
	{
		while(check_flag(TIM6_m) != FLAG_SET);
 800072e:	bf00      	nop
 8000730:	480a      	ldr	r0, [pc, #40]	; (800075c <HULK_delay+0x3c>)
 8000732:	f7ff ff91 	bl	8000658 <check_flag>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d1f9      	bne.n	8000730 <HULK_delay+0x10>

		clear_flag(TIM6_m);
 800073c:	4807      	ldr	r0, [pc, #28]	; (800075c <HULK_delay+0x3c>)
 800073e:	f7ff ff9e 	bl	800067e <clear_flag>
	for(int i = 0;i < miliseconds;i++)
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	dbee      	blt.n	800072e <HULK_delay+0xe>
	}
}
 8000750:	bf00      	nop
 8000752:	bf00      	nop
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40001000 	.word	0x40001000

08000760 <main>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);

int main(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
  HAL_Init();
 8000766:	f000 f942 	bl	80009ee <HAL_Init>
  SystemClock_Config();
 800076a:	f000 f841 	bl	80007f0 <SystemClock_Config>
  MX_GPIO_Init();
 800076e:	f000 f885 	bl	800087c <MX_GPIO_Init>
  int displayed_number = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
  int frameCount = 1;
 8000776:	2301      	movs	r3, #1
 8000778:	603b      	str	r3, [r7, #0]
  clear_flag(TIM6_m);
 800077a:	481b      	ldr	r0, [pc, #108]	; (80007e8 <main+0x88>)
 800077c:	f7ff ff7f 	bl	800067e <clear_flag>
  start_timer();
 8000780:	f7ff ff8e 	bl	80006a0 <start_timer>
  while (1)
  {
	  if(frameCount%(SPEED_OF_COUNTER/NUMBER_OF_DELAYS_IN_DISPLAY/DELAY_LENGTH) == 0)
 8000784:	6839      	ldr	r1, [r7, #0]
 8000786:	4b19      	ldr	r3, [pc, #100]	; (80007ec <main+0x8c>)
 8000788:	fb83 2301 	smull	r2, r3, r3, r1
 800078c:	10da      	asrs	r2, r3, #3
 800078e:	17cb      	asrs	r3, r1, #31
 8000790:	1ad2      	subs	r2, r2, r3
 8000792:	4613      	mov	r3, r2
 8000794:	015b      	lsls	r3, r3, #5
 8000796:	1a9b      	subs	r3, r3, r2
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	4413      	add	r3, r2
 800079c:	1aca      	subs	r2, r1, r3
 800079e:	2a00      	cmp	r2, #0
 80007a0:	d11a      	bne.n	80007d8 <main+0x78>
	  {
		  frameCount = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	603b      	str	r3, [r7, #0]
		  if (joy_input_checker() == JOYSTICK_CENTER)
 80007a6:	f7ff fdef 	bl	8000388 <joy_input_checker>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b05      	cmp	r3, #5
 80007ae:	d103      	bne.n	80007b8 <main+0x58>
      	  {
    	  displayed_number -= 1;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	e002      	b.n	80007be <main+0x5e>
		  }
		  else
		  {
			  displayed_number += 1;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3301      	adds	r3, #1
 80007bc:	607b      	str	r3, [r7, #4]
		  }
		  if (displayed_number < MIN_DISPLAYED_NUMBER)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	da02      	bge.n	80007ca <main+0x6a>
		  {
			  displayed_number = MAX_DISPLAYED_NUMBER;
 80007c4:	f242 730f 	movw	r3, #9999	; 0x270f
 80007c8:	607b      	str	r3, [r7, #4]
		  }
		  if (displayed_number > MAX_DISPLAYED_NUMBER)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80007d0:	4293      	cmp	r3, r2
 80007d2:	dd01      	ble.n	80007d8 <main+0x78>
		  {
			  displayed_number = MIN_DISPLAYED_NUMBER;
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
		  }
	  }
	  frameCount++;
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	3301      	adds	r3, #1
 80007dc:	603b      	str	r3, [r7, #0]
	  display_number(displayed_number, DELAY_LENGTH);
 80007de:	2102      	movs	r1, #2
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff fd51 	bl	8000288 <display_number>
	  if(frameCount%(SPEED_OF_COUNTER/NUMBER_OF_DELAYS_IN_DISPLAY/DELAY_LENGTH) == 0)
 80007e6:	e7cd      	b.n	8000784 <main+0x24>
 80007e8:	40001000 	.word	0x40001000
 80007ec:	10624dd3 	.word	0x10624dd3

080007f0 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b096      	sub	sp, #88	; 0x58
 80007f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	2244      	movs	r2, #68	; 0x44
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 f8ba 	bl	8001978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000804:	463b      	mov	r3, r7
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000812:	2310      	movs	r3, #16
 8000814:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000816:	2301      	movs	r3, #1
 8000818:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800081e:	2360      	movs	r3, #96	; 0x60
 8000820:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000822:	2300      	movs	r3, #0
 8000824:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	4618      	mov	r0, r3
 800082c:	f000 fa9e 	bl	8000d6c <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8000836:	f000 f829 	bl	800088c <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800083a:	230f      	movs	r3, #15
 800083c:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800084e:	463b      	mov	r3, r7
 8000850:	2100      	movs	r1, #0
 8000852:	4618      	mov	r0, r3
 8000854:	f000 fea4 	bl	80015a0 <HAL_RCC_ClockConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800085e:	f000 f815 	bl	800088c <Error_Handler>
  }

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000862:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000866:	f000 fa2b 	bl	8000cc0 <HAL_PWREx_ControlVoltageScaling>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000870:	f000 f80c 	bl	800088c <Error_Handler>
  }
}
 8000874:	bf00      	nop
 8000876:	3758      	adds	r7, #88	; 0x58
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  JOY_STICK_init();
 8000880:	f7ff fd54 	bl	800032c <JOY_STICK_init>
  DIGIT_init();
 8000884:	f7ff fcb2 	bl	80001ec <DIGIT_init>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <Error_Handler>:

void Error_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
	...

0800089c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <HAL_MspInit+0x44>)
 80008a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008a6:	4a0e      	ldr	r2, [pc, #56]	; (80008e0 <HAL_MspInit+0x44>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6613      	str	r3, [r2, #96]	; 0x60
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <HAL_MspInit+0x44>)
 80008b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <HAL_MspInit+0x44>)
 80008bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008be:	4a08      	ldr	r2, [pc, #32]	; (80008e0 <HAL_MspInit+0x44>)
 80008c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c4:	6593      	str	r3, [r2, #88]	; 0x58
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_MspInit+0x44>)
 80008c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40021000 	.word	0x40021000

080008e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e8:	e7fe      	b.n	80008e8 <NMI_Handler+0x4>

080008ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ee:	e7fe      	b.n	80008ee <HardFault_Handler+0x4>

080008f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <MemManage_Handler+0x4>

080008f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fa:	e7fe      	b.n	80008fa <BusFault_Handler+0x4>

080008fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000900:	e7fe      	b.n	8000900 <UsageFault_Handler+0x4>

08000902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000930:	f000 f8b2 	bl	8000a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}

08000938 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <SystemInit+0x20>)
 800093e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000942:	4a05      	ldr	r2, [pc, #20]	; (8000958 <SystemInit+0x20>)
 8000944:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000948:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <turn_on_pin_struct>:
	GPIOInit.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_init(pin.port, &GPIOInit);
}

void turn_on_pin_struct(GPIO_Pin pin)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	463b      	mov	r3, r7
 8000964:	e883 0003 	stmia.w	r3, {r0, r1}
	turn_on_pin(pin.port, pin.pin);
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	88ba      	ldrh	r2, [r7, #4]
 800096c:	4611      	mov	r1, r2
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff fe3f 	bl	80005f2 <turn_on_pin>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <turn_off_pin_struct>:

void turn_off_pin_struct(GPIO_Pin pin)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	463b      	mov	r3, r7
 8000984:	e883 0003 	stmia.w	r3, {r0, r1}
	turn_off_pin(pin.port, pin.pin);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	88ba      	ldrh	r2, [r7, #4]
 800098c:	4611      	mov	r1, r2
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff fe3e 	bl	8000610 <turn_off_pin>
}
 8000994:	bf00      	nop
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800099c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a0:	f7ff ffca 	bl	8000938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a4:	480c      	ldr	r0, [pc, #48]	; (80009d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80009a6:	490d      	ldr	r1, [pc, #52]	; (80009dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80009a8:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <LoopForever+0xe>)
  movs r3, #0
 80009aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009ac:	e002      	b.n	80009b4 <LoopCopyDataInit>

080009ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b2:	3304      	adds	r3, #4

080009b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b8:	d3f9      	bcc.n	80009ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009bc:	4c0a      	ldr	r4, [pc, #40]	; (80009e8 <LoopForever+0x16>)
  movs r3, #0
 80009be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c0:	e001      	b.n	80009c6 <LoopFillZerobss>

080009c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c4:	3204      	adds	r2, #4

080009c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c8:	d3fb      	bcc.n	80009c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ca:	f000 ffdd 	bl	8001988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009ce:	f7ff fec7 	bl	8000760 <main>

080009d2 <LoopForever>:

LoopForever:
    b LoopForever
 80009d2:	e7fe      	b.n	80009d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009d4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e0:	08001a5c 	.word	0x08001a5c
  ldr r2, =_sbss
 80009e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009e8:	2000002c 	.word	0x2000002c

080009ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <ADC1_2_IRQHandler>

080009ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009f4:	2300      	movs	r3, #0
 80009f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f8:	2003      	movs	r0, #3
 80009fa:	f000 f91f 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009fe:	200f      	movs	r0, #15
 8000a00:	f000 f80e 	bl	8000a20 <HAL_InitTick>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d002      	beq.n	8000a10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	e001      	b.n	8000a14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a10:	f7ff ff44 	bl	800089c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a14:	79fb      	ldrb	r3, [r7, #7]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a2c:	4b17      	ldr	r3, [pc, #92]	; (8000a8c <HAL_InitTick+0x6c>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d023      	beq.n	8000a7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a34:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <HAL_InitTick+0x70>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <HAL_InitTick+0x6c>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 f91d 	bl	8000c8a <HAL_SYSTICK_Config>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d10f      	bne.n	8000a76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2b0f      	cmp	r3, #15
 8000a5a:	d809      	bhi.n	8000a70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	6879      	ldr	r1, [r7, #4]
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a64:	f000 f8f5 	bl	8000c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a68:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <HAL_InitTick+0x74>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6013      	str	r3, [r2, #0]
 8000a6e:	e007      	b.n	8000a80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a70:	2301      	movs	r3, #1
 8000a72:	73fb      	strb	r3, [r7, #15]
 8000a74:	e004      	b.n	8000a80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	73fb      	strb	r3, [r7, #15]
 8000a7a:	e001      	b.n	8000a80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3710      	adds	r7, #16
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20000000 	.word	0x20000000
 8000a94:	20000004 	.word	0x20000004

08000a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <HAL_IncTick+0x20>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_IncTick+0x24>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a04      	ldr	r2, [pc, #16]	; (8000abc <HAL_IncTick+0x24>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	20000028 	.word	0x20000028

08000ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac4:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <HAL_GetTick+0x14>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20000028 	.word	0x20000028

08000ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af4:	4013      	ands	r3, r2
 8000af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0a:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	60d3      	str	r3, [r2, #12]
}
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <__NVIC_GetPriorityGrouping+0x18>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	0a1b      	lsrs	r3, r3, #8
 8000b2a:	f003 0307 	and.w	r3, r3, #7
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	6039      	str	r1, [r7, #0]
 8000b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0a      	blt.n	8000b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	490c      	ldr	r1, [pc, #48]	; (8000b88 <__NVIC_SetPriority+0x4c>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	0112      	lsls	r2, r2, #4
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	440b      	add	r3, r1
 8000b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b64:	e00a      	b.n	8000b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4908      	ldr	r1, [pc, #32]	; (8000b8c <__NVIC_SetPriority+0x50>)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3b04      	subs	r3, #4
 8000b74:	0112      	lsls	r2, r2, #4
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	440b      	add	r3, r1
 8000b7a:	761a      	strb	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b089      	sub	sp, #36	; 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	f003 0307 	and.w	r3, r3, #7
 8000ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	f1c3 0307 	rsb	r3, r3, #7
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	bf28      	it	cs
 8000bae:	2304      	movcs	r3, #4
 8000bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	2b06      	cmp	r3, #6
 8000bb8:	d902      	bls.n	8000bc0 <NVIC_EncodePriority+0x30>
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3b03      	subs	r3, #3
 8000bbe:	e000      	b.n	8000bc2 <NVIC_EncodePriority+0x32>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	fa01 f303 	lsl.w	r3, r1, r3
 8000be2:	43d9      	mvns	r1, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	4313      	orrs	r3, r2
         );
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3724      	adds	r7, #36	; 0x24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c08:	d301      	bcc.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00f      	b.n	8000c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <SysTick_Config+0x40>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	210f      	movs	r1, #15
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c1c:	f7ff ff8e 	bl	8000b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SysTick_Config+0x40>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SysTick_Config+0x40>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ff47 	bl	8000ad8 <__NVIC_SetPriorityGrouping>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
 8000c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c64:	f7ff ff5c 	bl	8000b20 <__NVIC_GetPriorityGrouping>
 8000c68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	68b9      	ldr	r1, [r7, #8]
 8000c6e:	6978      	ldr	r0, [r7, #20]
 8000c70:	f7ff ff8e 	bl	8000b90 <NVIC_EncodePriority>
 8000c74:	4602      	mov	r2, r0
 8000c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff5d 	bl	8000b3c <__NVIC_SetPriority>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff ffb0 	bl	8000bf8 <SysTick_Config>
 8000c98:	4603      	mov	r3, r0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ca8:	4b04      	ldr	r3, [pc, #16]	; (8000cbc <HAL_PWREx_GetVoltageRange+0x18>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40007000 	.word	0x40007000

08000cc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000cce:	d130      	bne.n	8000d32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cd0:	4b23      	ldr	r3, [pc, #140]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000cdc:	d038      	beq.n	8000d50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cde:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ce6:	4a1e      	ldr	r2, [pc, #120]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ce8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000cee:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2232      	movs	r2, #50	; 0x32
 8000cf4:	fb02 f303 	mul.w	r3, r2, r3
 8000cf8:	4a1b      	ldr	r2, [pc, #108]	; (8000d68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfe:	0c9b      	lsrs	r3, r3, #18
 8000d00:	3301      	adds	r3, #1
 8000d02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d04:	e002      	b.n	8000d0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d0e:	695b      	ldr	r3, [r3, #20]
 8000d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d18:	d102      	bne.n	8000d20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f2      	bne.n	8000d06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d20:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d22:	695b      	ldr	r3, [r3, #20]
 8000d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d2c:	d110      	bne.n	8000d50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e00f      	b.n	8000d52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d32:	4b0b      	ldr	r3, [pc, #44]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d3e:	d007      	beq.n	8000d50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d48:	4a05      	ldr	r2, [pc, #20]	; (8000d60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3714      	adds	r7, #20
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40007000 	.word	0x40007000
 8000d64:	20000000 	.word	0x20000000
 8000d68:	431bde83 	.word	0x431bde83

08000d6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d102      	bne.n	8000d80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	f000 bc08 	b.w	8001590 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d80:	4b96      	ldr	r3, [pc, #600]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f003 030c 	and.w	r3, r3, #12
 8000d88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d8a:	4b94      	ldr	r3, [pc, #592]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	f003 0303 	and.w	r3, r3, #3
 8000d92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0310 	and.w	r3, r3, #16
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	f000 80e4 	beq.w	8000f6a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d007      	beq.n	8000db8 <HAL_RCC_OscConfig+0x4c>
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	2b0c      	cmp	r3, #12
 8000dac:	f040 808b 	bne.w	8000ec6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	f040 8087 	bne.w	8000ec6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000db8:	4b88      	ldr	r3, [pc, #544]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d005      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x64>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d101      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e3df      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6a1a      	ldr	r2, [r3, #32]
 8000dd4:	4b81      	ldr	r3, [pc, #516]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d004      	beq.n	8000dea <HAL_RCC_OscConfig+0x7e>
 8000de0:	4b7e      	ldr	r3, [pc, #504]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000de8:	e005      	b.n	8000df6 <HAL_RCC_OscConfig+0x8a>
 8000dea:	4b7c      	ldr	r3, [pc, #496]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000df0:	091b      	lsrs	r3, r3, #4
 8000df2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d223      	bcs.n	8000e42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fd5a 	bl	80018b8 <RCC_SetFlashLatencyFromMSIRange>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e3c0      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e0e:	4b73      	ldr	r3, [pc, #460]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a72      	ldr	r2, [pc, #456]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e14:	f043 0308 	orr.w	r3, r3, #8
 8000e18:	6013      	str	r3, [r2, #0]
 8000e1a:	4b70      	ldr	r3, [pc, #448]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a1b      	ldr	r3, [r3, #32]
 8000e26:	496d      	ldr	r1, [pc, #436]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e2c:	4b6b      	ldr	r3, [pc, #428]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	69db      	ldr	r3, [r3, #28]
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	4968      	ldr	r1, [pc, #416]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	604b      	str	r3, [r1, #4]
 8000e40:	e025      	b.n	8000e8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e42:	4b66      	ldr	r3, [pc, #408]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a65      	ldr	r2, [pc, #404]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e48:	f043 0308 	orr.w	r3, r3, #8
 8000e4c:	6013      	str	r3, [r2, #0]
 8000e4e:	4b63      	ldr	r3, [pc, #396]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	4960      	ldr	r1, [pc, #384]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e60:	4b5e      	ldr	r3, [pc, #376]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	69db      	ldr	r3, [r3, #28]
 8000e6c:	021b      	lsls	r3, r3, #8
 8000e6e:	495b      	ldr	r1, [pc, #364]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e70:	4313      	orrs	r3, r2
 8000e72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d109      	bne.n	8000e8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6a1b      	ldr	r3, [r3, #32]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fd1a 	bl	80018b8 <RCC_SetFlashLatencyFromMSIRange>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e380      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e8e:	f000 fc87 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 8000e92:	4602      	mov	r2, r0
 8000e94:	4b51      	ldr	r3, [pc, #324]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	091b      	lsrs	r3, r3, #4
 8000e9a:	f003 030f 	and.w	r3, r3, #15
 8000e9e:	4950      	ldr	r1, [pc, #320]	; (8000fe0 <HAL_RCC_OscConfig+0x274>)
 8000ea0:	5ccb      	ldrb	r3, [r1, r3]
 8000ea2:	f003 031f 	and.w	r3, r3, #31
 8000ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eaa:	4a4e      	ldr	r2, [pc, #312]	; (8000fe4 <HAL_RCC_OscConfig+0x278>)
 8000eac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000eae:	4b4e      	ldr	r3, [pc, #312]	; (8000fe8 <HAL_RCC_OscConfig+0x27c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fdb4 	bl	8000a20 <HAL_InitTick>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d052      	beq.n	8000f68 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	e364      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d032      	beq.n	8000f34 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ece:	4b43      	ldr	r3, [pc, #268]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a42      	ldr	r2, [pc, #264]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eda:	f7ff fdf1 	bl	8000ac0 <HAL_GetTick>
 8000ede:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ee2:	f7ff fded 	bl	8000ac0 <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e34d      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ef4:	4b39      	ldr	r3, [pc, #228]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f0      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f00:	4b36      	ldr	r3, [pc, #216]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a35      	ldr	r2, [pc, #212]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f06:	f043 0308 	orr.w	r3, r3, #8
 8000f0a:	6013      	str	r3, [r2, #0]
 8000f0c:	4b33      	ldr	r3, [pc, #204]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	4930      	ldr	r1, [pc, #192]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f1e:	4b2f      	ldr	r3, [pc, #188]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	021b      	lsls	r3, r3, #8
 8000f2c:	492b      	ldr	r1, [pc, #172]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	604b      	str	r3, [r1, #4]
 8000f32:	e01a      	b.n	8000f6a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f34:	4b29      	ldr	r3, [pc, #164]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a28      	ldr	r2, [pc, #160]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f3a:	f023 0301 	bic.w	r3, r3, #1
 8000f3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f40:	f7ff fdbe 	bl	8000ac0 <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f46:	e008      	b.n	8000f5a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f48:	f7ff fdba 	bl	8000ac0 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e31a      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f5a:	4b20      	ldr	r3, [pc, #128]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f0      	bne.n	8000f48 <HAL_RCC_OscConfig+0x1dc>
 8000f66:	e000      	b.n	8000f6a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d073      	beq.n	800105e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	2b08      	cmp	r3, #8
 8000f7a:	d005      	beq.n	8000f88 <HAL_RCC_OscConfig+0x21c>
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	2b0c      	cmp	r3, #12
 8000f80:	d10e      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	2b03      	cmp	r3, #3
 8000f86:	d10b      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f88:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d063      	beq.n	800105c <HAL_RCC_OscConfig+0x2f0>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d15f      	bne.n	800105c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e2f7      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fa8:	d106      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x24c>
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a0b      	ldr	r2, [pc, #44]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	e025      	b.n	8001004 <HAL_RCC_OscConfig+0x298>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fc0:	d114      	bne.n	8000fec <HAL_RCC_OscConfig+0x280>
 8000fc2:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a05      	ldr	r2, [pc, #20]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a02      	ldr	r2, [pc, #8]	; (8000fdc <HAL_RCC_OscConfig+0x270>)
 8000fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fd8:	6013      	str	r3, [r2, #0]
 8000fda:	e013      	b.n	8001004 <HAL_RCC_OscConfig+0x298>
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	08001a14 	.word	0x08001a14
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	4ba0      	ldr	r3, [pc, #640]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a9f      	ldr	r2, [pc, #636]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8000ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	4b9d      	ldr	r3, [pc, #628]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a9c      	ldr	r2, [pc, #624]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8000ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d013      	beq.n	8001034 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800100c:	f7ff fd58 	bl	8000ac0 <HAL_GetTick>
 8001010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001014:	f7ff fd54 	bl	8000ac0 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b64      	cmp	r3, #100	; 0x64
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e2b4      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001026:	4b92      	ldr	r3, [pc, #584]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0f0      	beq.n	8001014 <HAL_RCC_OscConfig+0x2a8>
 8001032:	e014      	b.n	800105e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001034:	f7ff fd44 	bl	8000ac0 <HAL_GetTick>
 8001038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800103c:	f7ff fd40 	bl	8000ac0 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b64      	cmp	r3, #100	; 0x64
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e2a0      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800104e:	4b88      	ldr	r3, [pc, #544]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f0      	bne.n	800103c <HAL_RCC_OscConfig+0x2d0>
 800105a:	e000      	b.n	800105e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800105c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d060      	beq.n	800112c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	2b04      	cmp	r3, #4
 800106e:	d005      	beq.n	800107c <HAL_RCC_OscConfig+0x310>
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	2b0c      	cmp	r3, #12
 8001074:	d119      	bne.n	80010aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	2b02      	cmp	r3, #2
 800107a:	d116      	bne.n	80010aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800107c:	4b7c      	ldr	r3, [pc, #496]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <HAL_RCC_OscConfig+0x328>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d101      	bne.n	8001094 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e27d      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001094:	4b76      	ldr	r3, [pc, #472]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	061b      	lsls	r3, r3, #24
 80010a2:	4973      	ldr	r1, [pc, #460]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010a4:	4313      	orrs	r3, r2
 80010a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010a8:	e040      	b.n	800112c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d023      	beq.n	80010fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010b2:	4b6f      	ldr	r3, [pc, #444]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a6e      	ldr	r2, [pc, #440]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010be:	f7ff fcff 	bl	8000ac0 <HAL_GetTick>
 80010c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010c4:	e008      	b.n	80010d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010c6:	f7ff fcfb 	bl	8000ac0 <HAL_GetTick>
 80010ca:	4602      	mov	r2, r0
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e25b      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010d8:	4b65      	ldr	r3, [pc, #404]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0f0      	beq.n	80010c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e4:	4b62      	ldr	r3, [pc, #392]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	061b      	lsls	r3, r3, #24
 80010f2:	495f      	ldr	r1, [pc, #380]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010f4:	4313      	orrs	r3, r2
 80010f6:	604b      	str	r3, [r1, #4]
 80010f8:	e018      	b.n	800112c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010fa:	4b5d      	ldr	r3, [pc, #372]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a5c      	ldr	r2, [pc, #368]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001106:	f7ff fcdb 	bl	8000ac0 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800110e:	f7ff fcd7 	bl	8000ac0 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e237      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001120:	4b53      	ldr	r3, [pc, #332]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001128:	2b00      	cmp	r3, #0
 800112a:	d1f0      	bne.n	800110e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	2b00      	cmp	r3, #0
 8001136:	d03c      	beq.n	80011b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d01c      	beq.n	800117a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001140:	4b4b      	ldr	r3, [pc, #300]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001142:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001146:	4a4a      	ldr	r2, [pc, #296]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001150:	f7ff fcb6 	bl	8000ac0 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001156:	e008      	b.n	800116a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001158:	f7ff fcb2 	bl	8000ac0 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d901      	bls.n	800116a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e212      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800116a:	4b41      	ldr	r3, [pc, #260]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800116c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0ef      	beq.n	8001158 <HAL_RCC_OscConfig+0x3ec>
 8001178:	e01b      	b.n	80011b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800117a:	4b3d      	ldr	r3, [pc, #244]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800117c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001180:	4a3b      	ldr	r2, [pc, #236]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800118a:	f7ff fc99 	bl	8000ac0 <HAL_GetTick>
 800118e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001192:	f7ff fc95 	bl	8000ac0 <HAL_GetTick>
 8001196:	4602      	mov	r2, r0
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e1f5      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011a4:	4b32      	ldr	r3, [pc, #200]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80011a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1ef      	bne.n	8001192 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 80a6 	beq.w	800130c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011c0:	2300      	movs	r3, #0
 80011c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80011c4:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80011c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d10d      	bne.n	80011ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011d0:	4b27      	ldr	r3, [pc, #156]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80011d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d4:	4a26      	ldr	r2, [pc, #152]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80011d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011da:	6593      	str	r3, [r2, #88]	; 0x58
 80011dc:	4b24      	ldr	r3, [pc, #144]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 80011de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011e8:	2301      	movs	r3, #1
 80011ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ec:	4b21      	ldr	r3, [pc, #132]	; (8001274 <HAL_RCC_OscConfig+0x508>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d118      	bne.n	800122a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011f8:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <HAL_RCC_OscConfig+0x508>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a1d      	ldr	r2, [pc, #116]	; (8001274 <HAL_RCC_OscConfig+0x508>)
 80011fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001202:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001204:	f7ff fc5c 	bl	8000ac0 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800120c:	f7ff fc58 	bl	8000ac0 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e1b8      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <HAL_RCC_OscConfig+0x508>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d108      	bne.n	8001244 <HAL_RCC_OscConfig+0x4d8>
 8001232:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001238:	4a0d      	ldr	r2, [pc, #52]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001242:	e029      	b.n	8001298 <HAL_RCC_OscConfig+0x52c>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	2b05      	cmp	r3, #5
 800124a:	d115      	bne.n	8001278 <HAL_RCC_OscConfig+0x50c>
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800124e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001252:	4a07      	ldr	r2, [pc, #28]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 800125e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001262:	4a03      	ldr	r2, [pc, #12]	; (8001270 <HAL_RCC_OscConfig+0x504>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800126c:	e014      	b.n	8001298 <HAL_RCC_OscConfig+0x52c>
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000
 8001274:	40007000 	.word	0x40007000
 8001278:	4b9d      	ldr	r3, [pc, #628]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800127a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800127e:	4a9c      	ldr	r2, [pc, #624]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001280:	f023 0301 	bic.w	r3, r3, #1
 8001284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001288:	4b99      	ldr	r3, [pc, #612]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800128a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800128e:	4a98      	ldr	r2, [pc, #608]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001290:	f023 0304 	bic.w	r3, r3, #4
 8001294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d016      	beq.n	80012ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012a0:	f7ff fc0e 	bl	8000ac0 <HAL_GetTick>
 80012a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012a6:	e00a      	b.n	80012be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a8:	f7ff fc0a 	bl	8000ac0 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e168      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012be:	4b8c      	ldr	r3, [pc, #560]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80012c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d0ed      	beq.n	80012a8 <HAL_RCC_OscConfig+0x53c>
 80012cc:	e015      	b.n	80012fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ce:	f7ff fbf7 	bl	8000ac0 <HAL_GetTick>
 80012d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012d4:	e00a      	b.n	80012ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012d6:	f7ff fbf3 	bl	8000ac0 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e151      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012ec:	4b80      	ldr	r3, [pc, #512]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80012ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1ed      	bne.n	80012d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012fa:	7ffb      	ldrb	r3, [r7, #31]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d105      	bne.n	800130c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001300:	4b7b      	ldr	r3, [pc, #492]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001304:	4a7a      	ldr	r2, [pc, #488]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001306:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800130a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0320 	and.w	r3, r3, #32
 8001314:	2b00      	cmp	r3, #0
 8001316:	d03c      	beq.n	8001392 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	2b00      	cmp	r3, #0
 800131e:	d01c      	beq.n	800135a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001320:	4b73      	ldr	r3, [pc, #460]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001322:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001326:	4a72      	ldr	r2, [pc, #456]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001330:	f7ff fbc6 	bl	8000ac0 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001338:	f7ff fbc2 	bl	8000ac0 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e122      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800134a:	4b69      	ldr	r3, [pc, #420]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800134c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0ef      	beq.n	8001338 <HAL_RCC_OscConfig+0x5cc>
 8001358:	e01b      	b.n	8001392 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800135a:	4b65      	ldr	r3, [pc, #404]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800135c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001360:	4a63      	ldr	r2, [pc, #396]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001362:	f023 0301 	bic.w	r3, r3, #1
 8001366:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800136a:	f7ff fba9 	bl	8000ac0 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001372:	f7ff fba5 	bl	8000ac0 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e105      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001384:	4b5a      	ldr	r3, [pc, #360]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001386:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1ef      	bne.n	8001372 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001396:	2b00      	cmp	r3, #0
 8001398:	f000 80f9 	beq.w	800158e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	f040 80cf 	bne.w	8001544 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80013a6:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	f003 0203 	and.w	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d12c      	bne.n	8001414 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	3b01      	subs	r3, #1
 80013c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d123      	bne.n	8001414 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013d8:	429a      	cmp	r2, r3
 80013da:	d11b      	bne.n	8001414 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d113      	bne.n	8001414 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f6:	085b      	lsrs	r3, r3, #1
 80013f8:	3b01      	subs	r3, #1
 80013fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d109      	bne.n	8001414 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	085b      	lsrs	r3, r3, #1
 800140c:	3b01      	subs	r3, #1
 800140e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001410:	429a      	cmp	r2, r3
 8001412:	d071      	beq.n	80014f8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	2b0c      	cmp	r3, #12
 8001418:	d068      	beq.n	80014ec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800141a:	4b35      	ldr	r3, [pc, #212]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d105      	bne.n	8001432 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e0ac      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a2d      	ldr	r2, [pc, #180]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800143c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001440:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001442:	f7ff fb3d 	bl	8000ac0 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800144a:	f7ff fb39 	bl	8000ac0 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e099      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800145c:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1f0      	bne.n	800144a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001468:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 800146a:	68da      	ldr	r2, [r3, #12]
 800146c:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <HAL_RCC_OscConfig+0x788>)
 800146e:	4013      	ands	r3, r2
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001478:	3a01      	subs	r2, #1
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	4311      	orrs	r1, r2
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001482:	0212      	lsls	r2, r2, #8
 8001484:	4311      	orrs	r1, r2
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800148a:	0852      	lsrs	r2, r2, #1
 800148c:	3a01      	subs	r2, #1
 800148e:	0552      	lsls	r2, r2, #21
 8001490:	4311      	orrs	r1, r2
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001496:	0852      	lsrs	r2, r2, #1
 8001498:	3a01      	subs	r2, #1
 800149a:	0652      	lsls	r2, r2, #25
 800149c:	4311      	orrs	r1, r2
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014a2:	06d2      	lsls	r2, r2, #27
 80014a4:	430a      	orrs	r2, r1
 80014a6:	4912      	ldr	r1, [pc, #72]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014a8:	4313      	orrs	r3, r2
 80014aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a0f      	ldr	r2, [pc, #60]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014b8:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	4a0c      	ldr	r2, [pc, #48]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014c4:	f7ff fafc 	bl	8000ac0 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014cc:	f7ff faf8 	bl	8000ac0 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e058      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014de:	4b04      	ldr	r3, [pc, #16]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0f0      	beq.n	80014cc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014ea:	e050      	b.n	800158e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e04f      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
 80014f0:	40021000 	.word	0x40021000
 80014f4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014f8:	4b27      	ldr	r3, [pc, #156]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d144      	bne.n	800158e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001504:	4b24      	ldr	r3, [pc, #144]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a23      	ldr	r2, [pc, #140]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 800150a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800150e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001510:	4b21      	ldr	r3, [pc, #132]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4a20      	ldr	r2, [pc, #128]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800151a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800151c:	f7ff fad0 	bl	8000ac0 <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001524:	f7ff facc 	bl	8000ac0 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e02c      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x7b8>
 8001542:	e024      	b.n	800158e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	2b0c      	cmp	r3, #12
 8001548:	d01f      	beq.n	800158a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001550:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001554:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001556:	f7ff fab3 	bl	8000ac0 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800155e:	f7ff faaf 	bl	8000ac0 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e00f      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1f0      	bne.n	800155e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	4905      	ldr	r1, [pc, #20]	; (8001598 <HAL_RCC_OscConfig+0x82c>)
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <HAL_RCC_OscConfig+0x830>)
 8001584:	4013      	ands	r3, r2
 8001586:	60cb      	str	r3, [r1, #12]
 8001588:	e001      	b.n	800158e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e000      	b.n	8001590 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	3720      	adds	r7, #32
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000
 800159c:	feeefffc 	.word	0xfeeefffc

080015a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e0e7      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015b4:	4b75      	ldr	r3, [pc, #468]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d910      	bls.n	80015e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015c2:	4b72      	ldr	r3, [pc, #456]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f023 0207 	bic.w	r2, r3, #7
 80015ca:	4970      	ldr	r1, [pc, #448]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d2:	4b6e      	ldr	r3, [pc, #440]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d001      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e0cf      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d010      	beq.n	8001612 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689a      	ldr	r2, [r3, #8]
 80015f4:	4b66      	ldr	r3, [pc, #408]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d908      	bls.n	8001612 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001600:	4b63      	ldr	r3, [pc, #396]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	4960      	ldr	r1, [pc, #384]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 800160e:	4313      	orrs	r3, r2
 8001610:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d04c      	beq.n	80016b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b03      	cmp	r3, #3
 8001624:	d107      	bne.n	8001636 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001626:	4b5a      	ldr	r3, [pc, #360]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d121      	bne.n	8001676 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e0a6      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b02      	cmp	r3, #2
 800163c:	d107      	bne.n	800164e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800163e:	4b54      	ldr	r3, [pc, #336]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d115      	bne.n	8001676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e09a      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d107      	bne.n	8001666 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001656:	4b4e      	ldr	r3, [pc, #312]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d109      	bne.n	8001676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e08e      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001666:	4b4a      	ldr	r3, [pc, #296]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800166e:	2b00      	cmp	r3, #0
 8001670:	d101      	bne.n	8001676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e086      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001676:	4b46      	ldr	r3, [pc, #280]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f023 0203 	bic.w	r2, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	4943      	ldr	r1, [pc, #268]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001684:	4313      	orrs	r3, r2
 8001686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001688:	f7ff fa1a 	bl	8000ac0 <HAL_GetTick>
 800168c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168e:	e00a      	b.n	80016a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001690:	f7ff fa16 	bl	8000ac0 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	f241 3288 	movw	r2, #5000	; 0x1388
 800169e:	4293      	cmp	r3, r2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e06e      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a6:	4b3a      	ldr	r3, [pc, #232]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f003 020c 	and.w	r2, r3, #12
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d1eb      	bne.n	8001690 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d010      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	4b31      	ldr	r3, [pc, #196]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d208      	bcs.n	80016e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d4:	4b2e      	ldr	r3, [pc, #184]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	492b      	ldr	r1, [pc, #172]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016e6:	4b29      	ldr	r3, [pc, #164]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d210      	bcs.n	8001716 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f4:	4b25      	ldr	r3, [pc, #148]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f023 0207 	bic.w	r2, r3, #7
 80016fc:	4923      	ldr	r1, [pc, #140]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	4313      	orrs	r3, r2
 8001702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <HAL_RCC_ClockConfig+0x1ec>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d001      	beq.n	8001716 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e036      	b.n	8001784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	2b00      	cmp	r3, #0
 8001720:	d008      	beq.n	8001734 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	4918      	ldr	r1, [pc, #96]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001730:	4313      	orrs	r3, r2
 8001732:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d009      	beq.n	8001754 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001740:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	4910      	ldr	r1, [pc, #64]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 8001750:	4313      	orrs	r3, r2
 8001752:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001754:	f000 f824 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 8001758:	4602      	mov	r2, r0
 800175a:	4b0d      	ldr	r3, [pc, #52]	; (8001790 <HAL_RCC_ClockConfig+0x1f0>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	091b      	lsrs	r3, r3, #4
 8001760:	f003 030f 	and.w	r3, r3, #15
 8001764:	490b      	ldr	r1, [pc, #44]	; (8001794 <HAL_RCC_ClockConfig+0x1f4>)
 8001766:	5ccb      	ldrb	r3, [r1, r3]
 8001768:	f003 031f 	and.w	r3, r3, #31
 800176c:	fa22 f303 	lsr.w	r3, r2, r3
 8001770:	4a09      	ldr	r2, [pc, #36]	; (8001798 <HAL_RCC_ClockConfig+0x1f8>)
 8001772:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <HAL_RCC_ClockConfig+0x1fc>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff f951 	bl	8000a20 <HAL_InitTick>
 800177e:	4603      	mov	r3, r0
 8001780:	72fb      	strb	r3, [r7, #11]

  return status;
 8001782:	7afb      	ldrb	r3, [r7, #11]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40022000 	.word	0x40022000
 8001790:	40021000 	.word	0x40021000
 8001794:	08001a14 	.word	0x08001a14
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017ae:	4b3e      	ldr	r3, [pc, #248]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
 80017b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017b8:	4b3b      	ldr	r3, [pc, #236]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_GetSysClockFreq+0x34>
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	2b0c      	cmp	r3, #12
 80017cc:	d121      	bne.n	8001812 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d11e      	bne.n	8001812 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80017d4:	4b34      	ldr	r3, [pc, #208]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0308 	and.w	r3, r3, #8
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d107      	bne.n	80017f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80017e0:	4b31      	ldr	r3, [pc, #196]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017e6:	0a1b      	lsrs	r3, r3, #8
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	e005      	b.n	80017fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80017f0:	4b2d      	ldr	r3, [pc, #180]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80017fc:	4a2b      	ldr	r2, [pc, #172]	; (80018ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001804:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d10d      	bne.n	8001828 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001810:	e00a      	b.n	8001828 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	2b04      	cmp	r3, #4
 8001816:	d102      	bne.n	800181e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001818:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800181a:	61bb      	str	r3, [r7, #24]
 800181c:	e004      	b.n	8001828 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d101      	bne.n	8001828 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001824:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001826:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	2b0c      	cmp	r3, #12
 800182c:	d134      	bne.n	8001898 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800182e:	4b1e      	ldr	r3, [pc, #120]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	2b02      	cmp	r3, #2
 800183c:	d003      	beq.n	8001846 <HAL_RCC_GetSysClockFreq+0xa6>
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b03      	cmp	r3, #3
 8001842:	d003      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0xac>
 8001844:	e005      	b.n	8001852 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001846:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001848:	617b      	str	r3, [r7, #20]
      break;
 800184a:	e005      	b.n	8001858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800184e:	617b      	str	r3, [r7, #20]
      break;
 8001850:	e002      	b.n	8001858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	617b      	str	r3, [r7, #20]
      break;
 8001856:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001858:	4b13      	ldr	r3, [pc, #76]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	091b      	lsrs	r3, r3, #4
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	3301      	adds	r3, #1
 8001864:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	0a1b      	lsrs	r3, r3, #8
 800186c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	fb03 f202 	mul.w	r2, r3, r2
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	fbb2 f3f3 	udiv	r3, r2, r3
 800187c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	0e5b      	lsrs	r3, r3, #25
 8001884:	f003 0303 	and.w	r3, r3, #3
 8001888:	3301      	adds	r3, #1
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	fbb2 f3f3 	udiv	r3, r2, r3
 8001896:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001898:	69bb      	ldr	r3, [r7, #24]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3724      	adds	r7, #36	; 0x24
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000
 80018ac:	08001a24 	.word	0x08001a24
 80018b0:	00f42400 	.word	0x00f42400
 80018b4:	007a1200 	.word	0x007a1200

080018b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80018c4:	4b2a      	ldr	r3, [pc, #168]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80018d0:	f7ff f9e8 	bl	8000ca4 <HAL_PWREx_GetVoltageRange>
 80018d4:	6178      	str	r0, [r7, #20]
 80018d6:	e014      	b.n	8001902 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018d8:	4b25      	ldr	r3, [pc, #148]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018dc:	4a24      	ldr	r2, [pc, #144]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e2:	6593      	str	r3, [r2, #88]	; 0x58
 80018e4:	4b22      	ldr	r3, [pc, #136]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80018f0:	f7ff f9d8 	bl	8000ca4 <HAL_PWREx_GetVoltageRange>
 80018f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80018f6:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018fa:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001900:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001908:	d10b      	bne.n	8001922 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b80      	cmp	r3, #128	; 0x80
 800190e:	d919      	bls.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2ba0      	cmp	r3, #160	; 0xa0
 8001914:	d902      	bls.n	800191c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001916:	2302      	movs	r3, #2
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	e013      	b.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800191c:	2301      	movs	r3, #1
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	e010      	b.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2b80      	cmp	r3, #128	; 0x80
 8001926:	d902      	bls.n	800192e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001928:	2303      	movs	r3, #3
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	e00a      	b.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b80      	cmp	r3, #128	; 0x80
 8001932:	d102      	bne.n	800193a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001934:	2302      	movs	r3, #2
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	e004      	b.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b70      	cmp	r3, #112	; 0x70
 800193e:	d101      	bne.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001940:	2301      	movs	r3, #1
 8001942:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001944:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f023 0207 	bic.w	r2, r3, #7
 800194c:	4909      	ldr	r1, [pc, #36]	; (8001974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4313      	orrs	r3, r2
 8001952:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	429a      	cmp	r2, r3
 8001960:	d001      	beq.n	8001966 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3718      	adds	r7, #24
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40021000 	.word	0x40021000
 8001974:	40022000 	.word	0x40022000

08001978 <memset>:
 8001978:	4402      	add	r2, r0
 800197a:	4603      	mov	r3, r0
 800197c:	4293      	cmp	r3, r2
 800197e:	d100      	bne.n	8001982 <memset+0xa>
 8001980:	4770      	bx	lr
 8001982:	f803 1b01 	strb.w	r1, [r3], #1
 8001986:	e7f9      	b.n	800197c <memset+0x4>

08001988 <__libc_init_array>:
 8001988:	b570      	push	{r4, r5, r6, lr}
 800198a:	4d0d      	ldr	r5, [pc, #52]	; (80019c0 <__libc_init_array+0x38>)
 800198c:	4c0d      	ldr	r4, [pc, #52]	; (80019c4 <__libc_init_array+0x3c>)
 800198e:	1b64      	subs	r4, r4, r5
 8001990:	10a4      	asrs	r4, r4, #2
 8001992:	2600      	movs	r6, #0
 8001994:	42a6      	cmp	r6, r4
 8001996:	d109      	bne.n	80019ac <__libc_init_array+0x24>
 8001998:	4d0b      	ldr	r5, [pc, #44]	; (80019c8 <__libc_init_array+0x40>)
 800199a:	4c0c      	ldr	r4, [pc, #48]	; (80019cc <__libc_init_array+0x44>)
 800199c:	f000 f818 	bl	80019d0 <_init>
 80019a0:	1b64      	subs	r4, r4, r5
 80019a2:	10a4      	asrs	r4, r4, #2
 80019a4:	2600      	movs	r6, #0
 80019a6:	42a6      	cmp	r6, r4
 80019a8:	d105      	bne.n	80019b6 <__libc_init_array+0x2e>
 80019aa:	bd70      	pop	{r4, r5, r6, pc}
 80019ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80019b0:	4798      	blx	r3
 80019b2:	3601      	adds	r6, #1
 80019b4:	e7ee      	b.n	8001994 <__libc_init_array+0xc>
 80019b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80019ba:	4798      	blx	r3
 80019bc:	3601      	adds	r6, #1
 80019be:	e7f2      	b.n	80019a6 <__libc_init_array+0x1e>
 80019c0:	08001a54 	.word	0x08001a54
 80019c4:	08001a54 	.word	0x08001a54
 80019c8:	08001a54 	.word	0x08001a54
 80019cc:	08001a58 	.word	0x08001a58

080019d0 <_init>:
 80019d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d2:	bf00      	nop
 80019d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019d6:	bc08      	pop	{r3}
 80019d8:	469e      	mov	lr, r3
 80019da:	4770      	bx	lr

080019dc <_fini>:
 80019dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019de:	bf00      	nop
 80019e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019e2:	bc08      	pop	{r3}
 80019e4:	469e      	mov	lr, r3
 80019e6:	4770      	bx	lr
