#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  6 16:22:34 2020
# Process ID: 4904
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.runs/synth_1/main.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.102 ; gain = 177.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:140]
INFO: [Synth 8-6157] synthesizing module 'clockGen' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockGen' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter2bit' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-6155] done synthesizing module 'counter2bit' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-6157] synthesizing module 'dec2to4' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dec2to4' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:87]
INFO: [Synth 8-6157] synthesizing module 'minuteClkGen' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:103]
INFO: [Synth 8-6155] done synthesizing module 'minuteClkGen' (4#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:103]
INFO: [Synth 8-6157] synthesizing module 'counter60' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:46]
WARNING: [Synth 8-5788] Register Q_reg in module counter60 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:52]
INFO: [Synth 8-6155] done synthesizing module 'counter60' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:46]
INFO: [Synth 8-6157] synthesizing module 'sixBitBinaryToTwoDisplayDecoder' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:110]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDecoder' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:59]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:64]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDecoder' (6#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sixBitBinaryToTwoDisplayDecoder' (7#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:110]
INFO: [Synth 8-6157] synthesizing module 'sevenBits4x1Mux' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:123]
WARNING: [Synth 8-567] referenced signal 'D' should be on the sensitivity list [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:128]
INFO: [Synth 8-6155] done synthesizing module 'sevenBits4x1Mux' (8#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:123]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:140]
WARNING: [Synth 8-3917] design main has port DP driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[4] driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port SW[15]
WARNING: [Synth 8-3331] design main has unconnected port SW[14]
WARNING: [Synth 8-3331] design main has unconnected port SW[7]
WARNING: [Synth 8-3331] design main has unconnected port SW[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.516 ; gain = 240.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 780.516 ; gain = 240.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 780.516 ; gain = 240.582
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 895.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.srcs/sources_1/new/main.v:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module dec2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module counter60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sevenBits4x1Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port DP driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[4] driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port SW[15]
WARNING: [Synth 8-3331] design main has unconnected port SW[14]
WARNING: [Synth 8-3331] design main has unconnected port SW[7]
WARNING: [Synth 8-3331] design main has unconnected port SW[6]
WARNING: [Synth 8-3332] Sequential element (dec/Y_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dec/Y_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dec/Y_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dec/Y_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 895.340 ; gain = 355.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 912.121 ; gain = 372.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 912.121 ; gain = 372.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    21|
|5     |LUT3   |    26|
|6     |LUT4   |    12|
|7     |LUT5   |    22|
|8     |LUT6   |    37|
|9     |MUXF7  |     8|
|10    |MUXF8  |     3|
|11    |FDCE   |    14|
|12    |FDPE   |    12|
|13    |FDRE   |    36|
|14    |LDC    |    12|
|15    |IBUF   |    15|
|16    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   249|
|2     |  c2b    |counter2bit |    22|
|3     |  cgn    |clockGen    |    82|
|4     |  min    |counter60   |    56|
|5     |  sec    |counter60_0 |    57|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 919.711 ; gain = 264.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 919.711 ; gain = 379.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 919.711 ; gain = 618.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3301L_Lab7/ECE3301L_Lab7.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 16:23:00 2020...
