# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Feb 08 15:12:11 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ORCADDATA/SEQUENTIALTIMER/allegro/specctra.did
# Current time = Mon Feb 08 15:12:11 2021
# PCB C:/ORCADDATA/SEQUENTIALTIMER/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-72.0000 ylo=-72.0000 xhi=229.0000 yhi=142.0000
# Total 38 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 102, Vias Processed 20
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 47, Images Processed 55, Padstacks Processed 6
# Nets Processed 32, Net Terminals 146
# PCB Area=62370.000  EIC=9  Area/EIC=6930.000  SMDs=9
# Total Pin Count: 133
# Signal Connections Created 27
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   54.26
# Manhattan Length 1391.4007 Horizontal 879.0454 Vertical 512.3553
# Routed Length 1050.5591 Horizontal 631.3593 Vertical 513.5105
# Ratio Actual / Manhattan   0.7550
# Unconnected Length 338.9259 Horizontal 190.5640 Vertical 148.3619
# Total Conflicts: 34 (Cross: 0, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaah08748.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: This board is already 54.26% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Mon Feb 08 15:12:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 27
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 5 Total Vias 20
# Percent Connected   54.26
# Manhattan Length 1391.4007 Horizontal 879.0454 Vertical 512.3553
# Routed Length 1050.5591 Horizontal 631.3593 Vertical 513.5105
# Ratio Actual / Manhattan   0.7550
# Unconnected Length 338.9259 Horizontal 190.5640 Vertical 148.3619
# Start Route Pass 1 of 50
# Routing 78 wires.
# Total Conflicts: 3 (Cross: 0, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 50
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 15 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 50
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 50
# Routing 11 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 50
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     3|   0|    0|   30|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     4|   0|    0|   31|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|   28|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 8 Total Vias 28
# Percent Connected  100.00
# Manhattan Length 1468.9015 Horizontal 933.6968 Vertical 535.2047
# Routed Length 1633.8661 Horizontal 853.0267 Vertical 825.3396
# Ratio Actual / Manhattan   1.1123
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 15:12:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 8 Total Vias 28
# Percent Connected  100.00
# Manhattan Length 1468.9015 Horizontal 933.6968 Vertical 535.2047
# Routed Length 1633.8661 Horizontal 853.0267 Vertical 825.3396
# Ratio Actual / Manhattan   1.1123
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 145 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 125 Successes 124 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 154 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 123 Successes 122 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     3|   0|    0|   30|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     4|   0|    0|   31|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|   28|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   1|    0|   28|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    0|   27|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 9 Total Vias 27
# Percent Connected  100.00
# Manhattan Length 1443.9475 Horizontal 912.7750 Vertical 531.1725
# Routed Length 1620.6890 Horizontal 841.2506 Vertical 780.8007
# Ratio Actual / Manhattan   1.1224
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Feb 08 15:12:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 9 Total Vias 27
# Percent Connected  100.00
# Manhattan Length 1443.9475 Horizontal 912.7750 Vertical 531.1725
# Routed Length 1620.6890 Horizontal 841.2506 Vertical 780.8007
# Ratio Actual / Manhattan   1.1224
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 142 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 124 Successes 123 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 147 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 126 Successes 125 Failures 1 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/SEQUENTIALTIMER/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     3|   0|    0|   30|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     4|   0|    0|   31|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    0|   28|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   1|    0|   28|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    0|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   1|    0|   28|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   1|    0|   28|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/SEQUENTIALTIMER/allegro\SEQUENTIALTIMER.dsn
# Nets 32 Connections 94 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 9 Total Vias 28
# Percent Connected  100.00
# Manhattan Length 1443.3836 Horizontal 910.6041 Vertical 532.7795
# Routed Length 1605.6224 Horizontal 831.5719 Vertical 775.4128
# Ratio Actual / Manhattan   1.1124
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaai08748.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaai08748.tmp
quit
