#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5555bbeb6c50 .scope module, "nand2" "nand2" 2 17;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o5";
o0x7f04257b7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555bbecf670_0 .net "i0", 0 0, o0x7f04257b7018;  0 drivers
o0x7f04257b7048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555bbecf710_0 .net "i1", 0 0, o0x7f04257b7048;  0 drivers
v0x5555bbecf7b0_0 .net "o5", 0 0, L_0x5555bbedb800;  1 drivers
v0x5555bbecf850_0 .net "t", 0 0, L_0x5555bbedb700;  1 drivers
S_0x5555bbeb5390 .scope module, "and2_0" "and2" 2 19, 2 5 0, S_0x5555bbeb6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedb700 .functor AND 1, o0x7f04257b7018, o0x7f04257b7048, C4<1>, C4<1>;
v0x5555bbe53cc0_0 .net "i0", 0 0, o0x7f04257b7018;  alias, 0 drivers
v0x5555bbe977d0_0 .net "i1", 0 0, o0x7f04257b7048;  alias, 0 drivers
v0x5555bbea7110_0 .net "o2", 0 0, L_0x5555bbedb700;  alias, 1 drivers
S_0x5555bbecf370 .scope module, "invert_0" "invert" 2 20, 2 1 0, S_0x5555bbeb6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
v0x5555bbea6d70_0 .net "i", 0 0, L_0x5555bbedb700;  alias, 1 drivers
v0x5555bbecf570_0 .net "o1", 0 0, L_0x5555bbedb800;  alias, 1 drivers
L_0x5555bbedb800 .reduce/nor L_0x5555bbedb700;
S_0x5555bbea6950 .scope module, "tb" "tb" 3 4;
 .timescale -9 -10;
v0x5555bbedb040_0 .var "cin", 0 0;
v0x5555bbedb100_0 .var "clk", 0 0;
v0x5555bbedb1c0_0 .net "cout", 0 0, L_0x5555bbedf040;  1 drivers
v0x5555bbedb260_0 .var/i "i", 31 0;
v0x5555bbedb320_0 .var "i0", 3 0;
v0x5555bbedb430_0 .var "i1", 3 0;
v0x5555bbedb4d0_0 .net "o", 3 0, L_0x5555bbedf650;  1 drivers
v0x5555bbedb5a0_0 .var "reset", 0 0;
v0x5555bbedb640 .array "test_vecs", 9 0, 8 0;
E_0x5555bbe8b7c0 .event edge, v0x5555bbed06e0_0, v0x5555bbedab90_0, v0x5555bbedaa90_0;
S_0x5555bbecf960 .scope module, "u0" "fulladdR" 3 56, 4 3 0, S_0x5555bbea6950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5555bbedaa90_0 .net "a", 3 0, v0x5555bbedb320_0;  1 drivers
v0x5555bbedab90_0 .net "b", 3 0, v0x5555bbedb430_0;  1 drivers
v0x5555bbedac70_0 .net "c", 2 0, L_0x5555bbede650;  1 drivers
v0x5555bbedad30_0 .net "cin", 0 0, v0x5555bbedb040_0;  1 drivers
v0x5555bbedadd0_0 .net "cout", 0 0, L_0x5555bbedf040;  alias, 1 drivers
v0x5555bbedaec0_0 .net "sum", 3 0, L_0x5555bbedf650;  alias, 1 drivers
L_0x5555bbedc620 .part v0x5555bbedb320_0, 0, 1;
L_0x5555bbedc710 .part v0x5555bbedb430_0, 0, 1;
L_0x5555bbedd4a0 .part v0x5555bbedb320_0, 1, 1;
L_0x5555bbedd540 .part v0x5555bbedb430_0, 1, 1;
L_0x5555bbedd5e0 .part L_0x5555bbede650, 0, 1;
L_0x5555bbede2c0 .part v0x5555bbedb320_0, 2, 1;
L_0x5555bbede430 .part v0x5555bbedb430_0, 2, 1;
L_0x5555bbede560 .part L_0x5555bbede650, 1, 1;
L_0x5555bbede650 .concat8 [ 1 1 1 0], L_0x5555bbedc340, L_0x5555bbedd1c0, L_0x5555bbeddfe0;
L_0x5555bbedf310 .part v0x5555bbedb320_0, 3, 1;
L_0x5555bbedf410 .part v0x5555bbedb430_0, 3, 1;
L_0x5555bbedf4b0 .part L_0x5555bbede650, 2, 1;
L_0x5555bbedf650 .concat8 [ 1 1 1 1], L_0x5555bbedbb50, L_0x5555bbedc990, L_0x5555bbedd810, L_0x5555bbede880;
S_0x5555bbecfbe0 .scope module, "u0" "fulladd" 4 7, 2 24 0, S_0x5555bbecf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5555bbed22b0_0 .net "a", 0 0, L_0x5555bbedc620;  1 drivers
v0x5555bbed2350_0 .net "b", 0 0, L_0x5555bbedc710;  1 drivers
v0x5555bbed2410_0 .net "cin", 0 0, v0x5555bbedb040_0;  alias, 1 drivers
v0x5555bbed24b0_0 .net "cout", 0 0, L_0x5555bbedc340;  1 drivers
v0x5555bbed2580_0 .net "sum", 0 0, L_0x5555bbedbb50;  1 drivers
v0x5555bbed2670_0 .net "t", 4 0, L_0x5555bbedc160;  1 drivers
L_0x5555bbedbbe0 .part L_0x5555bbedc160, 0, 1;
L_0x5555bbedbf80 .part L_0x5555bbedc160, 1, 1;
L_0x5555bbedc070 .part L_0x5555bbedc160, 2, 1;
LS_0x5555bbedc160_0_0 .concat8 [ 1 1 1 1], L_0x5555bbedb9a0, L_0x5555bbedbc80, L_0x5555bbedbd10, L_0x5555bbedbda0;
LS_0x5555bbedc160_0_4 .concat8 [ 1 0 0 0], L_0x5555bbedbe60;
L_0x5555bbedc160 .concat8 [ 4 1 0 0], LS_0x5555bbedc160_0_0, LS_0x5555bbedc160_0_4;
L_0x5555bbedc400 .part L_0x5555bbedc160, 3, 1;
L_0x5555bbedc4f0 .part L_0x5555bbedc160, 4, 1;
S_0x5555bbecfe60 .scope module, "a0" "and2" 2 29, 2 5 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedbc80 .functor AND 1, L_0x5555bbedc620, L_0x5555bbedc710, C4<1>, C4<1>;
v0x5555bbed00d0_0 .net "i0", 0 0, L_0x5555bbedc620;  alias, 1 drivers
v0x5555bbed01b0_0 .net "i1", 0 0, L_0x5555bbedc710;  alias, 1 drivers
v0x5555bbed0270_0 .net "o2", 0 0, L_0x5555bbedbc80;  1 drivers
S_0x5555bbed03c0 .scope module, "a1" "and2" 2 30, 2 5 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedbd10 .functor AND 1, L_0x5555bbedc620, v0x5555bbedb040_0, C4<1>, C4<1>;
v0x5555bbed05f0_0 .net "i0", 0 0, L_0x5555bbedc620;  alias, 1 drivers
v0x5555bbed06e0_0 .net "i1", 0 0, v0x5555bbedb040_0;  alias, 1 drivers
v0x5555bbed0780_0 .net "o2", 0 0, L_0x5555bbedbd10;  1 drivers
S_0x5555bbed08d0 .scope module, "a2" "and2" 2 31, 2 5 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedbda0 .functor AND 1, L_0x5555bbedc710, v0x5555bbedb040_0, C4<1>, C4<1>;
v0x5555bbed0b30_0 .net "i0", 0 0, L_0x5555bbedc710;  alias, 1 drivers
v0x5555bbed0c00_0 .net "i1", 0 0, v0x5555bbedb040_0;  alias, 1 drivers
v0x5555bbed0cd0_0 .net "o2", 0 0, L_0x5555bbedbda0;  1 drivers
S_0x5555bbed0de0 .scope module, "o0" "or2" 2 33, 2 9 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedbe60 .functor OR 1, L_0x5555bbedbf80, L_0x5555bbedc070, C4<0>, C4<0>;
v0x5555bbed1010_0 .net "i0", 0 0, L_0x5555bbedbf80;  1 drivers
v0x5555bbed10f0_0 .net "i1", 0 0, L_0x5555bbedc070;  1 drivers
v0x5555bbed11b0_0 .net "o3", 0 0, L_0x5555bbedbe60;  1 drivers
S_0x5555bbed1300 .scope module, "o1" "or2" 2 34, 2 9 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedc340 .functor OR 1, L_0x5555bbedc400, L_0x5555bbedc4f0, C4<0>, C4<0>;
v0x5555bbed1580_0 .net "i0", 0 0, L_0x5555bbedc400;  1 drivers
v0x5555bbed1660_0 .net "i1", 0 0, L_0x5555bbedc4f0;  1 drivers
v0x5555bbed1720_0 .net "o3", 0 0, L_0x5555bbedc340;  alias, 1 drivers
S_0x5555bbed1840 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedb9a0 .functor XOR 1, L_0x5555bbedc620, L_0x5555bbedc710, C4<0>, C4<0>;
v0x5555bbed1a70_0 .net "i0", 0 0, L_0x5555bbedc620;  alias, 1 drivers
v0x5555bbed1b80_0 .net "i1", 0 0, L_0x5555bbedc710;  alias, 1 drivers
v0x5555bbed1c90_0 .net "o4", 0 0, L_0x5555bbedb9a0;  1 drivers
S_0x5555bbed1d90 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0x5555bbecfbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedbb50 .functor XOR 1, L_0x5555bbedbbe0, v0x5555bbedb040_0, C4<0>, C4<0>;
v0x5555bbed1fc0_0 .net "i0", 0 0, L_0x5555bbedbbe0;  1 drivers
v0x5555bbed20a0_0 .net "i1", 0 0, v0x5555bbedb040_0;  alias, 1 drivers
v0x5555bbed21b0_0 .net "o4", 0 0, L_0x5555bbedbb50;  alias, 1 drivers
S_0x5555bbed27a0 .scope module, "u1" "fulladd" 4 9, 2 24 0, S_0x5555bbecf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5555bbed4e50_0 .net "a", 0 0, L_0x5555bbedd4a0;  1 drivers
v0x5555bbed4ef0_0 .net "b", 0 0, L_0x5555bbedd540;  1 drivers
v0x5555bbed4fb0_0 .net "cin", 0 0, L_0x5555bbedd5e0;  1 drivers
v0x5555bbed5050_0 .net "cout", 0 0, L_0x5555bbedd1c0;  1 drivers
v0x5555bbed5120_0 .net "sum", 0 0, L_0x5555bbedc990;  1 drivers
v0x5555bbed5210_0 .net "t", 4 0, L_0x5555bbedcf50;  1 drivers
L_0x5555bbedca90 .part L_0x5555bbedcf50, 0, 1;
L_0x5555bbedcd70 .part L_0x5555bbedcf50, 1, 1;
L_0x5555bbedce60 .part L_0x5555bbedcf50, 2, 1;
LS_0x5555bbedcf50_0_0 .concat8 [ 1 1 1 1], L_0x5555bbedc800, L_0x5555bbedcb30, L_0x5555bbedcbc0, L_0x5555bbedcc50;
LS_0x5555bbedcf50_0_4 .concat8 [ 1 0 0 0], L_0x5555bbedcce0;
L_0x5555bbedcf50 .concat8 [ 4 1 0 0], LS_0x5555bbedcf50_0_0, LS_0x5555bbedcf50_0_4;
L_0x5555bbedd280 .part L_0x5555bbedcf50, 3, 1;
L_0x5555bbedd370 .part L_0x5555bbedcf50, 4, 1;
S_0x5555bbed2a20 .scope module, "a0" "and2" 2 29, 2 5 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedcb30 .functor AND 1, L_0x5555bbedd4a0, L_0x5555bbedd540, C4<1>, C4<1>;
v0x5555bbed2c70_0 .net "i0", 0 0, L_0x5555bbedd4a0;  alias, 1 drivers
v0x5555bbed2d50_0 .net "i1", 0 0, L_0x5555bbedd540;  alias, 1 drivers
v0x5555bbed2e10_0 .net "o2", 0 0, L_0x5555bbedcb30;  1 drivers
S_0x5555bbed2f60 .scope module, "a1" "and2" 2 30, 2 5 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedcbc0 .functor AND 1, L_0x5555bbedd4a0, L_0x5555bbedd5e0, C4<1>, C4<1>;
v0x5555bbed3190_0 .net "i0", 0 0, L_0x5555bbedd4a0;  alias, 1 drivers
v0x5555bbed3280_0 .net "i1", 0 0, L_0x5555bbedd5e0;  alias, 1 drivers
v0x5555bbed3320_0 .net "o2", 0 0, L_0x5555bbedcbc0;  1 drivers
S_0x5555bbed3470 .scope module, "a2" "and2" 2 31, 2 5 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedcc50 .functor AND 1, L_0x5555bbedd540, L_0x5555bbedd5e0, C4<1>, C4<1>;
v0x5555bbed36d0_0 .net "i0", 0 0, L_0x5555bbedd540;  alias, 1 drivers
v0x5555bbed37a0_0 .net "i1", 0 0, L_0x5555bbedd5e0;  alias, 1 drivers
v0x5555bbed3870_0 .net "o2", 0 0, L_0x5555bbedcc50;  1 drivers
S_0x5555bbed3980 .scope module, "o0" "or2" 2 33, 2 9 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedcce0 .functor OR 1, L_0x5555bbedcd70, L_0x5555bbedce60, C4<0>, C4<0>;
v0x5555bbed3bb0_0 .net "i0", 0 0, L_0x5555bbedcd70;  1 drivers
v0x5555bbed3c90_0 .net "i1", 0 0, L_0x5555bbedce60;  1 drivers
v0x5555bbed3d50_0 .net "o3", 0 0, L_0x5555bbedcce0;  1 drivers
S_0x5555bbed3ea0 .scope module, "o1" "or2" 2 34, 2 9 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedd1c0 .functor OR 1, L_0x5555bbedd280, L_0x5555bbedd370, C4<0>, C4<0>;
v0x5555bbed4120_0 .net "i0", 0 0, L_0x5555bbedd280;  1 drivers
v0x5555bbed4200_0 .net "i1", 0 0, L_0x5555bbedd370;  1 drivers
v0x5555bbed42c0_0 .net "o3", 0 0, L_0x5555bbedd1c0;  alias, 1 drivers
S_0x5555bbed43e0 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedc800 .functor XOR 1, L_0x5555bbedd4a0, L_0x5555bbedd540, C4<0>, C4<0>;
v0x5555bbed4610_0 .net "i0", 0 0, L_0x5555bbedd4a0;  alias, 1 drivers
v0x5555bbed4720_0 .net "i1", 0 0, L_0x5555bbedd540;  alias, 1 drivers
v0x5555bbed4830_0 .net "o4", 0 0, L_0x5555bbedc800;  1 drivers
S_0x5555bbed4930 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0x5555bbed27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedc990 .functor XOR 1, L_0x5555bbedca90, L_0x5555bbedd5e0, C4<0>, C4<0>;
v0x5555bbed4b60_0 .net "i0", 0 0, L_0x5555bbedca90;  1 drivers
v0x5555bbed4c40_0 .net "i1", 0 0, L_0x5555bbedd5e0;  alias, 1 drivers
v0x5555bbed4d50_0 .net "o4", 0 0, L_0x5555bbedc990;  alias, 1 drivers
S_0x5555bbed5340 .scope module, "u2" "fulladd" 4 11, 2 24 0, S_0x5555bbecf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5555bbed7a00_0 .net "a", 0 0, L_0x5555bbede2c0;  1 drivers
v0x5555bbed7aa0_0 .net "b", 0 0, L_0x5555bbede430;  1 drivers
v0x5555bbed7b60_0 .net "cin", 0 0, L_0x5555bbede560;  1 drivers
v0x5555bbed7c00_0 .net "cout", 0 0, L_0x5555bbeddfe0;  1 drivers
v0x5555bbed7cd0_0 .net "sum", 0 0, L_0x5555bbedd810;  1 drivers
v0x5555bbed7dc0_0 .net "t", 4 0, L_0x5555bbeddd70;  1 drivers
L_0x5555bbedd910 .part L_0x5555bbeddd70, 0, 1;
L_0x5555bbeddb90 .part L_0x5555bbeddd70, 1, 1;
L_0x5555bbeddc80 .part L_0x5555bbeddd70, 2, 1;
LS_0x5555bbeddd70_0_0 .concat8 [ 1 1 1 1], L_0x5555bbedd680, L_0x5555bbedd9b0, L_0x5555bbedda20, L_0x5555bbedda90;
LS_0x5555bbeddd70_0_4 .concat8 [ 1 0 0 0], L_0x5555bbeddb00;
L_0x5555bbeddd70 .concat8 [ 4 1 0 0], LS_0x5555bbeddd70_0_0, LS_0x5555bbeddd70_0_4;
L_0x5555bbede0a0 .part L_0x5555bbeddd70, 3, 1;
L_0x5555bbede190 .part L_0x5555bbeddd70, 4, 1;
S_0x5555bbed55d0 .scope module, "a0" "and2" 2 29, 2 5 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedd9b0 .functor AND 1, L_0x5555bbede2c0, L_0x5555bbede430, C4<1>, C4<1>;
v0x5555bbed5820_0 .net "i0", 0 0, L_0x5555bbede2c0;  alias, 1 drivers
v0x5555bbed5900_0 .net "i1", 0 0, L_0x5555bbede430;  alias, 1 drivers
v0x5555bbed59c0_0 .net "o2", 0 0, L_0x5555bbedd9b0;  1 drivers
S_0x5555bbed5b10 .scope module, "a1" "and2" 2 30, 2 5 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedda20 .functor AND 1, L_0x5555bbede2c0, L_0x5555bbede560, C4<1>, C4<1>;
v0x5555bbed5d40_0 .net "i0", 0 0, L_0x5555bbede2c0;  alias, 1 drivers
v0x5555bbed5e30_0 .net "i1", 0 0, L_0x5555bbede560;  alias, 1 drivers
v0x5555bbed5ed0_0 .net "o2", 0 0, L_0x5555bbedda20;  1 drivers
S_0x5555bbed6020 .scope module, "a2" "and2" 2 31, 2 5 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedda90 .functor AND 1, L_0x5555bbede430, L_0x5555bbede560, C4<1>, C4<1>;
v0x5555bbed6280_0 .net "i0", 0 0, L_0x5555bbede430;  alias, 1 drivers
v0x5555bbed6350_0 .net "i1", 0 0, L_0x5555bbede560;  alias, 1 drivers
v0x5555bbed6420_0 .net "o2", 0 0, L_0x5555bbedda90;  1 drivers
S_0x5555bbed6530 .scope module, "o0" "or2" 2 33, 2 9 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbeddb00 .functor OR 1, L_0x5555bbeddb90, L_0x5555bbeddc80, C4<0>, C4<0>;
v0x5555bbed6760_0 .net "i0", 0 0, L_0x5555bbeddb90;  1 drivers
v0x5555bbed6840_0 .net "i1", 0 0, L_0x5555bbeddc80;  1 drivers
v0x5555bbed6900_0 .net "o3", 0 0, L_0x5555bbeddb00;  1 drivers
S_0x5555bbed6a50 .scope module, "o1" "or2" 2 34, 2 9 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbeddfe0 .functor OR 1, L_0x5555bbede0a0, L_0x5555bbede190, C4<0>, C4<0>;
v0x5555bbed6cd0_0 .net "i0", 0 0, L_0x5555bbede0a0;  1 drivers
v0x5555bbed6db0_0 .net "i1", 0 0, L_0x5555bbede190;  1 drivers
v0x5555bbed6e70_0 .net "o3", 0 0, L_0x5555bbeddfe0;  alias, 1 drivers
S_0x5555bbed6f90 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedd680 .functor XOR 1, L_0x5555bbede2c0, L_0x5555bbede430, C4<0>, C4<0>;
v0x5555bbed71c0_0 .net "i0", 0 0, L_0x5555bbede2c0;  alias, 1 drivers
v0x5555bbed72d0_0 .net "i1", 0 0, L_0x5555bbede430;  alias, 1 drivers
v0x5555bbed73e0_0 .net "o4", 0 0, L_0x5555bbedd680;  1 drivers
S_0x5555bbed74e0 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0x5555bbed5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbedd810 .functor XOR 1, L_0x5555bbedd910, L_0x5555bbede560, C4<0>, C4<0>;
v0x5555bbed7710_0 .net "i0", 0 0, L_0x5555bbedd910;  1 drivers
v0x5555bbed77f0_0 .net "i1", 0 0, L_0x5555bbede560;  alias, 1 drivers
v0x5555bbed7900_0 .net "o4", 0 0, L_0x5555bbedd810;  alias, 1 drivers
S_0x5555bbed7ef0 .scope module, "u3" "fulladd" 4 13, 2 24 0, S_0x5555bbecf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5555bbeda5a0_0 .net "a", 0 0, L_0x5555bbedf310;  1 drivers
v0x5555bbeda640_0 .net "b", 0 0, L_0x5555bbedf410;  1 drivers
v0x5555bbeda700_0 .net "cin", 0 0, L_0x5555bbedf4b0;  1 drivers
v0x5555bbeda7a0_0 .net "cout", 0 0, L_0x5555bbedf040;  alias, 1 drivers
v0x5555bbeda870_0 .net "sum", 0 0, L_0x5555bbede880;  1 drivers
v0x5555bbeda960_0 .net "t", 4 0, L_0x5555bbededd0;  1 drivers
L_0x5555bbede980 .part L_0x5555bbededd0, 0, 1;
L_0x5555bbedec40 .part L_0x5555bbededd0, 1, 1;
L_0x5555bbedece0 .part L_0x5555bbededd0, 2, 1;
LS_0x5555bbededd0_0_0 .concat8 [ 1 1 1 1], L_0x5555bbede6f0, L_0x5555bbedea20, L_0x5555bbedea90, L_0x5555bbedeb20;
LS_0x5555bbededd0_0_4 .concat8 [ 1 0 0 0], L_0x5555bbedebb0;
L_0x5555bbededd0 .concat8 [ 4 1 0 0], LS_0x5555bbededd0_0_0, LS_0x5555bbededd0_0_4;
L_0x5555bbedf140 .part L_0x5555bbededd0, 3, 1;
L_0x5555bbedf1e0 .part L_0x5555bbededd0, 4, 1;
S_0x5555bbed8150 .scope module, "a0" "and2" 2 29, 2 5 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedea20 .functor AND 1, L_0x5555bbedf310, L_0x5555bbedf410, C4<1>, C4<1>;
v0x5555bbed83c0_0 .net "i0", 0 0, L_0x5555bbedf310;  alias, 1 drivers
v0x5555bbed84a0_0 .net "i1", 0 0, L_0x5555bbedf410;  alias, 1 drivers
v0x5555bbed8560_0 .net "o2", 0 0, L_0x5555bbedea20;  1 drivers
S_0x5555bbed86b0 .scope module, "a1" "and2" 2 30, 2 5 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedea90 .functor AND 1, L_0x5555bbedf310, L_0x5555bbedf4b0, C4<1>, C4<1>;
v0x5555bbed88e0_0 .net "i0", 0 0, L_0x5555bbedf310;  alias, 1 drivers
v0x5555bbed89d0_0 .net "i1", 0 0, L_0x5555bbedf4b0;  alias, 1 drivers
v0x5555bbed8a70_0 .net "o2", 0 0, L_0x5555bbedea90;  1 drivers
S_0x5555bbed8bc0 .scope module, "a2" "and2" 2 31, 2 5 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0x5555bbedeb20 .functor AND 1, L_0x5555bbedf410, L_0x5555bbedf4b0, C4<1>, C4<1>;
v0x5555bbed8e20_0 .net "i0", 0 0, L_0x5555bbedf410;  alias, 1 drivers
v0x5555bbed8ef0_0 .net "i1", 0 0, L_0x5555bbedf4b0;  alias, 1 drivers
v0x5555bbed8fc0_0 .net "o2", 0 0, L_0x5555bbedeb20;  1 drivers
S_0x5555bbed90d0 .scope module, "o0" "or2" 2 33, 2 9 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedebb0 .functor OR 1, L_0x5555bbedec40, L_0x5555bbedece0, C4<0>, C4<0>;
v0x5555bbed9300_0 .net "i0", 0 0, L_0x5555bbedec40;  1 drivers
v0x5555bbed93e0_0 .net "i1", 0 0, L_0x5555bbedece0;  1 drivers
v0x5555bbed94a0_0 .net "o3", 0 0, L_0x5555bbedebb0;  1 drivers
S_0x5555bbed95f0 .scope module, "o1" "or2" 2 34, 2 9 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0x5555bbedf040 .functor OR 1, L_0x5555bbedf140, L_0x5555bbedf1e0, C4<0>, C4<0>;
v0x5555bbed9870_0 .net "i0", 0 0, L_0x5555bbedf140;  1 drivers
v0x5555bbed9950_0 .net "i1", 0 0, L_0x5555bbedf1e0;  1 drivers
v0x5555bbed9a10_0 .net "o3", 0 0, L_0x5555bbedf040;  alias, 1 drivers
S_0x5555bbed9b30 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbede6f0 .functor XOR 1, L_0x5555bbedf310, L_0x5555bbedf410, C4<0>, C4<0>;
v0x5555bbed9d60_0 .net "i0", 0 0, L_0x5555bbedf310;  alias, 1 drivers
v0x5555bbed9e70_0 .net "i1", 0 0, L_0x5555bbedf410;  alias, 1 drivers
v0x5555bbed9f80_0 .net "o4", 0 0, L_0x5555bbede6f0;  1 drivers
S_0x5555bbeda080 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0x5555bbed7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0x5555bbede880 .functor XOR 1, L_0x5555bbede980, L_0x5555bbedf4b0, C4<0>, C4<0>;
v0x5555bbeda2b0_0 .net "i0", 0 0, L_0x5555bbede980;  1 drivers
v0x5555bbeda390_0 .net "i1", 0 0, L_0x5555bbedf4b0;  alias, 1 drivers
v0x5555bbeda4a0_0 .net "o4", 0 0, L_0x5555bbede880;  alias, 1 drivers
    .scope S_0x5555bbea6950;
T_0 ;
    %vpi_call 3 20 "$dumpfile", "rca_test.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555bbea6950 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5555bbea6950;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555bbedb5a0_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555bbedb5a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5555bbea6950;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555bbedb100_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5555bbea6950;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x5555bbedb100_0;
    %inv;
    %store/vec4 v0x5555bbedb100_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555bbea6950;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 35, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 68, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 342, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 343, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 410, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 508, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %pushi/vec4 509, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555bbedb640, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5555bbea6950;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v0x5555bbedb260_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v0x5555bbedb040_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0x5555bbedb430_0, 0, 4;
    %store/vec4 v0x5555bbedb320_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x5555bbea6950;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555bbedb260_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5555bbedb260_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x5555bbedb260_0;
    %load/vec4a v0x5555bbedb640, 4;
    %split/vec4 1;
    %store/vec4 v0x5555bbedb040_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0x5555bbedb430_0, 0, 4;
    %store/vec4 v0x5555bbedb320_0, 0, 4;
    %load/vec4 v0x5555bbedb260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555bbedb260_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 3 60 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5555bbea6950;
T_7 ;
    %wait E_0x5555bbe8b7c0;
    %vpi_call 3 64 "$monitor", "At time = %t, i0=%b, i1=%b,cin=%b,Sum = %b,Carry %b", $time, v0x5555bbedb320_0, v0x5555bbedb430_0, v0x5555bbedb040_0, v0x5555bbedb4d0_0, v0x5555bbedb1c0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "basicfa.v";
    "rca_tb.v";
    "rca.v";
