name: hdlconvertor_p753_2
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

%Warning-UNOPTFLAT: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9: Signal unoptimizable: Feedback to clock or circular logic: addergen1.t
%Warning-UNOPTFLAT: Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
%Warning-UNOPTFLAT:      Example path: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9:  addergen1.t
%Warning-UNOPTFLAT:      Example path: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:29:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:8:  addergen1.c
%Warning-UNOPTFLAT:      Example path: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:28:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012/p753_2.sv:9:  addergen1.t
