{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654664624411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654664624412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 09:33:42 2022 " "Processing started: Wed Jun 08 09:33:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654664624412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654664624412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654664624412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654664626135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_Controller " "Found entity 1: Cache_Controller" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cache.v(93) " "Verilog HDL warning at Cache.v(93): extended using \"x\" or \"z\"" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654664626190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Reg " "Found entity 1: Status_Reg" {  } { { "../Codes/Status_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(26) " "Verilog HDL information at SRAM_Controller.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654664626200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(35) " "Verilog HDL information at SRAM_Controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654664626200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(72) " "Verilog HDL warning at SRAM_Controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654664626200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../Codes/SRAM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "../Codes/Mux4to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit2 " "Found entity 1: Hazard_Detection_Unit2" {  } { { "../Codes/Hazard_Detection_Unit2.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Codes/Fowarding_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664626264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664626264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheR Cache_Controller.v(27) " "Verilog HDL Implicit Net warning at Cache_Controller.v(27): created implicit net for \"write_cacheR\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664626264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheW Cache_Controller.v(28) " "Verilog HDL Implicit Net warning at Cache_Controller.v(28): created implicit net for \"write_cacheW\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664626264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_cpu " "Elaborating entity \"ARM_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654664626309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626341 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654664626342 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654664626342 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654664626342 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626365 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(22) " "Verilog HDL Always Construct warning at RegisterFile.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626372 "|ARM_cpu|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazard_unit1 " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazard_unit1\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit1" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit2 Hazard_Detection_Unit2:hazard_unit2 " "Elaborating entity \"Hazard_Detection_Unit2\" for hierarchy \"Hazard_Detection_Unit2:hazard_unit2\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626390 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"x1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626392 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"x2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626392 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x3 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"x3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626392 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x4 ALU.v(23) " "Verilog HDL Always Construct warning at ALU.v(23): variable \"x4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626392 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x5 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"x5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626392 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x6 ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"x6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626393 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x7 ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): variable \"x7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626393 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x8 ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"x8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626393 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x9 ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): variable \"x9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626393 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626395 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_wire Val2_Ganerator.v(30) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable \"rotate_wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(30) " "Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immd Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"immd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_im Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"rotate_im\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(34) " "Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 Val2_Ganerator.v(21) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626398 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[0\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[1\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[2\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[3\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[4\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[5\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[6\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[7\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[8\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[9\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[10\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[11\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[12\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626399 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[13\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[14\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[15\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[16\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[17\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[18\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[19\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[20\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[21\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[22\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[23\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[24\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[25\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[26\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[27\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626400 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[28\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626401 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[29\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626401 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[30\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626401 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[31\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626401 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 EXE_Stage:exe_stage\|Mux4to1:mux_rn " "Elaborating entity \"Mux4to1\" for hierarchy \"EXE_Stage:exe_stage\|Mux4to1:mux_rn\"" {  } { { "../Codes/EXE_Stage.v" "mux_rn" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Reg Status_Reg:st_reg " "Elaborating entity \"Status_Reg\" for hierarchy \"Status_Reg:st_reg\"" {  } { { "../Codes/ARM_cpu.v" "st_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwarding_unit\"" {  } { { "../Codes/ARM_cpu.v" "forwarding_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux_wb_en " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux_wb_en\"" {  } { { "../Codes/ARM_cpu.v" "mux_wb_en" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:sram_controller\"" {  } { { "../Codes/ARM_cpu.v" "sram_controller" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626422 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(48) " "Verilog HDL Always Construct warning at SRAM_Controller.v(48): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626424 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(50) " "Verilog HDL Always Construct warning at SRAM_Controller.v(50): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626424 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(52) " "Verilog HDL Always Construct warning at SRAM_Controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626424 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(54) " "Verilog HDL Always Construct warning at SRAM_Controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626424 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(58) " "Verilog HDL Always Construct warning at SRAM_Controller.v(58): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626424 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(60) " "Verilog HDL Always Construct warning at SRAM_Controller.v(60): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626425 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626426 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626427 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626428 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626429 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626430 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626430 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654664626430 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:sram\"" {  } { { "../Codes/ARM_cpu.v" "sram" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_Controller Cache_Controller:cache_ctrl " "Elaborating entity \"Cache_Controller\" for hierarchy \"Cache_Controller:cache_ctrl\"" {  } { { "../Codes/ARM_cpu.v" "cache_ctrl" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Cache_Controller.v(41) " "Verilog HDL assignment warning at Cache_Controller.v(41): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654664626439 "|ARM_cpu|Cache_Controller:cache_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache_Controller:cache_ctrl\|Cache:cache_mem " "Elaborating entity \"Cache\" for hierarchy \"Cache_Controller:cache_ctrl\|Cache:cache_mem\"" {  } { { "../Codes/Cache_Controller.v" "cache_mem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664626456 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(38) " "Verilog HDL Always Construct warning at Cache.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654664626518 "|ARM_cpu|Cache_Controller:cache_ctrl|Cache:cache_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664627022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664627026 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\] " "Converted tri-state buffer \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654664628013 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654664628013 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654664631638 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654664631640 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654664631641 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred RAM node \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654664631646 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:sram\|mem " "RAM logic \"SRAM:sram\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Codes/SRAM.v" "mem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1654664631650 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1654664631650 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1654664635066 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654664752073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654664752073 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654664752073 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "EXE_Stage:exe_stage\|ALU:alu_unit\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"EXE_Stage:exe_stage\|ALU:alu_unit\|Add2\"" {  } { { "../Codes/ALU.v" "Add2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664752082 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654664752082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Elaborated megafunction instantiation \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Instantiated megafunction \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752361 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654664752361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74i1 " "Found entity 1: altsyncram_74i1" {  } { { "db/altsyncram_74i1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_74i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664752476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664752476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Elaborated megafunction instantiation \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Instantiated megafunction \"Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 64 " "Parameter \"WIDTH_BYTEENA_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654664752622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftk1 " "Found entity 1: altsyncram_ftk1" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664752723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664752723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\"" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664752939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Instantiated megafunction \"EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654664752939 ""}  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654664752939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654664753035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654664753035 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[0\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[0\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[1\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[1\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[2\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[2\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[3\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[3\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[4\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[4\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[5\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[5\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[6\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[6\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[7\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[7\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[8\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[8\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[9\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[9\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[10\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[10\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[11\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[11\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[12\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[12\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[13\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[13\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[14\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[14\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[15\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[15\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654664764439 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654664764439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_Stage_Reg:id_stage_reg\|shift_operand\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_Stage_Reg:id_stage_reg\|shift_operand\[4\]" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764707 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764708 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764708 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764708 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764709 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764709 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764709 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764709 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764709 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764710 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764711 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764711 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764711 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764711 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[0\] " "Latch SRAM_Controller:sram_controller\|low_data0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764711 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[1\] " "Latch SRAM_Controller:sram_controller\|low_data0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764712 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[2\] " "Latch SRAM_Controller:sram_controller\|low_data0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764712 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[3\] " "Latch SRAM_Controller:sram_controller\|low_data0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764712 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[4\] " "Latch SRAM_Controller:sram_controller\|low_data0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764712 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[5\] " "Latch SRAM_Controller:sram_controller\|low_data0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764713 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[6\] " "Latch SRAM_Controller:sram_controller\|low_data0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764713 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[7\] " "Latch SRAM_Controller:sram_controller\|low_data0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764713 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[8\] " "Latch SRAM_Controller:sram_controller\|low_data0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764713 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[9\] " "Latch SRAM_Controller:sram_controller\|low_data0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764713 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[10\] " "Latch SRAM_Controller:sram_controller\|low_data0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764714 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[11\] " "Latch SRAM_Controller:sram_controller\|low_data0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764714 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[12\] " "Latch SRAM_Controller:sram_controller\|low_data0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764714 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[13\] " "Latch SRAM_Controller:sram_controller\|low_data0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764714 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[14\] " "Latch SRAM_Controller:sram_controller\|low_data0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764715 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data0\[15\] " "Latch SRAM_Controller:sram_controller\|low_data0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764715 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[0\] " "Latch SRAM_Controller:sram_controller\|high_data0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764715 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[1\] " "Latch SRAM_Controller:sram_controller\|high_data0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764715 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[2\] " "Latch SRAM_Controller:sram_controller\|high_data0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764715 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[3\] " "Latch SRAM_Controller:sram_controller\|high_data0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764716 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[4\] " "Latch SRAM_Controller:sram_controller\|high_data0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764716 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[5\] " "Latch SRAM_Controller:sram_controller\|high_data0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764716 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[6\] " "Latch SRAM_Controller:sram_controller\|high_data0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764716 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[7\] " "Latch SRAM_Controller:sram_controller\|high_data0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764717 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[8\] " "Latch SRAM_Controller:sram_controller\|high_data0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764717 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[9\] " "Latch SRAM_Controller:sram_controller\|high_data0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764717 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[10\] " "Latch SRAM_Controller:sram_controller\|high_data0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764717 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[11\] " "Latch SRAM_Controller:sram_controller\|high_data0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764718 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[12\] " "Latch SRAM_Controller:sram_controller\|high_data0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764718 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[13\] " "Latch SRAM_Controller:sram_controller\|high_data0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764718 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[14\] " "Latch SRAM_Controller:sram_controller\|high_data0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764718 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data0\[15\] " "Latch SRAM_Controller:sram_controller\|high_data0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764718 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764719 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764719 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764719 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764719 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764719 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764720 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764720 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764720 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764720 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764720 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764721 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764721 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764721 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[0\] " "Latch SRAM_Controller:sram_controller\|low_data1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764721 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[1\] " "Latch SRAM_Controller:sram_controller\|low_data1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764721 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[2\] " "Latch SRAM_Controller:sram_controller\|low_data1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764722 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[3\] " "Latch SRAM_Controller:sram_controller\|low_data1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764722 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[4\] " "Latch SRAM_Controller:sram_controller\|low_data1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764722 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[5\] " "Latch SRAM_Controller:sram_controller\|low_data1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764722 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[6\] " "Latch SRAM_Controller:sram_controller\|low_data1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764722 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[7\] " "Latch SRAM_Controller:sram_controller\|low_data1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764723 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[8\] " "Latch SRAM_Controller:sram_controller\|low_data1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764723 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[9\] " "Latch SRAM_Controller:sram_controller\|low_data1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764723 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[10\] " "Latch SRAM_Controller:sram_controller\|low_data1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764723 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[11\] " "Latch SRAM_Controller:sram_controller\|low_data1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764723 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[12\] " "Latch SRAM_Controller:sram_controller\|low_data1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764724 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[13\] " "Latch SRAM_Controller:sram_controller\|low_data1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764724 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[14\] " "Latch SRAM_Controller:sram_controller\|low_data1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764724 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data1\[15\] " "Latch SRAM_Controller:sram_controller\|low_data1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764724 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[0\] " "Latch SRAM_Controller:sram_controller\|high_data1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764724 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[1\] " "Latch SRAM_Controller:sram_controller\|high_data1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764725 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[2\] " "Latch SRAM_Controller:sram_controller\|high_data1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764725 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[3\] " "Latch SRAM_Controller:sram_controller\|high_data1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764725 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[4\] " "Latch SRAM_Controller:sram_controller\|high_data1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764725 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[5\] " "Latch SRAM_Controller:sram_controller\|high_data1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764726 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[6\] " "Latch SRAM_Controller:sram_controller\|high_data1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764726 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[7\] " "Latch SRAM_Controller:sram_controller\|high_data1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764726 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[8\] " "Latch SRAM_Controller:sram_controller\|high_data1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764726 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[9\] " "Latch SRAM_Controller:sram_controller\|high_data1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764726 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[10\] " "Latch SRAM_Controller:sram_controller\|high_data1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764727 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[11\] " "Latch SRAM_Controller:sram_controller\|high_data1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764727 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[12\] " "Latch SRAM_Controller:sram_controller\|high_data1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764727 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[13\] " "Latch SRAM_Controller:sram_controller\|high_data1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764727 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[14\] " "Latch SRAM_Controller:sram_controller\|high_data1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764727 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data1\[15\] " "Latch SRAM_Controller:sram_controller\|high_data1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache_Controller:cache_ctrl\|read " "Ports D and ENA on the latch are fed by the same signal Cache_Controller:cache_ctrl\|read" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654664764728 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654664764728 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654664765307 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654664765307 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[0\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[0\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[1\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[1\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[2\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[2\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[3\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[3\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[4\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[4\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[5\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[5\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[6\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[6\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[7\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[7\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[8\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[8\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[9\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[9\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[10\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[10\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[11\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[11\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[12\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[12\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[13\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[13\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[14\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[14\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[15\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[15\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664798292 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1654664798292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_if\[0\] GND " "Pin \"pc_if\[0\]\" is stuck at GND" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654664798294 "|ARM_cpu|pc_if[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_if\[1\] GND " "Pin \"pc_if\[1\]\" is stuck at GND" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654664798294 "|ARM_cpu|pc_if[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654664798294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654664837729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654664840003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654664840003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35069 " "Implemented 35069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654664843333 ""} { "Info" "ICUT_CUT_TM_OPINS" "421 " "Implemented 421 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654664843333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34515 " "Implemented 34515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654664843333 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654664843333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654664843333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 333 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 333 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654664843421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 09:37:23 2022 " "Processing ended: Wed Jun 08 09:37:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654664843421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:41 " "Elapsed time: 00:03:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654664843421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654664843421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654664843421 ""}
