
---------- Begin Simulation Statistics ----------
final_tick                               1816222739553                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 522453                       # Simulator instruction rate (inst/s)
host_mem_usage                                9712860                       # Number of bytes of host memory used
host_op_rate                                   816481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1967.24                       # Real time elapsed on the host
host_tick_rate                              923235919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1606211168                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.816223                       # Number of seconds simulated
sim_ticks                                1816222739553                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.962748                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.037252                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203179601                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              7568944.677344                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              195610656.322656                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        105943926                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1553413447                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  298173263                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         7447                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  134478866                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2115                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1346437696                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5454122341                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5454122341                       # Number of busy cycles
system.cpu1.num_cc_register_reads           810731249                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          826147910                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     63413623                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              63978436                       # Number of float alu accesses
system.cpu1.num_fp_insts                     63978436                       # number of float instructions
system.cpu1.num_fp_register_reads            68263228                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           54957000                       # number of times the floating registers were written
system.cpu1.num_func_calls                   40092444                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1494887904                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1494887904                       # number of integer instructions
system.cpu1.num_int_register_reads         3379609145                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1238607035                       # number of times the integer registers were written
system.cpu1.num_load_insts                  298159878                       # Number of load instructions
system.cpu1.num_mem_refs                    432636844                       # number of memory refs
system.cpu1.num_store_insts                 134476966                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20529387      1.32%      1.32% # Class of executed instruction
system.cpu1.op_class::IntAlu               1049156898     67.54%     68.86% # Class of executed instruction
system.cpu1.op_class::IntMult                  268761      0.02%     68.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                   237032      0.02%     68.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd               16790476      1.08%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20512      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   62606      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      18      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   11198      0.00%     69.98% # Class of executed instruction
system.cpu1.op_class::SimdMisc               33600414      2.16%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShift                 28404      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              11959      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              47328      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                192      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             11418      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.15% # Class of executed instruction
system.cpu1.op_class::MemRead               297979081     19.18%     91.33% # Class of executed instruction
system.cpu1.op_class::MemWrite              125484173      8.08%     99.41% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             180797      0.01%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8992793      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1553413447                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       206477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        675155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59466225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          938                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118933409                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            938                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             350821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30620                       # Transaction distribution
system.membus.trans_dist::CleanEvict           175857                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117857                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        350821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1143833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1143833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1143833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468678                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1142355610                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2507277873                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38527101                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38527101                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38527101                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38527101                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85806.461024                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85806.461024                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85806.461024                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85806.461024                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38228067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38228067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38228067                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38228067                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 85140.461024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85140.461024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 85140.461024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85140.461024                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38527101                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38527101                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85806.461024                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85806.461024                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38228067                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38228067                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 85140.461024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85140.461024                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          427.902638                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   427.902638                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.835747                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.835747                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30840823638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30840823638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30840823638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30840823638                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88644.453368                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88644.453368                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88644.453368                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88644.453368                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          535                       # number of writebacks
system.cpu0.dcache.writebacks::total              535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609111582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609111582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609111582                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609111582                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87978.453368                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87978.453368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87978.453368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87978.453368                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829758048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829758048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88677.898084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88677.898084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598216488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598216488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88011.898084                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88011.898084                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11065590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11065590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43224.960938                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43224.960938                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10895094                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10895094                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42558.960938                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42558.960938                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1346433652                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1346433652                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1346433652                       # number of overall hits
system.cpu1.icache.overall_hits::total     1346433652                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4044                       # number of overall misses
system.cpu1.icache.overall_misses::total         4044                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    226336104                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    226336104                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    226336104                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    226336104                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1346437696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1346437696                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55968.373887                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55968.373887                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55968.373887                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55968.373887                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3532                       # number of writebacks
system.cpu1.icache.writebacks::total             3532                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    223642800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    223642800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    223642800                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    223642800                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55302.373887                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55302.373887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55302.373887                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55302.373887                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1346433652                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    226336104                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    226336104                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1346437696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55968.373887                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55968.373887                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    223642800                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    223642800                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55302.373887                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55302.373887                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.090157                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1346437696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         332947.006924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   510.090157                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10771505612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10771505612                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373537354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373537354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373537354                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373537354                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     59114775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59114775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     59114775                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59114775                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 670507972182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 670507972182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 670507972182                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 670507972182                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    432652129                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    432652129                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.136634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11342.476939                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11342.476939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11342.476939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11342.476939                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     56226403                       # number of writebacks
system.cpu1.dcache.writebacks::total         56226403                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     59114775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     59114775                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     59114775                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 631137532032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 631137532032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 631137532032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 631137532032                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10676.476939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10676.476939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10676.476939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10676.476939                       # average overall mshr miss latency
system.cpu1.dcache.replacements              59114767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      251180914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46992349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 517371547563                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 517371547563                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    298173263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11009.697506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11009.697506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46992349                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 486074643129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 486074643129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.157601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10343.697506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10343.697506                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122356440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12122426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153136424619                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153136424619                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    134478866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.090144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12632.489950                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12632.489950                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12122426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 145062888903                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 145062888903                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090144                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11966.489950                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11966.489950                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          432652129                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         59114775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.318849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3520331807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3520331807                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            58996440                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58998506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                463                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1603                       # number of overall hits
system.l2.overall_hits::.cpu1.data           58996440                       # number of overall hits
system.l2.overall_hits::total                58998506                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            118335                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347453                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2441                       # number of overall misses
system.l2.overall_misses::.cpu1.data           118335                       # number of overall misses
system.l2.overall_misses::total                468678                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37768860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30251740977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204592869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9927574821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40421677527                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37768860                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30251740977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204592869                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9927574821                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40421677527                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        59114775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59467184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       59114775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59467184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.603610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.002002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007881                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.603610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.002002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007881                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84117.728285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87067.145706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83815.185989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83893.816884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86246.159468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84117.728285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87067.145706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83815.185989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83893.816884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86246.159468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30620                       # number of writebacks
system.l2.writebacks::total                     30620                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       118335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       118335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34705507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27880022192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    187930312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9119771963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37222429974                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34705507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27880022192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    187930312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9119771963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37222429974                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.603610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.002002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.603610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.002002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77295.115813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80241.132447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76989.066776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77067.410005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79420.049531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77295.115813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80241.132447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76989.066776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77067.410005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79420.049531                       # average overall mshr miss latency
system.l2.replacements                         207413                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     56226938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         56226938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     56226938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     56226938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3550                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3550                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3550                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3550                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12004683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12004825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         117743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              117857                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9273051                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9880846929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9890119980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12122426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12122682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.009713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81342.552632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83918.763145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83916.271244                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       117743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         117857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8494601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9077084643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9085579244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.009713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74514.043860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77092.350654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77089.856725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37768860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204592869                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    242361729                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.603610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.643223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84117.728285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83815.185989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83862.189965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34705507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    187930312                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    222635819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.603610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.643223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77295.115813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76989.066776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77036.615571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46991757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46992078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          347931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30242467926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     46727892                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30289195818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46992349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47340009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87069.024573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 78932.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87055.179958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       347931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27871527591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     42687320                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27914214911                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80243.012132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72106.959459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80229.168746                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 257624.306951                       # Cycle average of tags in use
system.l2.tags.total_refs                   118933407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    469231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    253.464513                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.113887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      114.939060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    235224.532753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      140.041024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    22108.680228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.897310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.084338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        261818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261818                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1903403775                       # Number of tag accesses
system.l2.tags.data_accesses               1903403775                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7573440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29995392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       156224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1959680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1959680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         118335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        30620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30620                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         12243538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            86016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          4169885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16515261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        86016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           101838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1078987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1078987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1078987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        12243538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           86016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         4169885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17594247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     30620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    118207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.045939581116                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1699                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1699                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1434237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30620                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30620                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              946                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10251721685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1561208600                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18447598285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21879.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39371.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30620                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  454293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       499115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       499115    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       499115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     273.540906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.482192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3297.396911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         1692     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.18%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.989994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.989415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.139048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1690     99.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1699                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29987200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1956160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29995392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1959680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1797020590923                       # Total gap between requests
system.mem_ctrls.avgGap                    3599094.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22236992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       156224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7565248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1956160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15821.847934286059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 12243537.929424263537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 86015.881531385909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 4165374.562958022580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1077048.512497669086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       118335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        30620                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16641491                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13989332496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89801664                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4351822634                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96600990118319                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37063.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40262.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36788.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36775.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3154833119.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         388792980.575824                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         686369146.478463                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        642176538.595294                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       35864728.367999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157658175766.572845                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     40707680825.854240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     564712337969.497314                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       764831397960.187744                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.111013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1723693023684                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  81645200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10884515869                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         389514971.663823                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         687643738.437669                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        643010380.924898                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       36239818.271999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157658175766.572845                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40710015129.759094                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     564710726470.355347                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       764835326280.229004                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.113176                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1723687385706                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  81645200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10890153847                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1816222739553                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47344502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56257558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3412530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12122682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12122682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4493                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47340009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    177344317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             178400593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       484864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7381835392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7404651008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          207413                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1959680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59674597                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59673659    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    938      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59674597                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        77054330205                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       59055660225                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4039956                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348752992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
