

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop'
================================================================
* Date:           Tue Mar 19 21:35:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.423 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  120002581|  120002581|  0.375 sec|  0.375 sec|  120002582|  120002582|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                             |                                  |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                   Instance                  |              Module              |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +---------------------------------------------+----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_simulatedAnnealingTop_Pipeline_1_fu_115  |simulatedAnnealingTop_Pipeline_1  |        674|        674|   2.106 us|   2.106 us|        674|        674|       no|
        |grp_simulatedAnnealingTop_Pipeline_2_fu_126  |simulatedAnnealingTop_Pipeline_2  |        674|        674|   2.106 us|   2.106 us|        674|        674|       no|
        |grp_simulatedAnnealingTop_Pipeline_3_fu_135  |simulatedAnnealingTop_Pipeline_3  |        403|        403|   1.259 us|   1.259 us|        403|        403|       no|
        |grp_exec_pipeline_fu_143                     |exec_pipeline                     |  120000079|  120000079|  0.375 sec|  0.375 sec|  120000079|  120000079|       no|
        |grp_simulatedAnnealingTop_Pipeline_4_fu_154  |simulatedAnnealingTop_Pipeline_4  |        672|        672|   2.100 us|   2.100 us|        672|        672|       no|
        +---------------------------------------------+----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%n_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %n"   --->   Operation 81 'read' 'n_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%c2n_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c2n"   --->   Operation 82 'read' 'c2n_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%n2c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %n2c"   --->   Operation 83 'read' 'n2c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.74ns)   --->   "%n2c_l_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:14]   --->   Operation 84 'alloca' 'n2c_l_V' <Predicate = true> <Delay = 0.74>
ST_1 : Operation 85 [1/1] (0.74ns)   --->   "%c2n_l_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:15]   --->   Operation 85 'alloca' 'c2n_l_V' <Predicate = true> <Delay = 0.74>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "%n_l_V = alloca i64 1" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:16]   --->   Operation 86 'alloca' 'n_l_V' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty = trunc i64 %n2c_read"   --->   Operation 87 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.14ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_1, i128 %gmem, i800 %n2c_l_V, i64 %n2c_read, i4 %empty"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_93 = trunc i64 %c2n_read"   --->   Operation 89 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %n_read, i32 4, i32 63" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 90 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_1, i128 %gmem, i800 %n2c_l_V, i64 %n2c_read, i4 %empty"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 92 [2/2] (1.14ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_2, i128 %gmem, i800 %c2n_l_V, i64 %c2n_read, i4 %empty_93"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_2, i128 %gmem, i800 %c2n_l_V, i64 %c2n_read, i4 %empty_93"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.28>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i60 %trunc_ln" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 94 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln26" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 95 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [70/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 96 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.28>
ST_6 : Operation 97 [69/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 97 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 98 [68/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 98 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 99 [67/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 99 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 100 [66/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 100 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.28>
ST_10 : Operation 101 [65/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 101 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.28>
ST_11 : Operation 102 [64/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 102 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 103 [63/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 103 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.28>
ST_13 : Operation 104 [62/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 104 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.28>
ST_14 : Operation 105 [61/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 105 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 106 [60/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 106 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.28>
ST_16 : Operation 107 [59/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 107 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.28>
ST_17 : Operation 108 [58/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 108 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.28>
ST_18 : Operation 109 [57/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 109 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.28>
ST_19 : Operation 110 [56/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 110 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.28>
ST_20 : Operation 111 [55/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 111 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.28>
ST_21 : Operation 112 [54/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 112 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 113 [53/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 113 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.28>
ST_23 : Operation 114 [52/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 114 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.28>
ST_24 : Operation 115 [51/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 115 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.28>
ST_25 : Operation 116 [50/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 116 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.28>
ST_26 : Operation 117 [49/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 117 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.28>
ST_27 : Operation 118 [48/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 118 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.28>
ST_28 : Operation 119 [47/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 119 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.28>
ST_29 : Operation 120 [46/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 120 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.28>
ST_30 : Operation 121 [45/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 121 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.28>
ST_31 : Operation 122 [44/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 122 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.28>
ST_32 : Operation 123 [43/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 123 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.28>
ST_33 : Operation 124 [42/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 124 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.28>
ST_34 : Operation 125 [41/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 125 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.28>
ST_35 : Operation 126 [40/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 126 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.28>
ST_36 : Operation 127 [39/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 127 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.28>
ST_37 : Operation 128 [38/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 128 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.28>
ST_38 : Operation 129 [37/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 129 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.28>
ST_39 : Operation 130 [36/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 130 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.28>
ST_40 : Operation 131 [35/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 131 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.28>
ST_41 : Operation 132 [34/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 132 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.28>
ST_42 : Operation 133 [33/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 133 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.28>
ST_43 : Operation 134 [32/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 134 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.28>
ST_44 : Operation 135 [31/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 135 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.28>
ST_45 : Operation 136 [30/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 136 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.28>
ST_46 : Operation 137 [29/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 137 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.28>
ST_47 : Operation 138 [28/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 138 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.28>
ST_48 : Operation 139 [27/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 139 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.28>
ST_49 : Operation 140 [26/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 140 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.28>
ST_50 : Operation 141 [25/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 141 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.28>
ST_51 : Operation 142 [24/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 142 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.28>
ST_52 : Operation 143 [23/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 143 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.28>
ST_53 : Operation 144 [22/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 144 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.28>
ST_54 : Operation 145 [21/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 145 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.28>
ST_55 : Operation 146 [20/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 146 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.28>
ST_56 : Operation 147 [19/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 147 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.28>
ST_57 : Operation 148 [18/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 148 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.28>
ST_58 : Operation 149 [17/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 149 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.28>
ST_59 : Operation 150 [16/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 150 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.28>
ST_60 : Operation 151 [15/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 151 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.28>
ST_61 : Operation 152 [14/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 152 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.28>
ST_62 : Operation 153 [13/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 153 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.28>
ST_63 : Operation 154 [12/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 154 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.28>
ST_64 : Operation 155 [11/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 155 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.28>
ST_65 : Operation 156 [10/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 156 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.28>
ST_66 : Operation 157 [9/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 157 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.28>
ST_67 : Operation 158 [8/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 158 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.28>
ST_68 : Operation 159 [7/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 159 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.28>
ST_69 : Operation 160 [6/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 160 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.28>
ST_70 : Operation 161 [5/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 161 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.28>
ST_71 : Operation 162 [4/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 162 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.28>
ST_72 : Operation 163 [3/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 163 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.28>
ST_73 : Operation 164 [2/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 164 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.28>
ST_74 : Operation 165 [1/70] (2.28ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 25" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 165 'readreq' 'empty_94' <Predicate = true> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln26 = call void @simulatedAnnealingTop_Pipeline_3, i128 %gmem, i60 %trunc_ln, i32 %n_l_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 166 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln26 = call void @simulatedAnnealingTop_Pipeline_3, i128 %gmem, i60 %trunc_ln, i32 %n_l_V" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 167 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln29 = call void @exec_pipeline, i800 %n2c_l_V, i800 %c2n_l_V, i32 %n_l_V, i8 %st3_m_th_idx_offset, i8 %st1_m_th_idx_offset" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:29]   --->   Operation 168 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln29 = call void @exec_pipeline, i800 %n2c_l_V, i800 %c2n_l_V, i32 %n_l_V, i8 %st3_m_th_idx_offset, i8 %st1_m_th_idx_offset" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:29]   --->   Operation 169 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 170 [2/2] (0.00ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_4, i128 %gmem, i800 %c2n_l_V, i64 %c2n_read, i4 %empty_93"   --->   Operation 170 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 171 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:4]   --->   Operation 171 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:4]   --->   Operation 172 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n2c, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n2c, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c2n, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c2n, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 182 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %n2c_l_V"   --->   Operation 182 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 183 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n_l_V"   --->   Operation 183 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 184 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n_l_V"   --->   Operation 184 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln0 = call void @simulatedAnnealingTop_Pipeline_4, i128 %gmem, i800 %c2n_l_V, i64 %c2n_read, i4 %empty_93"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:67]   --->   Operation 186 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ n2c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ st3_m_th_idx_offset]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ st1_m_th_idx_offset]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                     (read                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c2n_read                   (read                  ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
n2c_read                   (read                  ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000]
n2c_l_V                    (alloca                ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
c2n_l_V                    (alloca                ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
n_l_V                      (alloca                ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty                      (trunc                 ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_93                   (trunc                 ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln                   (partselect            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111110000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26                  (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr         ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_94                   (readreq               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln26                  (call                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln29                  (call                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln4          (spectopmodule         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln4          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln67                   (ret                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n2c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c2n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="st3_m_th_idx_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st3_m_th_idx_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="st1_m_th_idx_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st1_m_th_idx_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulatedAnnealingTop_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulatedAnnealingTop_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulatedAnnealingTop_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec_pipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulatedAnnealingTop_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="n2c_l_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="800" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2c_l_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c2n_l_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="800" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c2n_l_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="n_l_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_l_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="n_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c2n_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2n_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="n2c_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n2c_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_94/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_simulatedAnnealingTop_Pipeline_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="0"/>
<pin id="118" dir="0" index="2" bw="800" slack="0"/>
<pin id="119" dir="0" index="3" bw="64" slack="0"/>
<pin id="120" dir="0" index="4" bw="4" slack="0"/>
<pin id="121" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_simulatedAnnealingTop_Pipeline_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="0" index="2" bw="800" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="64" slack="2"/>
<pin id="131" dir="0" index="4" bw="4" slack="2"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_simulatedAnnealingTop_Pipeline_3_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="128" slack="0"/>
<pin id="138" dir="0" index="2" bw="60" slack="74"/>
<pin id="139" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/75 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_exec_pipeline_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="800" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="800" slack="2147483647"/>
<pin id="147" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="8" slack="0"/>
<pin id="149" dir="0" index="5" bw="8" slack="0"/>
<pin id="150" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/77 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_simulatedAnnealingTop_Pipeline_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="0"/>
<pin id="157" dir="0" index="2" bw="800" slack="2147483647"/>
<pin id="158" dir="0" index="3" bw="64" slack="78"/>
<pin id="159" dir="0" index="4" bw="4" slack="78"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/79 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_93_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="60" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="7" slack="0"/>
<pin id="177" dir="1" index="4" bw="60" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln26_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="60" slack="4"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="gmem_addr_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="128" slack="0"/>
<pin id="187" dir="0" index="1" bw="60" slack="0"/>
<pin id="188" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="c2n_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="2"/>
<pin id="194" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c2n_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="n2c_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n2c_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="empty_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="208" class="1005" name="empty_93_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="2"/>
<pin id="210" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_93 "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="60" slack="4"/>
<pin id="216" dir="1" index="1" bw="60" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="220" class="1005" name="gmem_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="1"/>
<pin id="222" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="78" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="102" pin="2"/><net_sink comp="115" pin=3"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="143" pin=5"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="90" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="195"><net_src comp="96" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="201"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="206"><net_src comp="163" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="211"><net_src comp="168" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="217"><net_src comp="172" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="223"><net_src comp="185" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {79 80 }
 - Input state : 
	Port: simulatedAnnealingTop : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
	Port: simulatedAnnealingTop : n2c | {1 }
	Port: simulatedAnnealingTop : c2n | {1 }
	Port: simulatedAnnealingTop : n | {1 }
	Port: simulatedAnnealingTop : st3_m_th_idx_offset | {77 78 }
	Port: simulatedAnnealingTop : st1_m_th_idx_offset | {77 78 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		gmem_addr : 1
		empty_94 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_simulatedAnnealingTop_Pipeline_1_fu_115 |    0    |    0    |  0.387  |   547   |   650   |    0    |
|          | grp_simulatedAnnealingTop_Pipeline_2_fu_126 |    0    |    0    |  0.387  |   547   |   650   |    0    |
|   call   | grp_simulatedAnnealingTop_Pipeline_3_fu_135 |    0    |    0    |    0    |   479   |   119   |    0    |
|          |           grp_exec_pipeline_fu_143          |    0    |    0    | 22.7964 |  14432  |  25348  |    0    |
|          | grp_simulatedAnnealingTop_Pipeline_4_fu_154 |    0    |    0    |  1.161  |   517   |   2629  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              n_read_read_fu_90              |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |             c2n_read_read_fu_96             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             n2c_read_read_fu_102            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_108             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                 empty_fu_163                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               empty_93_fu_168               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|               trunc_ln_fu_172               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |               sext_ln26_fu_182              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                             |    0    |    0    | 24.7314 |  16522  |  29396  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|      c2n_l_V      |    0   |   256  |   257  |    0   |
|      n2c_l_V      |    0   |   256  |   257  |    0   |
|       n_l_V       |    0   |   32   |   65   |    0   |
|st1_m_th_idx_offset|    0   |    8   |    9   |    -   |
|st3_m_th_idx_offset|    0   |    8   |    9   |    -   |
+-------------------+--------+--------+--------+--------+
|       Total       |    0   |   560  |   597  |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| c2n_read_reg_192|   64   |
| empty_93_reg_208|    4   |
|  empty_reg_203  |    4   |
|gmem_addr_reg_220|   128  |
| n2c_read_reg_198|   64   |
| trunc_ln_reg_214|   60   |
+-----------------+--------+
|      Total      |   324  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_readreq_fu_108             |  p1  |   2  |  128 |   256  ||    9    |
| grp_simulatedAnnealingTop_Pipeline_1_fu_115 |  p3  |   2  |  64  |   128  ||    9    |
| grp_simulatedAnnealingTop_Pipeline_1_fu_115 |  p4  |   2  |   4  |    8   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   392  ||  1.161  ||    27   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    0   |   24   |  16522 |  29396 |    0   |
|   Memory  |    0   |    -   |    -   |   560  |   597  |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   324  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   25   |  17406 |  30020 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
