vendor_name = ModelSim
source_file = 1, M:/ECE 287/VerilogDDR/VerilogDDR.v
source_file = 1, M:/ECE 287/VerilogDDR/output_files/Chain22.cdf
source_file = 1, M:/ECE 287/VerilogDDR/db/VerilogDDR.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, M:/ECE 287/VerilogDDR/db/clock108_altpll.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, M:/ECE 287/VerilogDDR/db/lpm_divide_m9m.tdf
source_file = 1, M:/ECE 287/VerilogDDR/db/sign_div_unsign_bkh.tdf
source_file = 1, M:/ECE 287/VerilogDDR/db/alt_u_div_a4f.tdf
source_file = 1, M:/ECE 287/VerilogDDR/db/add_sub_7pc.tdf
source_file = 1, M:/ECE 287/VerilogDDR/db/add_sub_8pc.tdf
source_file = 1, M:/ECE 287/VerilogDDR/db/lpm_divide_jhm.tdf
design_name = VerilogDDR
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, VerilogDDR, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, VerilogDDR, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, VerilogDDR, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, VerilogDDR, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, VerilogDDR, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, VerilogDDR, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, VerilogDDR, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, VerilogDDR, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, VerilogDDR, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, VerilogDDR, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, VerilogDDR, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, VerilogDDR, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, VerilogDDR, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, VerilogDDR, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, VerilogDDR, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, VerilogDDR, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, VerilogDDR, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, VerilogDDR, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, VerilogDDR, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, VerilogDDR, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, VerilogDDR, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, VerilogDDR, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, VerilogDDR, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, VerilogDDR, 1
instance = comp, \VGA_BLANK~output\, VGA_BLANK~output, VerilogDDR, 1
instance = comp, \VGA_SYNC~output\, VGA_SYNC~output, VerilogDDR, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, VerilogDDR, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, VerilogDDR, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, VerilogDDR, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, VerilogDDR, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, VerilogDDR, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, VerilogDDR, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, VerilogDDR, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, VerilogDDR, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, VerilogDDR, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, VerilogDDR, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, VerilogDDR, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, VerilogDDR, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, VerilogDDR, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, VerilogDDR, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, VerilogDDR, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, VerilogDDR, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, VerilogDDR, 1
instance = comp, \cue[0]~output\, cue[0]~output, VerilogDDR, 1
instance = comp, \cue[1]~output\, cue[1]~output, VerilogDDR, 1
instance = comp, \cue[2]~output\, cue[2]~output, VerilogDDR, 1
instance = comp, \cue[3]~output\, cue[3]~output, VerilogDDR, 1
instance = comp, \rst~input\, rst~input, VerilogDDR, 1
instance = comp, \clk~input\, clk~input, VerilogDDR, 1
instance = comp, \comb_10|altpll_component|auto_generated|pll1\, comb_10|altpll_component|auto_generated|pll1, VerilogDDR, 1
instance = comp, \comb_10|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, comb_10|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, VerilogDDR, 1
instance = comp, \comb_12|count[0]~32\, comb_12|count[0]~32, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~8\, comb_12|LessThan0~8, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~9\, comb_12|LessThan0~9, VerilogDDR, 1
instance = comp, \comb_12|count[8]~48\, comb_12|count[8]~48, VerilogDDR, 1
instance = comp, \comb_12|count[9]~50\, comb_12|count[9]~50, VerilogDDR, 1
instance = comp, \comb_12|count[9]\, comb_12|count[9], VerilogDDR, 1
instance = comp, \comb_12|count[10]~52\, comb_12|count[10]~52, VerilogDDR, 1
instance = comp, \comb_12|count[10]\, comb_12|count[10], VerilogDDR, 1
instance = comp, \comb_12|count[11]~54\, comb_12|count[11]~54, VerilogDDR, 1
instance = comp, \comb_12|count[11]\, comb_12|count[11], VerilogDDR, 1
instance = comp, \comb_12|count[12]~56\, comb_12|count[12]~56, VerilogDDR, 1
instance = comp, \comb_12|count[12]\, comb_12|count[12], VerilogDDR, 1
instance = comp, \comb_12|count[13]~58\, comb_12|count[13]~58, VerilogDDR, 1
instance = comp, \comb_12|count[13]\, comb_12|count[13], VerilogDDR, 1
instance = comp, \comb_12|count[14]~60\, comb_12|count[14]~60, VerilogDDR, 1
instance = comp, \comb_12|count[14]\, comb_12|count[14], VerilogDDR, 1
instance = comp, \comb_12|count[15]~62\, comb_12|count[15]~62, VerilogDDR, 1
instance = comp, \comb_12|count[15]\, comb_12|count[15], VerilogDDR, 1
instance = comp, \comb_12|count[16]~64\, comb_12|count[16]~64, VerilogDDR, 1
instance = comp, \comb_12|count[16]\, comb_12|count[16], VerilogDDR, 1
instance = comp, \comb_12|count[17]~66\, comb_12|count[17]~66, VerilogDDR, 1
instance = comp, \comb_12|count[17]\, comb_12|count[17], VerilogDDR, 1
instance = comp, \comb_12|count[18]~68\, comb_12|count[18]~68, VerilogDDR, 1
instance = comp, \comb_12|count[18]\, comb_12|count[18], VerilogDDR, 1
instance = comp, \comb_12|count[19]~70\, comb_12|count[19]~70, VerilogDDR, 1
instance = comp, \comb_12|count[19]\, comb_12|count[19], VerilogDDR, 1
instance = comp, \comb_12|count[20]~72\, comb_12|count[20]~72, VerilogDDR, 1
instance = comp, \comb_12|count[20]\, comb_12|count[20], VerilogDDR, 1
instance = comp, \comb_12|count[21]~74\, comb_12|count[21]~74, VerilogDDR, 1
instance = comp, \comb_12|count[21]\, comb_12|count[21], VerilogDDR, 1
instance = comp, \comb_12|count[22]~76\, comb_12|count[22]~76, VerilogDDR, 1
instance = comp, \comb_12|count[22]\, comb_12|count[22], VerilogDDR, 1
instance = comp, \comb_12|count[23]~78\, comb_12|count[23]~78, VerilogDDR, 1
instance = comp, \comb_12|count[23]\, comb_12|count[23], VerilogDDR, 1
instance = comp, \comb_12|count[24]~80\, comb_12|count[24]~80, VerilogDDR, 1
instance = comp, \comb_12|count[24]\, comb_12|count[24], VerilogDDR, 1
instance = comp, \comb_12|count[25]~82\, comb_12|count[25]~82, VerilogDDR, 1
instance = comp, \comb_12|count[25]\, comb_12|count[25], VerilogDDR, 1
instance = comp, \comb_12|count[26]~84\, comb_12|count[26]~84, VerilogDDR, 1
instance = comp, \comb_12|count[26]\, comb_12|count[26], VerilogDDR, 1
instance = comp, \comb_12|count[27]~86\, comb_12|count[27]~86, VerilogDDR, 1
instance = comp, \comb_12|count[27]\, comb_12|count[27], VerilogDDR, 1
instance = comp, \comb_12|count[28]~88\, comb_12|count[28]~88, VerilogDDR, 1
instance = comp, \comb_12|count[28]\, comb_12|count[28], VerilogDDR, 1
instance = comp, \comb_12|count[29]~90\, comb_12|count[29]~90, VerilogDDR, 1
instance = comp, \comb_12|count[29]\, comb_12|count[29], VerilogDDR, 1
instance = comp, \comb_12|count[30]~92\, comb_12|count[30]~92, VerilogDDR, 1
instance = comp, \comb_12|count[30]\, comb_12|count[30], VerilogDDR, 1
instance = comp, \comb_12|count[31]~94\, comb_12|count[31]~94, VerilogDDR, 1
instance = comp, \comb_12|count[31]\, comb_12|count[31], VerilogDDR, 1
instance = comp, \comb_12|LessThan0~4\, comb_12|LessThan0~4, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~1\, comb_12|LessThan0~1, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~2\, comb_12|LessThan0~2, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~3\, comb_12|LessThan0~3, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~5\, comb_12|LessThan0~5, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~0\, comb_12|LessThan0~0, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~6\, comb_12|LessThan0~6, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~7\, comb_12|LessThan0~7, VerilogDDR, 1
instance = comp, \comb_12|LessThan0~10\, comb_12|LessThan0~10, VerilogDDR, 1
instance = comp, \comb_12|count[0]\, comb_12|count[0], VerilogDDR, 1
instance = comp, \comb_12|count[1]~34\, comb_12|count[1]~34, VerilogDDR, 1
instance = comp, \comb_12|count[1]\, comb_12|count[1], VerilogDDR, 1
instance = comp, \comb_12|count[2]~36\, comb_12|count[2]~36, VerilogDDR, 1
instance = comp, \comb_12|count[2]\, comb_12|count[2], VerilogDDR, 1
instance = comp, \comb_12|count[3]~38\, comb_12|count[3]~38, VerilogDDR, 1
instance = comp, \comb_12|count[3]\, comb_12|count[3], VerilogDDR, 1
instance = comp, \comb_12|count[4]~40\, comb_12|count[4]~40, VerilogDDR, 1
instance = comp, \comb_12|count[4]\, comb_12|count[4], VerilogDDR, 1
instance = comp, \comb_12|count[5]~42\, comb_12|count[5]~42, VerilogDDR, 1
instance = comp, \comb_12|count[5]\, comb_12|count[5], VerilogDDR, 1
instance = comp, \comb_12|count[6]~44\, comb_12|count[6]~44, VerilogDDR, 1
instance = comp, \comb_12|count[6]\, comb_12|count[6], VerilogDDR, 1
instance = comp, \comb_12|count[7]~46\, comb_12|count[7]~46, VerilogDDR, 1
instance = comp, \comb_12|count[7]\, comb_12|count[7], VerilogDDR, 1
instance = comp, \comb_12|count[8]\, comb_12|count[8], VerilogDDR, 1
instance = comp, \comb_17|always1~0\, comb_17|always1~0, VerilogDDR, 1
instance = comp, \comb_17|always1~9\, comb_17|always1~9, VerilogDDR, 1
instance = comp, \comb_17|always1~10\, comb_17|always1~10, VerilogDDR, 1
instance = comp, \comb_12|LessThan3~0\, comb_12|LessThan3~0, VerilogDDR, 1
instance = comp, \comb_17|always1~8\, comb_17|always1~8, VerilogDDR, 1
instance = comp, \comb_17|always1~11\, comb_17|always1~11, VerilogDDR, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, VerilogDDR, 1
instance = comp, \Button0~input\, Button0~input, VerilogDDR, 1
instance = comp, \Button2~input\, Button2~input, VerilogDDR, 1
instance = comp, \Button1~input\, Button1~input, VerilogDDR, 1
instance = comp, \Button3~input\, Button3~input, VerilogDDR, 1
instance = comp, \ns.DISP_MENU~0\, ns.DISP_MENU~0, VerilogDDR, 1
instance = comp, \ns.DISP_MENU~1\, ns.DISP_MENU~1, VerilogDDR, 1
instance = comp, \s.DISP_MENU\, s.DISP_MENU, VerilogDDR, 1
instance = comp, \s.PLAY\, s.PLAY, VerilogDDR, 1
instance = comp, \comb_17|LessThan20~1\, comb_17|LessThan20~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan20~0\, comb_17|LessThan20~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan19~4\, comb_17|LessThan19~4, VerilogDDR, 1
instance = comp, \comb_12|Equal0~0\, comb_12|Equal0~0, VerilogDDR, 1
instance = comp, \comb_12|Equal0\, comb_12|Equal0, VerilogDDR, 1
instance = comp, \comb_13|count[0]~32\, comb_13|count[0]~32, VerilogDDR, 1
instance = comp, \comb_13|count[1]~34\, comb_13|count[1]~34, VerilogDDR, 1
instance = comp, \comb_13|count[1]\, comb_13|count[1], VerilogDDR, 1
instance = comp, \comb_13|count[2]~36\, comb_13|count[2]~36, VerilogDDR, 1
instance = comp, \comb_13|count[2]\, comb_13|count[2], VerilogDDR, 1
instance = comp, \comb_13|count[3]~38\, comb_13|count[3]~38, VerilogDDR, 1
instance = comp, \comb_13|count[3]\, comb_13|count[3], VerilogDDR, 1
instance = comp, \comb_13|count[4]~40\, comb_13|count[4]~40, VerilogDDR, 1
instance = comp, \comb_13|count[4]\, comb_13|count[4], VerilogDDR, 1
instance = comp, \comb_13|count[5]~42\, comb_13|count[5]~42, VerilogDDR, 1
instance = comp, \comb_13|count[5]\, comb_13|count[5], VerilogDDR, 1
instance = comp, \comb_13|count[6]~44\, comb_13|count[6]~44, VerilogDDR, 1
instance = comp, \comb_13|count[6]\, comb_13|count[6], VerilogDDR, 1
instance = comp, \comb_13|count[7]~46\, comb_13|count[7]~46, VerilogDDR, 1
instance = comp, \comb_13|count[7]\, comb_13|count[7], VerilogDDR, 1
instance = comp, \comb_13|count[8]~48\, comb_13|count[8]~48, VerilogDDR, 1
instance = comp, \comb_13|count[8]\, comb_13|count[8], VerilogDDR, 1
instance = comp, \comb_13|count[9]~50\, comb_13|count[9]~50, VerilogDDR, 1
instance = comp, \comb_13|count[9]\, comb_13|count[9], VerilogDDR, 1
instance = comp, \comb_13|LessThan0~2\, comb_13|LessThan0~2, VerilogDDR, 1
instance = comp, \comb_13|count[10]~52\, comb_13|count[10]~52, VerilogDDR, 1
instance = comp, \comb_13|count[10]\, comb_13|count[10], VerilogDDR, 1
instance = comp, \comb_13|LessThan0~0\, comb_13|LessThan0~0, VerilogDDR, 1
instance = comp, \comb_13|LessThan0~3\, comb_13|LessThan0~3, VerilogDDR, 1
instance = comp, \comb_13|count[11]~54\, comb_13|count[11]~54, VerilogDDR, 1
instance = comp, \comb_13|count[11]\, comb_13|count[11], VerilogDDR, 1
instance = comp, \comb_13|count[12]~56\, comb_13|count[12]~56, VerilogDDR, 1
instance = comp, \comb_13|count[12]\, comb_13|count[12], VerilogDDR, 1
instance = comp, \comb_13|count[13]~58\, comb_13|count[13]~58, VerilogDDR, 1
instance = comp, \comb_13|count[13]\, comb_13|count[13], VerilogDDR, 1
instance = comp, \comb_13|count[14]~60\, comb_13|count[14]~60, VerilogDDR, 1
instance = comp, \comb_13|count[14]\, comb_13|count[14], VerilogDDR, 1
instance = comp, \comb_13|count[15]~62\, comb_13|count[15]~62, VerilogDDR, 1
instance = comp, \comb_13|count[15]\, comb_13|count[15], VerilogDDR, 1
instance = comp, \comb_13|count[16]~64\, comb_13|count[16]~64, VerilogDDR, 1
instance = comp, \comb_13|count[16]\, comb_13|count[16], VerilogDDR, 1
instance = comp, \comb_13|count[17]~66\, comb_13|count[17]~66, VerilogDDR, 1
instance = comp, \comb_13|count[17]\, comb_13|count[17], VerilogDDR, 1
instance = comp, \comb_13|count[18]~68\, comb_13|count[18]~68, VerilogDDR, 1
instance = comp, \comb_13|count[18]\, comb_13|count[18], VerilogDDR, 1
instance = comp, \comb_13|count[19]~70\, comb_13|count[19]~70, VerilogDDR, 1
instance = comp, \comb_13|count[19]\, comb_13|count[19], VerilogDDR, 1
instance = comp, \comb_13|count[20]~72\, comb_13|count[20]~72, VerilogDDR, 1
instance = comp, \comb_13|count[20]\, comb_13|count[20], VerilogDDR, 1
instance = comp, \comb_13|count[21]~74\, comb_13|count[21]~74, VerilogDDR, 1
instance = comp, \comb_13|count[21]\, comb_13|count[21], VerilogDDR, 1
instance = comp, \comb_13|count[22]~76\, comb_13|count[22]~76, VerilogDDR, 1
instance = comp, \comb_13|count[22]\, comb_13|count[22], VerilogDDR, 1
instance = comp, \comb_13|count[23]~78\, comb_13|count[23]~78, VerilogDDR, 1
instance = comp, \comb_13|count[23]\, comb_13|count[23], VerilogDDR, 1
instance = comp, \comb_13|count[24]~80\, comb_13|count[24]~80, VerilogDDR, 1
instance = comp, \comb_13|count[24]\, comb_13|count[24], VerilogDDR, 1
instance = comp, \comb_13|count[25]~82\, comb_13|count[25]~82, VerilogDDR, 1
instance = comp, \comb_13|count[25]\, comb_13|count[25], VerilogDDR, 1
instance = comp, \comb_13|count[26]~84\, comb_13|count[26]~84, VerilogDDR, 1
instance = comp, \comb_13|count[26]\, comb_13|count[26], VerilogDDR, 1
instance = comp, \comb_13|count[27]~86\, comb_13|count[27]~86, VerilogDDR, 1
instance = comp, \comb_13|count[27]\, comb_13|count[27], VerilogDDR, 1
instance = comp, \comb_13|count[28]~88\, comb_13|count[28]~88, VerilogDDR, 1
instance = comp, \comb_13|count[28]\, comb_13|count[28], VerilogDDR, 1
instance = comp, \comb_13|count[29]~90\, comb_13|count[29]~90, VerilogDDR, 1
instance = comp, \comb_13|count[29]\, comb_13|count[29], VerilogDDR, 1
instance = comp, \comb_13|count[30]~92\, comb_13|count[30]~92, VerilogDDR, 1
instance = comp, \comb_13|count[30]\, comb_13|count[30], VerilogDDR, 1
instance = comp, \comb_17|tarR~0\, comb_17|tarR~0, VerilogDDR, 1
instance = comp, \comb_13|count[31]~94\, comb_13|count[31]~94, VerilogDDR, 1
instance = comp, \comb_13|count[31]\, comb_13|count[31], VerilogDDR, 1
instance = comp, \comb_17|LessThan34~2\, comb_17|LessThan34~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~1\, comb_17|LessThan34~1, VerilogDDR, 1
instance = comp, \frame~0\, frame~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~0\, comb_17|LessThan34~0, VerilogDDR, 1
instance = comp, \frame~1\, frame~1, VerilogDDR, 1
instance = comp, \comb_13|LessThan0~1\, comb_13|LessThan0~1, VerilogDDR, 1
instance = comp, \comb_13|LessThan0~4\, comb_13|LessThan0~4, VerilogDDR, 1
instance = comp, \comb_13|count[0]\, comb_13|count[0], VerilogDDR, 1
instance = comp, \frame~3\, frame~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan31~0\, comb_17|LessThan31~0, VerilogDDR, 1
instance = comp, \comb_13|vout~0\, comb_13|vout~0, VerilogDDR, 1
instance = comp, \frame~2\, frame~2, VerilogDDR, 1
instance = comp, \frame~clkctrl\, frame~clkctrl, VerilogDDR, 1
instance = comp, \comb_18|L|pos[0]~31\, comb_18|L|pos[0]~31, VerilogDDR, 1
instance = comp, \~GND\, ~GND, VerilogDDR, 1
instance = comp, \s.PLAY~clkctrl\, s.PLAY~clkctrl, VerilogDDR, 1
instance = comp, \comb_18|L|LessThan3~0\, comb_18|L|LessThan3~0, VerilogDDR, 1
instance = comp, \comb_18|L|LessThan3~1\, comb_18|L|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_18|L|LessThan3~2\, comb_18|L|LessThan3~2, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~98\, comb_18|L|pos[27]~98, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~99\, comb_18|L|pos[27]~99, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~94\, comb_18|L|pos[27]~94, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~93\, comb_18|L|pos[27]~93, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~96\, comb_18|L|pos[27]~96, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~95\, comb_18|L|pos[27]~95, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~97\, comb_18|L|pos[27]~97, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[0]~32\, comb_18|comb_78|t1|count[0]~32, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[8]~48\, comb_18|comb_78|t1|count[8]~48, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[9]~50\, comb_18|comb_78|t1|count[9]~50, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[9]\, comb_18|comb_78|t1|count[9], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[10]~52\, comb_18|comb_78|t1|count[10]~52, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[10]\, comb_18|comb_78|t1|count[10], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[11]~54\, comb_18|comb_78|t1|count[11]~54, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[11]\, comb_18|comb_78|t1|count[11], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[12]~56\, comb_18|comb_78|t1|count[12]~56, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[12]\, comb_18|comb_78|t1|count[12], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[13]~58\, comb_18|comb_78|t1|count[13]~58, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[13]\, comb_18|comb_78|t1|count[13], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[14]~60\, comb_18|comb_78|t1|count[14]~60, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[14]\, comb_18|comb_78|t1|count[14], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[15]~62\, comb_18|comb_78|t1|count[15]~62, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[15]\, comb_18|comb_78|t1|count[15], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~5\, comb_18|comb_78|t1|LessThan0~5, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[16]~64\, comb_18|comb_78|t1|count[16]~64, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[16]\, comb_18|comb_78|t1|count[16], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[17]~66\, comb_18|comb_78|t1|count[17]~66, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[17]\, comb_18|comb_78|t1|count[17], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[18]~68\, comb_18|comb_78|t1|count[18]~68, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[18]\, comb_18|comb_78|t1|count[18], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[19]~70\, comb_18|comb_78|t1|count[19]~70, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[19]\, comb_18|comb_78|t1|count[19], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[20]~72\, comb_18|comb_78|t1|count[20]~72, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[20]\, comb_18|comb_78|t1|count[20], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[21]~74\, comb_18|comb_78|t1|count[21]~74, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[21]\, comb_18|comb_78|t1|count[21], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[22]~76\, comb_18|comb_78|t1|count[22]~76, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[22]\, comb_18|comb_78|t1|count[22], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[23]~78\, comb_18|comb_78|t1|count[23]~78, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[23]\, comb_18|comb_78|t1|count[23], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~1\, comb_18|comb_78|t1|LessThan0~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[24]~80\, comb_18|comb_78|t1|count[24]~80, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[24]\, comb_18|comb_78|t1|count[24], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[25]~82\, comb_18|comb_78|t1|count[25]~82, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[25]\, comb_18|comb_78|t1|count[25], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[26]~84\, comb_18|comb_78|t1|count[26]~84, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[26]\, comb_18|comb_78|t1|count[26], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[27]~86\, comb_18|comb_78|t1|count[27]~86, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[27]\, comb_18|comb_78|t1|count[27], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~2\, comb_18|comb_78|t1|LessThan0~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[28]~88\, comb_18|comb_78|t1|count[28]~88, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[28]\, comb_18|comb_78|t1|count[28], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[29]~90\, comb_18|comb_78|t1|count[29]~90, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[29]\, comb_18|comb_78|t1|count[29], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[30]~92\, comb_18|comb_78|t1|count[30]~92, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[30]\, comb_18|comb_78|t1|count[30], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[31]~94\, comb_18|comb_78|t1|count[31]~94, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[31]\, comb_18|comb_78|t1|count[31], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~3\, comb_18|comb_78|t1|LessThan0~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~0\, comb_18|comb_78|t1|LessThan0~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~4\, comb_18|comb_78|t1|LessThan0~4, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~6\, comb_18|comb_78|t1|LessThan0~6, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~7\, comb_18|comb_78|t1|LessThan0~7, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~8\, comb_18|comb_78|t1|LessThan0~8, VerilogDDR, 1
instance = comp, \ns.L2~0\, ns.L2~0, VerilogDDR, 1
instance = comp, \s.L2\, s.L2, VerilogDDR, 1
instance = comp, \ns.L4~0\, ns.L4~0, VerilogDDR, 1
instance = comp, \s.L4\, s.L4, VerilogDDR, 1
instance = comp, \Selector0~0\, Selector0~0, VerilogDDR, 1
instance = comp, \lev[0]\, lev[0], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|LessThan0~9\, comb_18|comb_78|t1|LessThan0~9, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[0]\, comb_18|comb_78|t1|count[0], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[1]~34\, comb_18|comb_78|t1|count[1]~34, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[1]\, comb_18|comb_78|t1|count[1], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[2]~36\, comb_18|comb_78|t1|count[2]~36, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[2]\, comb_18|comb_78|t1|count[2], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[3]~38\, comb_18|comb_78|t1|count[3]~38, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[3]\, comb_18|comb_78|t1|count[3], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[4]~40\, comb_18|comb_78|t1|count[4]~40, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[4]\, comb_18|comb_78|t1|count[4], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[5]~42\, comb_18|comb_78|t1|count[5]~42, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[5]\, comb_18|comb_78|t1|count[5], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[6]~44\, comb_18|comb_78|t1|count[6]~44, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[6]\, comb_18|comb_78|t1|count[6], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[7]~46\, comb_18|comb_78|t1|count[7]~46, VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[7]\, comb_18|comb_78|t1|count[7], VerilogDDR, 1
instance = comp, \comb_18|comb_78|t1|count[8]\, comb_18|comb_78|t1|count[8], VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal5~0\, comb_18|comb_78|Equal5~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal3~2\, comb_18|comb_78|Equal3~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal2~0\, comb_18|comb_78|Equal2~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~4\, comb_18|comb_78|WideOr1~4, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal0~0\, comb_18|comb_78|Equal0~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal2~1\, comb_18|comb_78|Equal2~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal2~2\, comb_18|comb_78|Equal2~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal1~0\, comb_18|comb_78|Equal1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal0~1\, comb_18|comb_78|Equal0~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~0\, comb_18|comb_78|WideOr1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal1~1\, comb_18|comb_78|Equal1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal1~2\, comb_18|comb_78|Equal1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal3~0\, comb_18|comb_78|Equal3~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~2\, comb_18|comb_78|WideOr1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~1\, comb_18|comb_78|WideOr1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal0~2\, comb_18|comb_78|Equal0~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal3~1\, comb_18|comb_78|Equal3~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~0\, comb_18|comb_78|always1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~3\, comb_18|comb_78|WideOr1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal4~0\, comb_18|comb_78|Equal4~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal5~2\, comb_18|comb_78|Equal5~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal5~1\, comb_18|comb_78|Equal5~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal0~3\, comb_18|comb_78|Equal0~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal4~2\, comb_18|comb_78|Equal4~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal4~1\, comb_18|comb_78|Equal4~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal4~3\, comb_18|comb_78|Equal4~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~1\, comb_18|comb_78|always1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~2\, comb_18|comb_78|always1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~3\, comb_18|comb_78|always1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|left\, comb_18|comb_78|left, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[0]~32\, comb_18|comb_77|t1|count[0]~32, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[1]~34\, comb_18|comb_77|t1|count[1]~34, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[2]~36\, comb_18|comb_77|t1|count[2]~36, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[2]\, comb_18|comb_77|t1|count[2], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[3]~38\, comb_18|comb_77|t1|count[3]~38, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[3]\, comb_18|comb_77|t1|count[3], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[4]~40\, comb_18|comb_77|t1|count[4]~40, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[4]\, comb_18|comb_77|t1|count[4], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[5]~42\, comb_18|comb_77|t1|count[5]~42, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[5]\, comb_18|comb_77|t1|count[5], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[6]~44\, comb_18|comb_77|t1|count[6]~44, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[6]\, comb_18|comb_77|t1|count[6], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[7]~46\, comb_18|comb_77|t1|count[7]~46, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[7]\, comb_18|comb_77|t1|count[7], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[8]~48\, comb_18|comb_77|t1|count[8]~48, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[8]\, comb_18|comb_77|t1|count[8], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[9]~50\, comb_18|comb_77|t1|count[9]~50, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[9]\, comb_18|comb_77|t1|count[9], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[10]~52\, comb_18|comb_77|t1|count[10]~52, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[10]\, comb_18|comb_77|t1|count[10], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[11]~54\, comb_18|comb_77|t1|count[11]~54, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[11]\, comb_18|comb_77|t1|count[11], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[12]~56\, comb_18|comb_77|t1|count[12]~56, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[12]\, comb_18|comb_77|t1|count[12], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[13]~58\, comb_18|comb_77|t1|count[13]~58, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[13]\, comb_18|comb_77|t1|count[13], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[14]~60\, comb_18|comb_77|t1|count[14]~60, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[14]\, comb_18|comb_77|t1|count[14], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[15]~62\, comb_18|comb_77|t1|count[15]~62, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[15]\, comb_18|comb_77|t1|count[15], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~5\, comb_18|comb_77|t1|LessThan0~5, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~6\, comb_18|comb_77|t1|LessThan0~6, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~7\, comb_18|comb_77|t1|LessThan0~7, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[16]~64\, comb_18|comb_77|t1|count[16]~64, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[16]\, comb_18|comb_77|t1|count[16], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[17]~66\, comb_18|comb_77|t1|count[17]~66, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[17]\, comb_18|comb_77|t1|count[17], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[18]~68\, comb_18|comb_77|t1|count[18]~68, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[18]\, comb_18|comb_77|t1|count[18], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[19]~70\, comb_18|comb_77|t1|count[19]~70, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[19]\, comb_18|comb_77|t1|count[19], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[20]~72\, comb_18|comb_77|t1|count[20]~72, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[20]\, comb_18|comb_77|t1|count[20], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[21]~74\, comb_18|comb_77|t1|count[21]~74, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[21]\, comb_18|comb_77|t1|count[21], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[22]~76\, comb_18|comb_77|t1|count[22]~76, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[22]\, comb_18|comb_77|t1|count[22], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[23]~78\, comb_18|comb_77|t1|count[23]~78, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[23]\, comb_18|comb_77|t1|count[23], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~1\, comb_18|comb_77|t1|LessThan0~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[24]~80\, comb_18|comb_77|t1|count[24]~80, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[24]\, comb_18|comb_77|t1|count[24], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[25]~82\, comb_18|comb_77|t1|count[25]~82, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[25]\, comb_18|comb_77|t1|count[25], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[26]~84\, comb_18|comb_77|t1|count[26]~84, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[26]\, comb_18|comb_77|t1|count[26], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[27]~86\, comb_18|comb_77|t1|count[27]~86, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[27]\, comb_18|comb_77|t1|count[27], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~2\, comb_18|comb_77|t1|LessThan0~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[28]~88\, comb_18|comb_77|t1|count[28]~88, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[28]\, comb_18|comb_77|t1|count[28], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[29]~90\, comb_18|comb_77|t1|count[29]~90, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[29]\, comb_18|comb_77|t1|count[29], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[30]~92\, comb_18|comb_77|t1|count[30]~92, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[30]\, comb_18|comb_77|t1|count[30], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[31]~94\, comb_18|comb_77|t1|count[31]~94, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[31]\, comb_18|comb_77|t1|count[31], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~3\, comb_18|comb_77|t1|LessThan0~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~0\, comb_18|comb_77|t1|LessThan0~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~4\, comb_18|comb_77|t1|LessThan0~4, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~8\, comb_18|comb_77|t1|LessThan0~8, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|LessThan0~9\, comb_18|comb_77|t1|LessThan0~9, VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[0]\, comb_18|comb_77|t1|count[0], VerilogDDR, 1
instance = comp, \comb_18|comb_77|t1|count[1]\, comb_18|comb_77|t1|count[1], VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal1~0\, comb_18|comb_77|Equal1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~0\, comb_18|comb_77|always1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal1~3\, comb_18|comb_77|Equal1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~10\, comb_18|comb_77|always1~10, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~2\, comb_18|comb_77|always1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~4\, comb_18|comb_77|always1~4, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~5\, comb_18|comb_77|always1~5, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~1\, comb_18|comb_77|always1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal11~0\, comb_18|comb_77|Equal11~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~3\, comb_18|comb_77|always1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~6\, comb_18|comb_77|always1~6, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~8\, comb_18|comb_77|always1~8, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal13~0\, comb_18|comb_77|Equal13~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal10~0\, comb_18|comb_77|Equal10~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~7\, comb_18|comb_77|always1~7, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~9\, comb_18|comb_77|always1~9, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~11\, comb_18|comb_77|always1~11, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal9~0\, comb_18|comb_77|Equal9~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal1~1\, comb_18|comb_77|Equal1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal1~2\, comb_18|comb_77|Equal1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|always1~12\, comb_18|comb_77|always1~12, VerilogDDR, 1
instance = comp, \comb_18|comb_77|left\, comb_18|comb_77|left, VerilogDDR, 1
instance = comp, \comb_18|cueL~0\, comb_18|cueL~0, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~100\, comb_18|L|pos[27]~100, VerilogDDR, 1
instance = comp, \comb_18|L|pos[0]\, comb_18|L|pos[0], VerilogDDR, 1
instance = comp, \comb_18|L|pos[1]~33\, comb_18|L|pos[1]~33, VerilogDDR, 1
instance = comp, \comb_18|L|pos[1]\, comb_18|L|pos[1], VerilogDDR, 1
instance = comp, \comb_18|L|pos[2]~35\, comb_18|L|pos[2]~35, VerilogDDR, 1
instance = comp, \comb_18|L|pos[2]\, comb_18|L|pos[2], VerilogDDR, 1
instance = comp, \comb_18|L|pos[3]~37\, comb_18|L|pos[3]~37, VerilogDDR, 1
instance = comp, \comb_18|L|pos[3]\, comb_18|L|pos[3], VerilogDDR, 1
instance = comp, \comb_18|L|pos[4]~39\, comb_18|L|pos[4]~39, VerilogDDR, 1
instance = comp, \comb_18|L|pos[4]\, comb_18|L|pos[4], VerilogDDR, 1
instance = comp, \comb_18|L|pos[5]~41\, comb_18|L|pos[5]~41, VerilogDDR, 1
instance = comp, \comb_18|L|pos[5]\, comb_18|L|pos[5], VerilogDDR, 1
instance = comp, \comb_18|L|pos[6]~43\, comb_18|L|pos[6]~43, VerilogDDR, 1
instance = comp, \comb_18|L|pos[6]\, comb_18|L|pos[6], VerilogDDR, 1
instance = comp, \comb_18|L|pos[7]~45\, comb_18|L|pos[7]~45, VerilogDDR, 1
instance = comp, \comb_18|L|pos[7]\, comb_18|L|pos[7], VerilogDDR, 1
instance = comp, \comb_18|L|pos[8]~47\, comb_18|L|pos[8]~47, VerilogDDR, 1
instance = comp, \comb_18|L|pos[8]\, comb_18|L|pos[8], VerilogDDR, 1
instance = comp, \comb_18|L|pos[9]~49\, comb_18|L|pos[9]~49, VerilogDDR, 1
instance = comp, \comb_18|L|pos[9]\, comb_18|L|pos[9], VerilogDDR, 1
instance = comp, \comb_18|L|pos[10]~51\, comb_18|L|pos[10]~51, VerilogDDR, 1
instance = comp, \comb_18|L|pos[10]\, comb_18|L|pos[10], VerilogDDR, 1
instance = comp, \comb_18|L|pos[11]~53\, comb_18|L|pos[11]~53, VerilogDDR, 1
instance = comp, \comb_18|L|pos[11]\, comb_18|L|pos[11], VerilogDDR, 1
instance = comp, \comb_18|L|pos[12]~55\, comb_18|L|pos[12]~55, VerilogDDR, 1
instance = comp, \comb_18|L|pos[12]\, comb_18|L|pos[12], VerilogDDR, 1
instance = comp, \comb_18|L|pos[13]~57\, comb_18|L|pos[13]~57, VerilogDDR, 1
instance = comp, \comb_18|L|pos[13]\, comb_18|L|pos[13], VerilogDDR, 1
instance = comp, \comb_18|L|pos[14]~59\, comb_18|L|pos[14]~59, VerilogDDR, 1
instance = comp, \comb_18|L|pos[14]\, comb_18|L|pos[14], VerilogDDR, 1
instance = comp, \comb_18|L|pos[15]~61\, comb_18|L|pos[15]~61, VerilogDDR, 1
instance = comp, \comb_18|L|pos[15]\, comb_18|L|pos[15], VerilogDDR, 1
instance = comp, \comb_18|L|pos[16]~63\, comb_18|L|pos[16]~63, VerilogDDR, 1
instance = comp, \comb_18|L|pos[16]\, comb_18|L|pos[16], VerilogDDR, 1
instance = comp, \comb_18|L|pos[17]~65\, comb_18|L|pos[17]~65, VerilogDDR, 1
instance = comp, \comb_18|L|pos[17]\, comb_18|L|pos[17], VerilogDDR, 1
instance = comp, \comb_18|L|pos[18]~67\, comb_18|L|pos[18]~67, VerilogDDR, 1
instance = comp, \comb_18|L|pos[18]\, comb_18|L|pos[18], VerilogDDR, 1
instance = comp, \comb_18|L|pos[19]~69\, comb_18|L|pos[19]~69, VerilogDDR, 1
instance = comp, \comb_18|L|pos[19]\, comb_18|L|pos[19], VerilogDDR, 1
instance = comp, \comb_18|L|pos[20]~71\, comb_18|L|pos[20]~71, VerilogDDR, 1
instance = comp, \comb_18|L|pos[20]\, comb_18|L|pos[20], VerilogDDR, 1
instance = comp, \comb_18|L|pos[21]~73\, comb_18|L|pos[21]~73, VerilogDDR, 1
instance = comp, \comb_18|L|pos[21]\, comb_18|L|pos[21], VerilogDDR, 1
instance = comp, \comb_18|L|pos[22]~75\, comb_18|L|pos[22]~75, VerilogDDR, 1
instance = comp, \comb_18|L|pos[22]\, comb_18|L|pos[22], VerilogDDR, 1
instance = comp, \comb_18|L|pos[23]~77\, comb_18|L|pos[23]~77, VerilogDDR, 1
instance = comp, \comb_18|L|pos[23]\, comb_18|L|pos[23], VerilogDDR, 1
instance = comp, \comb_18|L|pos[24]~79\, comb_18|L|pos[24]~79, VerilogDDR, 1
instance = comp, \comb_18|L|pos[24]\, comb_18|L|pos[24], VerilogDDR, 1
instance = comp, \comb_18|L|pos[25]~81\, comb_18|L|pos[25]~81, VerilogDDR, 1
instance = comp, \comb_18|L|pos[25]\, comb_18|L|pos[25], VerilogDDR, 1
instance = comp, \comb_18|L|pos[26]~83\, comb_18|L|pos[26]~83, VerilogDDR, 1
instance = comp, \comb_18|L|pos[26]\, comb_18|L|pos[26], VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]~85\, comb_18|L|pos[27]~85, VerilogDDR, 1
instance = comp, \comb_18|L|pos[27]\, comb_18|L|pos[27], VerilogDDR, 1
instance = comp, \comb_18|L|pos[28]~87\, comb_18|L|pos[28]~87, VerilogDDR, 1
instance = comp, \comb_18|L|pos[28]\, comb_18|L|pos[28], VerilogDDR, 1
instance = comp, \comb_18|L|pos[29]~89\, comb_18|L|pos[29]~89, VerilogDDR, 1
instance = comp, \comb_18|L|pos[29]\, comb_18|L|pos[29], VerilogDDR, 1
instance = comp, \comb_18|L|pos[30]~91\, comb_18|L|pos[30]~91, VerilogDDR, 1
instance = comp, \comb_18|L|pos[30]\, comb_18|L|pos[30], VerilogDDR, 1
instance = comp, \comb_17|Add0~1\, comb_17|Add0~1, VerilogDDR, 1
instance = comp, \comb_17|Add0~2\, comb_17|Add0~2, VerilogDDR, 1
instance = comp, \comb_17|Add0~4\, comb_17|Add0~4, VerilogDDR, 1
instance = comp, \comb_17|Add0~6\, comb_17|Add0~6, VerilogDDR, 1
instance = comp, \comb_17|Add0~8\, comb_17|Add0~8, VerilogDDR, 1
instance = comp, \comb_17|Add0~10\, comb_17|Add0~10, VerilogDDR, 1
instance = comp, \comb_17|Add0~12\, comb_17|Add0~12, VerilogDDR, 1
instance = comp, \comb_17|Add0~14\, comb_17|Add0~14, VerilogDDR, 1
instance = comp, \comb_17|Add0~16\, comb_17|Add0~16, VerilogDDR, 1
instance = comp, \comb_17|Add0~18\, comb_17|Add0~18, VerilogDDR, 1
instance = comp, \comb_17|Add0~20\, comb_17|Add0~20, VerilogDDR, 1
instance = comp, \comb_17|Add0~22\, comb_17|Add0~22, VerilogDDR, 1
instance = comp, \comb_17|Add0~24\, comb_17|Add0~24, VerilogDDR, 1
instance = comp, \comb_17|Add0~26\, comb_17|Add0~26, VerilogDDR, 1
instance = comp, \comb_17|Add0~28\, comb_17|Add0~28, VerilogDDR, 1
instance = comp, \comb_17|Add0~30\, comb_17|Add0~30, VerilogDDR, 1
instance = comp, \comb_17|Add0~32\, comb_17|Add0~32, VerilogDDR, 1
instance = comp, \comb_17|Add0~34\, comb_17|Add0~34, VerilogDDR, 1
instance = comp, \comb_17|Add0~36\, comb_17|Add0~36, VerilogDDR, 1
instance = comp, \comb_17|Add0~38\, comb_17|Add0~38, VerilogDDR, 1
instance = comp, \comb_17|Add0~40\, comb_17|Add0~40, VerilogDDR, 1
instance = comp, \comb_17|Add0~42\, comb_17|Add0~42, VerilogDDR, 1
instance = comp, \comb_17|Add0~44\, comb_17|Add0~44, VerilogDDR, 1
instance = comp, \comb_17|Add0~46\, comb_17|Add0~46, VerilogDDR, 1
instance = comp, \comb_17|Add0~48\, comb_17|Add0~48, VerilogDDR, 1
instance = comp, \comb_17|Add0~50\, comb_17|Add0~50, VerilogDDR, 1
instance = comp, \comb_17|Add0~52\, comb_17|Add0~52, VerilogDDR, 1
instance = comp, \comb_17|Add0~54\, comb_17|Add0~54, VerilogDDR, 1
instance = comp, \comb_17|posL[4]~26\, comb_17|posL[4]~26, VerilogDDR, 1
instance = comp, \comb_17|posL[3]~27\, comb_17|posL[3]~27, VerilogDDR, 1
instance = comp, \comb_17|posL[2]~28\, comb_17|posL[2]~28, VerilogDDR, 1
instance = comp, \comb_17|posL[1]~29\, comb_17|posL[1]~29, VerilogDDR, 1
instance = comp, \comb_17|posL[0]~30\, comb_17|posL[0]~30, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~1\, comb_17|LessThan2~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~3\, comb_17|LessThan2~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~5\, comb_17|LessThan2~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~7\, comb_17|LessThan2~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~9\, comb_17|LessThan2~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~11\, comb_17|LessThan2~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~13\, comb_17|LessThan2~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~15\, comb_17|LessThan2~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~17\, comb_17|LessThan2~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~19\, comb_17|LessThan2~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~21\, comb_17|LessThan2~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~23\, comb_17|LessThan2~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~25\, comb_17|LessThan2~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~27\, comb_17|LessThan2~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~29\, comb_17|LessThan2~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~31\, comb_17|LessThan2~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~33\, comb_17|LessThan2~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~35\, comb_17|LessThan2~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~37\, comb_17|LessThan2~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~39\, comb_17|LessThan2~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~41\, comb_17|LessThan2~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~43\, comb_17|LessThan2~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~45\, comb_17|LessThan2~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~47\, comb_17|LessThan2~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~49\, comb_17|LessThan2~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~51\, comb_17|LessThan2~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~53\, comb_17|LessThan2~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~55\, comb_17|LessThan2~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~57\, comb_17|LessThan2~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~59\, comb_17|LessThan2~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan2~60\, comb_17|LessThan2~60, VerilogDDR, 1
instance = comp, \comb_17|posL[30]~0\, comb_17|posL[30]~0, VerilogDDR, 1
instance = comp, \comb_17|posL[29]~1\, comb_17|posL[29]~1, VerilogDDR, 1
instance = comp, \comb_17|posL[28]~2\, comb_17|posL[28]~2, VerilogDDR, 1
instance = comp, \comb_17|posL[27]~3\, comb_17|posL[27]~3, VerilogDDR, 1
instance = comp, \comb_17|posL[26]~4\, comb_17|posL[26]~4, VerilogDDR, 1
instance = comp, \comb_17|posL[25]~5\, comb_17|posL[25]~5, VerilogDDR, 1
instance = comp, \comb_17|posL[24]~6\, comb_17|posL[24]~6, VerilogDDR, 1
instance = comp, \comb_17|posL[23]~7\, comb_17|posL[23]~7, VerilogDDR, 1
instance = comp, \comb_17|posL[22]~8\, comb_17|posL[22]~8, VerilogDDR, 1
instance = comp, \comb_17|posL[21]~9\, comb_17|posL[21]~9, VerilogDDR, 1
instance = comp, \comb_17|posL[20]~10\, comb_17|posL[20]~10, VerilogDDR, 1
instance = comp, \comb_17|posL[19]~11\, comb_17|posL[19]~11, VerilogDDR, 1
instance = comp, \comb_17|posL[18]~12\, comb_17|posL[18]~12, VerilogDDR, 1
instance = comp, \comb_17|posL[17]~13\, comb_17|posL[17]~13, VerilogDDR, 1
instance = comp, \comb_17|posL[16]~14\, comb_17|posL[16]~14, VerilogDDR, 1
instance = comp, \comb_17|posL[15]~15\, comb_17|posL[15]~15, VerilogDDR, 1
instance = comp, \comb_17|posL[14]~16\, comb_17|posL[14]~16, VerilogDDR, 1
instance = comp, \comb_17|posL[13]~17\, comb_17|posL[13]~17, VerilogDDR, 1
instance = comp, \comb_17|posL[12]~18\, comb_17|posL[12]~18, VerilogDDR, 1
instance = comp, \comb_17|posL[11]~19\, comb_17|posL[11]~19, VerilogDDR, 1
instance = comp, \comb_17|posL[10]~20\, comb_17|posL[10]~20, VerilogDDR, 1
instance = comp, \comb_17|posL[9]~21\, comb_17|posL[9]~21, VerilogDDR, 1
instance = comp, \comb_17|posL[8]~22\, comb_17|posL[8]~22, VerilogDDR, 1
instance = comp, \comb_17|posL[7]~23\, comb_17|posL[7]~23, VerilogDDR, 1
instance = comp, \comb_17|posL[6]~24\, comb_17|posL[6]~24, VerilogDDR, 1
instance = comp, \comb_17|posL[5]~25\, comb_17|posL[5]~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~1\, comb_17|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~3\, comb_17|LessThan3~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~5\, comb_17|LessThan3~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~7\, comb_17|LessThan3~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~9\, comb_17|LessThan3~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~11\, comb_17|LessThan3~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~13\, comb_17|LessThan3~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~15\, comb_17|LessThan3~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~17\, comb_17|LessThan3~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~19\, comb_17|LessThan3~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~21\, comb_17|LessThan3~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~23\, comb_17|LessThan3~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~25\, comb_17|LessThan3~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~27\, comb_17|LessThan3~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~29\, comb_17|LessThan3~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~31\, comb_17|LessThan3~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~33\, comb_17|LessThan3~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~35\, comb_17|LessThan3~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~37\, comb_17|LessThan3~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~39\, comb_17|LessThan3~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~41\, comb_17|LessThan3~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~43\, comb_17|LessThan3~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~45\, comb_17|LessThan3~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~47\, comb_17|LessThan3~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~49\, comb_17|LessThan3~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~51\, comb_17|LessThan3~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~53\, comb_17|LessThan3~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~55\, comb_17|LessThan3~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~57\, comb_17|LessThan3~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~59\, comb_17|LessThan3~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan3~60\, comb_17|LessThan3~60, VerilogDDR, 1
instance = comp, \comb_17|always1~12\, comb_17|always1~12, VerilogDDR, 1
instance = comp, \comb_17|always1~1\, comb_17|always1~1, VerilogDDR, 1
instance = comp, \comb_17|always1~4\, comb_17|always1~4, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~4\, comb_17|LessThan34~4, VerilogDDR, 1
instance = comp, \comb_17|LessThan31~1\, comb_17|LessThan31~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan31~2\, comb_17|LessThan31~2, VerilogDDR, 1
instance = comp, \comb_17|tarR~1\, comb_17|tarR~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~3\, comb_17|LessThan34~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~5\, comb_17|LessThan34~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan34~6\, comb_17|LessThan34~6, VerilogDDR, 1
instance = comp, \comb_17|tarR~2\, comb_17|tarR~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan35~1\, comb_17|LessThan35~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan35~2\, comb_17|LessThan35~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan35~0\, comb_17|LessThan35~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan35~3\, comb_17|LessThan35~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan28~0\, comb_17|LessThan28~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan28~1\, comb_17|LessThan28~1, VerilogDDR, 1
instance = comp, \comb_17|tarR~3\, comb_17|tarR~3, VerilogDDR, 1
instance = comp, \comb_17|always1~2\, comb_17|always1~2, VerilogDDR, 1
instance = comp, \comb_17|always1~3\, comb_17|always1~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan27~0\, comb_17|LessThan27~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan19~5\, comb_17|LessThan19~5, VerilogDDR, 1
instance = comp, \comb_17|tarR~4\, comb_17|tarR~4, VerilogDDR, 1
instance = comp, \comb_17|always1~5\, comb_17|always1~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan24~0\, comb_17|LessThan24~0, VerilogDDR, 1
instance = comp, \comb_17|always1~6\, comb_17|always1~6, VerilogDDR, 1
instance = comp, \comb_17|always1~7\, comb_17|always1~7, VerilogDDR, 1
instance = comp, \comb_17|always1~13\, comb_17|always1~13, VerilogDDR, 1
instance = comp, \comb_17|always1~14\, comb_17|always1~14, VerilogDDR, 1
instance = comp, \comb_17|LessThan22~2\, comb_17|LessThan22~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan22~3\, comb_17|LessThan22~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan23~0\, comb_17|LessThan23~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan21~0\, comb_17|LessThan21~0, VerilogDDR, 1
instance = comp, \comb_17|always1~23\, comb_17|always1~23, VerilogDDR, 1
instance = comp, \comb_17|always1~24\, comb_17|always1~24, VerilogDDR, 1
instance = comp, \comb_17|LessThan13~0\, comb_17|LessThan13~0, VerilogDDR, 1
instance = comp, \comb_17|always1~21\, comb_17|always1~21, VerilogDDR, 1
instance = comp, \comb_17|always1~19\, comb_17|always1~19, VerilogDDR, 1
instance = comp, \comb_17|always1~20\, comb_17|always1~20, VerilogDDR, 1
instance = comp, \comb_18|U|pos[0]~31\, comb_18|U|pos[0]~31, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~98\, comb_18|U|pos[1]~98, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~99\, comb_18|U|pos[1]~99, VerilogDDR, 1
instance = comp, \comb_18|U|LessThan3~0\, comb_18|U|LessThan3~0, VerilogDDR, 1
instance = comp, \comb_18|U|LessThan3~1\, comb_18|U|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_18|U|LessThan3~2\, comb_18|U|LessThan3~2, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~93\, comb_18|U|pos[1]~93, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~94\, comb_18|U|pos[1]~94, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~96\, comb_18|U|pos[1]~96, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~95\, comb_18|U|pos[1]~95, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~97\, comb_18|U|pos[1]~97, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal1~3\, comb_18|comb_78|Equal1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal6~0\, comb_18|comb_78|Equal6~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal7~0\, comb_18|comb_78|Equal7~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal7~1\, comb_18|comb_78|Equal7~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal7~2\, comb_18|comb_78|Equal7~2, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal8~0\, comb_18|comb_78|Equal8~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal9~0\, comb_18|comb_78|Equal9~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal9~1\, comb_18|comb_78|Equal9~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr2~0\, comb_18|comb_78|WideOr2~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr2~1\, comb_18|comb_78|WideOr2~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|up\, comb_18|comb_78|up, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal6~0\, comb_18|comb_77|Equal6~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~0\, comb_18|comb_77|WideOr3~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~1\, comb_18|comb_77|WideOr3~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~2\, comb_18|comb_77|WideOr3~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal8~2\, comb_18|comb_77|Equal8~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal8~0\, comb_18|comb_77|Equal8~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal8~1\, comb_18|comb_77|Equal8~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal7~0\, comb_18|comb_77|Equal7~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal7~1\, comb_18|comb_77|Equal7~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~0\, comb_18|comb_77|WideOr1~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~3\, comb_18|comb_77|WideOr3~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr2~0\, comb_18|comb_77|WideOr2~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|up\, comb_18|comb_77|up, VerilogDDR, 1
instance = comp, \comb_18|cueU~0\, comb_18|cueU~0, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~100\, comb_18|U|pos[1]~100, VerilogDDR, 1
instance = comp, \comb_18|U|pos[0]\, comb_18|U|pos[0], VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]~33\, comb_18|U|pos[1]~33, VerilogDDR, 1
instance = comp, \comb_18|U|pos[1]\, comb_18|U|pos[1], VerilogDDR, 1
instance = comp, \comb_18|U|pos[2]~35\, comb_18|U|pos[2]~35, VerilogDDR, 1
instance = comp, \comb_18|U|pos[2]\, comb_18|U|pos[2], VerilogDDR, 1
instance = comp, \comb_18|U|pos[3]~37\, comb_18|U|pos[3]~37, VerilogDDR, 1
instance = comp, \comb_18|U|pos[3]\, comb_18|U|pos[3], VerilogDDR, 1
instance = comp, \comb_18|U|pos[4]~39\, comb_18|U|pos[4]~39, VerilogDDR, 1
instance = comp, \comb_18|U|pos[4]\, comb_18|U|pos[4], VerilogDDR, 1
instance = comp, \comb_18|U|pos[5]~41\, comb_18|U|pos[5]~41, VerilogDDR, 1
instance = comp, \comb_18|U|pos[5]\, comb_18|U|pos[5], VerilogDDR, 1
instance = comp, \comb_18|U|pos[6]~43\, comb_18|U|pos[6]~43, VerilogDDR, 1
instance = comp, \comb_18|U|pos[6]\, comb_18|U|pos[6], VerilogDDR, 1
instance = comp, \comb_18|U|pos[7]~45\, comb_18|U|pos[7]~45, VerilogDDR, 1
instance = comp, \comb_18|U|pos[7]\, comb_18|U|pos[7], VerilogDDR, 1
instance = comp, \comb_18|U|pos[8]~47\, comb_18|U|pos[8]~47, VerilogDDR, 1
instance = comp, \comb_18|U|pos[8]\, comb_18|U|pos[8], VerilogDDR, 1
instance = comp, \comb_18|U|pos[9]~49\, comb_18|U|pos[9]~49, VerilogDDR, 1
instance = comp, \comb_18|U|pos[9]\, comb_18|U|pos[9], VerilogDDR, 1
instance = comp, \comb_18|U|pos[10]~51\, comb_18|U|pos[10]~51, VerilogDDR, 1
instance = comp, \comb_18|U|pos[10]\, comb_18|U|pos[10], VerilogDDR, 1
instance = comp, \comb_18|U|pos[11]~53\, comb_18|U|pos[11]~53, VerilogDDR, 1
instance = comp, \comb_18|U|pos[11]\, comb_18|U|pos[11], VerilogDDR, 1
instance = comp, \comb_18|U|pos[12]~55\, comb_18|U|pos[12]~55, VerilogDDR, 1
instance = comp, \comb_18|U|pos[12]\, comb_18|U|pos[12], VerilogDDR, 1
instance = comp, \comb_18|U|pos[13]~57\, comb_18|U|pos[13]~57, VerilogDDR, 1
instance = comp, \comb_18|U|pos[13]\, comb_18|U|pos[13], VerilogDDR, 1
instance = comp, \comb_18|U|pos[14]~59\, comb_18|U|pos[14]~59, VerilogDDR, 1
instance = comp, \comb_18|U|pos[14]\, comb_18|U|pos[14], VerilogDDR, 1
instance = comp, \comb_18|U|pos[15]~61\, comb_18|U|pos[15]~61, VerilogDDR, 1
instance = comp, \comb_18|U|pos[15]\, comb_18|U|pos[15], VerilogDDR, 1
instance = comp, \comb_18|U|pos[16]~63\, comb_18|U|pos[16]~63, VerilogDDR, 1
instance = comp, \comb_18|U|pos[16]\, comb_18|U|pos[16], VerilogDDR, 1
instance = comp, \comb_18|U|pos[17]~65\, comb_18|U|pos[17]~65, VerilogDDR, 1
instance = comp, \comb_18|U|pos[17]\, comb_18|U|pos[17], VerilogDDR, 1
instance = comp, \comb_18|U|pos[18]~67\, comb_18|U|pos[18]~67, VerilogDDR, 1
instance = comp, \comb_18|U|pos[18]\, comb_18|U|pos[18], VerilogDDR, 1
instance = comp, \comb_18|U|pos[19]~69\, comb_18|U|pos[19]~69, VerilogDDR, 1
instance = comp, \comb_18|U|pos[19]\, comb_18|U|pos[19], VerilogDDR, 1
instance = comp, \comb_18|U|pos[20]~71\, comb_18|U|pos[20]~71, VerilogDDR, 1
instance = comp, \comb_18|U|pos[20]\, comb_18|U|pos[20], VerilogDDR, 1
instance = comp, \comb_18|U|pos[21]~73\, comb_18|U|pos[21]~73, VerilogDDR, 1
instance = comp, \comb_18|U|pos[21]\, comb_18|U|pos[21], VerilogDDR, 1
instance = comp, \comb_18|U|pos[22]~75\, comb_18|U|pos[22]~75, VerilogDDR, 1
instance = comp, \comb_18|U|pos[22]\, comb_18|U|pos[22], VerilogDDR, 1
instance = comp, \comb_18|U|pos[23]~77\, comb_18|U|pos[23]~77, VerilogDDR, 1
instance = comp, \comb_18|U|pos[23]\, comb_18|U|pos[23], VerilogDDR, 1
instance = comp, \comb_18|U|pos[24]~79\, comb_18|U|pos[24]~79, VerilogDDR, 1
instance = comp, \comb_18|U|pos[24]~feeder\, comb_18|U|pos[24]~feeder, VerilogDDR, 1
instance = comp, \comb_18|U|pos[24]\, comb_18|U|pos[24], VerilogDDR, 1
instance = comp, \comb_18|U|pos[25]~81\, comb_18|U|pos[25]~81, VerilogDDR, 1
instance = comp, \comb_18|U|pos[25]\, comb_18|U|pos[25], VerilogDDR, 1
instance = comp, \comb_18|U|pos[26]~83\, comb_18|U|pos[26]~83, VerilogDDR, 1
instance = comp, \comb_18|U|pos[26]\, comb_18|U|pos[26], VerilogDDR, 1
instance = comp, \comb_18|U|pos[27]~85\, comb_18|U|pos[27]~85, VerilogDDR, 1
instance = comp, \comb_18|U|pos[27]\, comb_18|U|pos[27], VerilogDDR, 1
instance = comp, \comb_18|U|pos[28]~87\, comb_18|U|pos[28]~87, VerilogDDR, 1
instance = comp, \comb_18|U|pos[28]\, comb_18|U|pos[28], VerilogDDR, 1
instance = comp, \comb_18|U|pos[29]~89\, comb_18|U|pos[29]~89, VerilogDDR, 1
instance = comp, \comb_18|U|pos[29]\, comb_18|U|pos[29], VerilogDDR, 1
instance = comp, \comb_18|U|pos[30]~91\, comb_18|U|pos[30]~91, VerilogDDR, 1
instance = comp, \comb_18|U|pos[30]\, comb_18|U|pos[30], VerilogDDR, 1
instance = comp, \comb_17|Add1~1\, comb_17|Add1~1, VerilogDDR, 1
instance = comp, \comb_17|Add1~2\, comb_17|Add1~2, VerilogDDR, 1
instance = comp, \comb_17|Add1~4\, comb_17|Add1~4, VerilogDDR, 1
instance = comp, \comb_17|Add1~6\, comb_17|Add1~6, VerilogDDR, 1
instance = comp, \comb_17|Add1~8\, comb_17|Add1~8, VerilogDDR, 1
instance = comp, \comb_17|Add1~10\, comb_17|Add1~10, VerilogDDR, 1
instance = comp, \comb_17|Add1~12\, comb_17|Add1~12, VerilogDDR, 1
instance = comp, \comb_17|Add1~14\, comb_17|Add1~14, VerilogDDR, 1
instance = comp, \comb_17|Add1~16\, comb_17|Add1~16, VerilogDDR, 1
instance = comp, \comb_17|Add1~18\, comb_17|Add1~18, VerilogDDR, 1
instance = comp, \comb_17|Add1~20\, comb_17|Add1~20, VerilogDDR, 1
instance = comp, \comb_17|Add1~22\, comb_17|Add1~22, VerilogDDR, 1
instance = comp, \comb_17|Add1~24\, comb_17|Add1~24, VerilogDDR, 1
instance = comp, \comb_17|Add1~26\, comb_17|Add1~26, VerilogDDR, 1
instance = comp, \comb_17|Add1~28\, comb_17|Add1~28, VerilogDDR, 1
instance = comp, \comb_17|Add1~30\, comb_17|Add1~30, VerilogDDR, 1
instance = comp, \comb_17|Add1~32\, comb_17|Add1~32, VerilogDDR, 1
instance = comp, \comb_17|Add1~34\, comb_17|Add1~34, VerilogDDR, 1
instance = comp, \comb_17|Add1~36\, comb_17|Add1~36, VerilogDDR, 1
instance = comp, \comb_17|Add1~38\, comb_17|Add1~38, VerilogDDR, 1
instance = comp, \comb_17|Add1~40\, comb_17|Add1~40, VerilogDDR, 1
instance = comp, \comb_17|Add1~42\, comb_17|Add1~42, VerilogDDR, 1
instance = comp, \comb_17|Add1~44\, comb_17|Add1~44, VerilogDDR, 1
instance = comp, \comb_17|Add1~46\, comb_17|Add1~46, VerilogDDR, 1
instance = comp, \comb_17|Add1~48\, comb_17|Add1~48, VerilogDDR, 1
instance = comp, \comb_17|Add1~50\, comb_17|Add1~50, VerilogDDR, 1
instance = comp, \comb_17|Add1~52\, comb_17|Add1~52, VerilogDDR, 1
instance = comp, \comb_17|posU[4]~26\, comb_17|posU[4]~26, VerilogDDR, 1
instance = comp, \comb_17|posU[3]~27\, comb_17|posU[3]~27, VerilogDDR, 1
instance = comp, \comb_17|posU[2]~28\, comb_17|posU[2]~28, VerilogDDR, 1
instance = comp, \comb_17|posU[1]~29\, comb_17|posU[1]~29, VerilogDDR, 1
instance = comp, \comb_17|posU[0]~30\, comb_17|posU[0]~30, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~1\, comb_17|LessThan6~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~3\, comb_17|LessThan6~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~5\, comb_17|LessThan6~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~7\, comb_17|LessThan6~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~9\, comb_17|LessThan6~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~11\, comb_17|LessThan6~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~13\, comb_17|LessThan6~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~15\, comb_17|LessThan6~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~17\, comb_17|LessThan6~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~19\, comb_17|LessThan6~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~21\, comb_17|LessThan6~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~23\, comb_17|LessThan6~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~25\, comb_17|LessThan6~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~27\, comb_17|LessThan6~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~29\, comb_17|LessThan6~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~31\, comb_17|LessThan6~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~33\, comb_17|LessThan6~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~35\, comb_17|LessThan6~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~37\, comb_17|LessThan6~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~39\, comb_17|LessThan6~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~41\, comb_17|LessThan6~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~43\, comb_17|LessThan6~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~45\, comb_17|LessThan6~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~47\, comb_17|LessThan6~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~49\, comb_17|LessThan6~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~51\, comb_17|LessThan6~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~53\, comb_17|LessThan6~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~55\, comb_17|LessThan6~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~57\, comb_17|LessThan6~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~59\, comb_17|LessThan6~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan6~60\, comb_17|LessThan6~60, VerilogDDR, 1
instance = comp, \comb_17|posU[30]~0\, comb_17|posU[30]~0, VerilogDDR, 1
instance = comp, \comb_17|posU[29]~1\, comb_17|posU[29]~1, VerilogDDR, 1
instance = comp, \comb_17|posU[28]~2\, comb_17|posU[28]~2, VerilogDDR, 1
instance = comp, \comb_17|posU[27]~3\, comb_17|posU[27]~3, VerilogDDR, 1
instance = comp, \comb_17|posU[26]~4\, comb_17|posU[26]~4, VerilogDDR, 1
instance = comp, \comb_17|posU[25]~5\, comb_17|posU[25]~5, VerilogDDR, 1
instance = comp, \comb_17|posU[24]~6\, comb_17|posU[24]~6, VerilogDDR, 1
instance = comp, \comb_17|posU[23]~7\, comb_17|posU[23]~7, VerilogDDR, 1
instance = comp, \comb_17|posU[22]~8\, comb_17|posU[22]~8, VerilogDDR, 1
instance = comp, \comb_17|posU[21]~9\, comb_17|posU[21]~9, VerilogDDR, 1
instance = comp, \comb_17|posU[20]~10\, comb_17|posU[20]~10, VerilogDDR, 1
instance = comp, \comb_17|posU[19]~11\, comb_17|posU[19]~11, VerilogDDR, 1
instance = comp, \comb_17|posU[18]~12\, comb_17|posU[18]~12, VerilogDDR, 1
instance = comp, \comb_17|posU[17]~13\, comb_17|posU[17]~13, VerilogDDR, 1
instance = comp, \comb_17|posU[16]~14\, comb_17|posU[16]~14, VerilogDDR, 1
instance = comp, \comb_17|posU[15]~15\, comb_17|posU[15]~15, VerilogDDR, 1
instance = comp, \comb_17|posU[14]~16\, comb_17|posU[14]~16, VerilogDDR, 1
instance = comp, \comb_17|posU[13]~17\, comb_17|posU[13]~17, VerilogDDR, 1
instance = comp, \comb_17|posU[12]~18\, comb_17|posU[12]~18, VerilogDDR, 1
instance = comp, \comb_17|posU[11]~19\, comb_17|posU[11]~19, VerilogDDR, 1
instance = comp, \comb_17|posU[10]~20\, comb_17|posU[10]~20, VerilogDDR, 1
instance = comp, \comb_17|posU[9]~21\, comb_17|posU[9]~21, VerilogDDR, 1
instance = comp, \comb_17|posU[8]~22\, comb_17|posU[8]~22, VerilogDDR, 1
instance = comp, \comb_17|posU[7]~23\, comb_17|posU[7]~23, VerilogDDR, 1
instance = comp, \comb_17|posU[6]~24\, comb_17|posU[6]~24, VerilogDDR, 1
instance = comp, \comb_17|posU[5]~25\, comb_17|posU[5]~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~1\, comb_17|LessThan7~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~3\, comb_17|LessThan7~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~5\, comb_17|LessThan7~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~7\, comb_17|LessThan7~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~9\, comb_17|LessThan7~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~11\, comb_17|LessThan7~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~13\, comb_17|LessThan7~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~15\, comb_17|LessThan7~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~17\, comb_17|LessThan7~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~19\, comb_17|LessThan7~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~21\, comb_17|LessThan7~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~23\, comb_17|LessThan7~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~25\, comb_17|LessThan7~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~27\, comb_17|LessThan7~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~29\, comb_17|LessThan7~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~31\, comb_17|LessThan7~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~33\, comb_17|LessThan7~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~35\, comb_17|LessThan7~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~37\, comb_17|LessThan7~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~39\, comb_17|LessThan7~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~41\, comb_17|LessThan7~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~43\, comb_17|LessThan7~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~45\, comb_17|LessThan7~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~47\, comb_17|LessThan7~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~49\, comb_17|LessThan7~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~51\, comb_17|LessThan7~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~53\, comb_17|LessThan7~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~55\, comb_17|LessThan7~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~57\, comb_17|LessThan7~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~59\, comb_17|LessThan7~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan7~60\, comb_17|LessThan7~60, VerilogDDR, 1
instance = comp, \comb_17|Add1~54\, comb_17|Add1~54, VerilogDDR, 1
instance = comp, \comb_17|always1~18\, comb_17|always1~18, VerilogDDR, 1
instance = comp, \comb_17|always1~15\, comb_17|always1~15, VerilogDDR, 1
instance = comp, \comb_17|always1~16\, comb_17|always1~16, VerilogDDR, 1
instance = comp, \comb_17|always1~17\, comb_17|always1~17, VerilogDDR, 1
instance = comp, \comb_17|always1~22\, comb_17|always1~22, VerilogDDR, 1
instance = comp, \comb_17|LessThan33~0\, comb_17|LessThan33~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan23~1\, comb_17|LessThan23~1, VerilogDDR, 1
instance = comp, \comb_17|always1~25\, comb_17|always1~25, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[2]~0\, comb_17|VGA_B[2]~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan36~0\, comb_17|LessThan36~0, VerilogDDR, 1
instance = comp, \comb_17|onScreen~0\, comb_17|onScreen~0, VerilogDDR, 1
instance = comp, \comb_18|D|pos[0]~31\, comb_18|D|pos[0]~31, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~93\, comb_18|D|pos[8]~93, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~94\, comb_18|D|pos[8]~94, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~95\, comb_18|D|pos[8]~95, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~96\, comb_18|D|pos[8]~96, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~97\, comb_18|D|pos[8]~97, VerilogDDR, 1
instance = comp, \comb_18|D|LessThan3~0\, comb_18|D|LessThan3~0, VerilogDDR, 1
instance = comp, \comb_18|D|LessThan3~1\, comb_18|D|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_18|D|LessThan3~2\, comb_18|D|LessThan3~2, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~98\, comb_18|D|pos[8]~98, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~99\, comb_18|D|pos[8]~99, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal13~1\, comb_18|comb_77|Equal13~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal12~0\, comb_18|comb_77|Equal12~0, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~5\, comb_18|comb_77|WideOr3~5, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal11~1\, comb_18|comb_77|Equal11~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal11~2\, comb_18|comb_77|Equal11~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal11~3\, comb_18|comb_77|Equal11~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|Equal10~1\, comb_18|comb_77|Equal10~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~4\, comb_18|comb_77|WideOr3~4, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr3~6\, comb_18|comb_77|WideOr3~6, VerilogDDR, 1
instance = comp, \comb_18|comb_77|down\, comb_18|comb_77|down, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal13~0\, comb_18|comb_78|Equal13~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal4~4\, comb_18|comb_78|Equal4~4, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal12~0\, comb_18|comb_78|Equal12~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~5\, comb_18|comb_78|WideOr1~5, VerilogDDR, 1
instance = comp, \comb_18|comb_78|Equal11~0\, comb_18|comb_78|Equal11~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~5\, comb_18|comb_78|always1~5, VerilogDDR, 1
instance = comp, \comb_18|comb_78|always1~4\, comb_18|comb_78|always1~4, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr3~0\, comb_18|comb_78|WideOr3~0, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr3~1\, comb_18|comb_78|WideOr3~1, VerilogDDR, 1
instance = comp, \comb_18|comb_78|down\, comb_18|comb_78|down, VerilogDDR, 1
instance = comp, \comb_18|cueD~0\, comb_18|cueD~0, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~100\, comb_18|D|pos[8]~100, VerilogDDR, 1
instance = comp, \comb_18|D|pos[0]\, comb_18|D|pos[0], VerilogDDR, 1
instance = comp, \comb_18|D|pos[1]~33\, comb_18|D|pos[1]~33, VerilogDDR, 1
instance = comp, \comb_18|D|pos[1]\, comb_18|D|pos[1], VerilogDDR, 1
instance = comp, \comb_18|D|pos[2]~35\, comb_18|D|pos[2]~35, VerilogDDR, 1
instance = comp, \comb_18|D|pos[2]\, comb_18|D|pos[2], VerilogDDR, 1
instance = comp, \comb_18|D|pos[3]~37\, comb_18|D|pos[3]~37, VerilogDDR, 1
instance = comp, \comb_18|D|pos[3]\, comb_18|D|pos[3], VerilogDDR, 1
instance = comp, \comb_18|D|pos[4]~39\, comb_18|D|pos[4]~39, VerilogDDR, 1
instance = comp, \comb_18|D|pos[4]\, comb_18|D|pos[4], VerilogDDR, 1
instance = comp, \comb_18|D|pos[5]~41\, comb_18|D|pos[5]~41, VerilogDDR, 1
instance = comp, \comb_18|D|pos[5]\, comb_18|D|pos[5], VerilogDDR, 1
instance = comp, \comb_18|D|pos[6]~43\, comb_18|D|pos[6]~43, VerilogDDR, 1
instance = comp, \comb_18|D|pos[6]\, comb_18|D|pos[6], VerilogDDR, 1
instance = comp, \comb_18|D|pos[7]~45\, comb_18|D|pos[7]~45, VerilogDDR, 1
instance = comp, \comb_18|D|pos[7]\, comb_18|D|pos[7], VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]~47\, comb_18|D|pos[8]~47, VerilogDDR, 1
instance = comp, \comb_18|D|pos[8]\, comb_18|D|pos[8], VerilogDDR, 1
instance = comp, \comb_18|D|pos[9]~49\, comb_18|D|pos[9]~49, VerilogDDR, 1
instance = comp, \comb_18|D|pos[9]\, comb_18|D|pos[9], VerilogDDR, 1
instance = comp, \comb_18|D|pos[10]~51\, comb_18|D|pos[10]~51, VerilogDDR, 1
instance = comp, \comb_18|D|pos[10]\, comb_18|D|pos[10], VerilogDDR, 1
instance = comp, \comb_18|D|pos[11]~53\, comb_18|D|pos[11]~53, VerilogDDR, 1
instance = comp, \comb_18|D|pos[11]\, comb_18|D|pos[11], VerilogDDR, 1
instance = comp, \comb_18|D|pos[12]~55\, comb_18|D|pos[12]~55, VerilogDDR, 1
instance = comp, \comb_18|D|pos[12]\, comb_18|D|pos[12], VerilogDDR, 1
instance = comp, \comb_18|D|pos[13]~57\, comb_18|D|pos[13]~57, VerilogDDR, 1
instance = comp, \comb_18|D|pos[13]\, comb_18|D|pos[13], VerilogDDR, 1
instance = comp, \comb_18|D|pos[14]~59\, comb_18|D|pos[14]~59, VerilogDDR, 1
instance = comp, \comb_18|D|pos[14]\, comb_18|D|pos[14], VerilogDDR, 1
instance = comp, \comb_18|D|pos[15]~61\, comb_18|D|pos[15]~61, VerilogDDR, 1
instance = comp, \comb_18|D|pos[15]\, comb_18|D|pos[15], VerilogDDR, 1
instance = comp, \comb_18|D|pos[16]~63\, comb_18|D|pos[16]~63, VerilogDDR, 1
instance = comp, \comb_18|D|pos[16]\, comb_18|D|pos[16], VerilogDDR, 1
instance = comp, \comb_18|D|pos[17]~65\, comb_18|D|pos[17]~65, VerilogDDR, 1
instance = comp, \comb_18|D|pos[17]\, comb_18|D|pos[17], VerilogDDR, 1
instance = comp, \comb_18|D|pos[18]~67\, comb_18|D|pos[18]~67, VerilogDDR, 1
instance = comp, \comb_18|D|pos[18]\, comb_18|D|pos[18], VerilogDDR, 1
instance = comp, \comb_18|D|pos[19]~69\, comb_18|D|pos[19]~69, VerilogDDR, 1
instance = comp, \comb_18|D|pos[19]\, comb_18|D|pos[19], VerilogDDR, 1
instance = comp, \comb_18|D|pos[20]~71\, comb_18|D|pos[20]~71, VerilogDDR, 1
instance = comp, \comb_18|D|pos[20]\, comb_18|D|pos[20], VerilogDDR, 1
instance = comp, \comb_18|D|pos[21]~73\, comb_18|D|pos[21]~73, VerilogDDR, 1
instance = comp, \comb_18|D|pos[21]\, comb_18|D|pos[21], VerilogDDR, 1
instance = comp, \comb_18|D|pos[22]~75\, comb_18|D|pos[22]~75, VerilogDDR, 1
instance = comp, \comb_18|D|pos[22]\, comb_18|D|pos[22], VerilogDDR, 1
instance = comp, \comb_18|D|pos[23]~77\, comb_18|D|pos[23]~77, VerilogDDR, 1
instance = comp, \comb_18|D|pos[23]\, comb_18|D|pos[23], VerilogDDR, 1
instance = comp, \comb_18|D|pos[24]~79\, comb_18|D|pos[24]~79, VerilogDDR, 1
instance = comp, \comb_18|D|pos[24]\, comb_18|D|pos[24], VerilogDDR, 1
instance = comp, \comb_18|D|pos[25]~81\, comb_18|D|pos[25]~81, VerilogDDR, 1
instance = comp, \comb_18|D|pos[25]\, comb_18|D|pos[25], VerilogDDR, 1
instance = comp, \comb_18|D|pos[26]~83\, comb_18|D|pos[26]~83, VerilogDDR, 1
instance = comp, \comb_18|D|pos[26]\, comb_18|D|pos[26], VerilogDDR, 1
instance = comp, \comb_18|D|pos[27]~85\, comb_18|D|pos[27]~85, VerilogDDR, 1
instance = comp, \comb_18|D|pos[27]\, comb_18|D|pos[27], VerilogDDR, 1
instance = comp, \comb_18|D|pos[28]~87\, comb_18|D|pos[28]~87, VerilogDDR, 1
instance = comp, \comb_18|D|pos[28]\, comb_18|D|pos[28], VerilogDDR, 1
instance = comp, \comb_18|D|pos[29]~89\, comb_18|D|pos[29]~89, VerilogDDR, 1
instance = comp, \comb_18|D|pos[29]\, comb_18|D|pos[29], VerilogDDR, 1
instance = comp, \comb_18|D|pos[30]~91\, comb_18|D|pos[30]~91, VerilogDDR, 1
instance = comp, \comb_18|D|pos[30]\, comb_18|D|pos[30], VerilogDDR, 1
instance = comp, \comb_17|Add2~1\, comb_17|Add2~1, VerilogDDR, 1
instance = comp, \comb_17|Add2~2\, comb_17|Add2~2, VerilogDDR, 1
instance = comp, \comb_17|Add2~4\, comb_17|Add2~4, VerilogDDR, 1
instance = comp, \comb_17|Add2~6\, comb_17|Add2~6, VerilogDDR, 1
instance = comp, \comb_17|Add2~8\, comb_17|Add2~8, VerilogDDR, 1
instance = comp, \comb_17|Add2~10\, comb_17|Add2~10, VerilogDDR, 1
instance = comp, \comb_17|Add2~12\, comb_17|Add2~12, VerilogDDR, 1
instance = comp, \comb_17|Add2~14\, comb_17|Add2~14, VerilogDDR, 1
instance = comp, \comb_17|Add2~16\, comb_17|Add2~16, VerilogDDR, 1
instance = comp, \comb_17|Add2~18\, comb_17|Add2~18, VerilogDDR, 1
instance = comp, \comb_17|Add2~20\, comb_17|Add2~20, VerilogDDR, 1
instance = comp, \comb_17|Add2~22\, comb_17|Add2~22, VerilogDDR, 1
instance = comp, \comb_17|Add2~24\, comb_17|Add2~24, VerilogDDR, 1
instance = comp, \comb_17|Add2~26\, comb_17|Add2~26, VerilogDDR, 1
instance = comp, \comb_17|Add2~28\, comb_17|Add2~28, VerilogDDR, 1
instance = comp, \comb_17|Add2~30\, comb_17|Add2~30, VerilogDDR, 1
instance = comp, \comb_17|Add2~32\, comb_17|Add2~32, VerilogDDR, 1
instance = comp, \comb_17|Add2~34\, comb_17|Add2~34, VerilogDDR, 1
instance = comp, \comb_17|Add2~36\, comb_17|Add2~36, VerilogDDR, 1
instance = comp, \comb_17|Add2~38\, comb_17|Add2~38, VerilogDDR, 1
instance = comp, \comb_17|Add2~40\, comb_17|Add2~40, VerilogDDR, 1
instance = comp, \comb_17|Add2~42\, comb_17|Add2~42, VerilogDDR, 1
instance = comp, \comb_17|Add2~44\, comb_17|Add2~44, VerilogDDR, 1
instance = comp, \comb_17|Add2~46\, comb_17|Add2~46, VerilogDDR, 1
instance = comp, \comb_17|Add2~48\, comb_17|Add2~48, VerilogDDR, 1
instance = comp, \comb_17|Add2~50\, comb_17|Add2~50, VerilogDDR, 1
instance = comp, \comb_17|Add2~52\, comb_17|Add2~52, VerilogDDR, 1
instance = comp, \comb_17|posD[4]~26\, comb_17|posD[4]~26, VerilogDDR, 1
instance = comp, \comb_17|posD[3]~27\, comb_17|posD[3]~27, VerilogDDR, 1
instance = comp, \comb_17|posD[2]~28\, comb_17|posD[2]~28, VerilogDDR, 1
instance = comp, \comb_17|posD[1]~29\, comb_17|posD[1]~29, VerilogDDR, 1
instance = comp, \comb_17|posD[0]~30\, comb_17|posD[0]~30, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~1\, comb_17|LessThan10~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~3\, comb_17|LessThan10~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~5\, comb_17|LessThan10~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~7\, comb_17|LessThan10~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~9\, comb_17|LessThan10~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~11\, comb_17|LessThan10~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~13\, comb_17|LessThan10~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~15\, comb_17|LessThan10~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~17\, comb_17|LessThan10~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~19\, comb_17|LessThan10~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~21\, comb_17|LessThan10~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~23\, comb_17|LessThan10~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~25\, comb_17|LessThan10~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~27\, comb_17|LessThan10~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~29\, comb_17|LessThan10~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~31\, comb_17|LessThan10~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~33\, comb_17|LessThan10~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~35\, comb_17|LessThan10~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~37\, comb_17|LessThan10~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~39\, comb_17|LessThan10~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~41\, comb_17|LessThan10~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~43\, comb_17|LessThan10~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~45\, comb_17|LessThan10~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~47\, comb_17|LessThan10~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~49\, comb_17|LessThan10~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~51\, comb_17|LessThan10~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~53\, comb_17|LessThan10~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~55\, comb_17|LessThan10~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~57\, comb_17|LessThan10~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~59\, comb_17|LessThan10~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan10~60\, comb_17|LessThan10~60, VerilogDDR, 1
instance = comp, \comb_17|posD[30]~0\, comb_17|posD[30]~0, VerilogDDR, 1
instance = comp, \comb_17|posD[29]~1\, comb_17|posD[29]~1, VerilogDDR, 1
instance = comp, \comb_17|posD[28]~2\, comb_17|posD[28]~2, VerilogDDR, 1
instance = comp, \comb_17|posD[27]~3\, comb_17|posD[27]~3, VerilogDDR, 1
instance = comp, \comb_17|posD[26]~4\, comb_17|posD[26]~4, VerilogDDR, 1
instance = comp, \comb_17|posD[25]~5\, comb_17|posD[25]~5, VerilogDDR, 1
instance = comp, \comb_17|posD[24]~6\, comb_17|posD[24]~6, VerilogDDR, 1
instance = comp, \comb_17|posD[23]~7\, comb_17|posD[23]~7, VerilogDDR, 1
instance = comp, \comb_17|posD[22]~8\, comb_17|posD[22]~8, VerilogDDR, 1
instance = comp, \comb_17|posD[21]~9\, comb_17|posD[21]~9, VerilogDDR, 1
instance = comp, \comb_17|posD[20]~10\, comb_17|posD[20]~10, VerilogDDR, 1
instance = comp, \comb_17|posD[19]~11\, comb_17|posD[19]~11, VerilogDDR, 1
instance = comp, \comb_17|posD[18]~12\, comb_17|posD[18]~12, VerilogDDR, 1
instance = comp, \comb_17|posD[17]~13\, comb_17|posD[17]~13, VerilogDDR, 1
instance = comp, \comb_17|posD[16]~14\, comb_17|posD[16]~14, VerilogDDR, 1
instance = comp, \comb_17|posD[15]~15\, comb_17|posD[15]~15, VerilogDDR, 1
instance = comp, \comb_17|posD[14]~16\, comb_17|posD[14]~16, VerilogDDR, 1
instance = comp, \comb_17|posD[13]~17\, comb_17|posD[13]~17, VerilogDDR, 1
instance = comp, \comb_17|posD[12]~18\, comb_17|posD[12]~18, VerilogDDR, 1
instance = comp, \comb_17|posD[11]~19\, comb_17|posD[11]~19, VerilogDDR, 1
instance = comp, \comb_17|posD[10]~20\, comb_17|posD[10]~20, VerilogDDR, 1
instance = comp, \comb_17|posD[9]~21\, comb_17|posD[9]~21, VerilogDDR, 1
instance = comp, \comb_17|posD[8]~22\, comb_17|posD[8]~22, VerilogDDR, 1
instance = comp, \comb_17|posD[7]~23\, comb_17|posD[7]~23, VerilogDDR, 1
instance = comp, \comb_17|posD[6]~24\, comb_17|posD[6]~24, VerilogDDR, 1
instance = comp, \comb_17|posD[5]~25\, comb_17|posD[5]~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~1\, comb_17|LessThan11~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~3\, comb_17|LessThan11~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~5\, comb_17|LessThan11~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~7\, comb_17|LessThan11~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~9\, comb_17|LessThan11~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~11\, comb_17|LessThan11~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~13\, comb_17|LessThan11~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~15\, comb_17|LessThan11~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~17\, comb_17|LessThan11~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~19\, comb_17|LessThan11~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~21\, comb_17|LessThan11~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~23\, comb_17|LessThan11~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~25\, comb_17|LessThan11~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~27\, comb_17|LessThan11~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~29\, comb_17|LessThan11~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~31\, comb_17|LessThan11~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~33\, comb_17|LessThan11~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~35\, comb_17|LessThan11~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~37\, comb_17|LessThan11~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~39\, comb_17|LessThan11~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~41\, comb_17|LessThan11~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~43\, comb_17|LessThan11~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~45\, comb_17|LessThan11~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~47\, comb_17|LessThan11~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~49\, comb_17|LessThan11~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~51\, comb_17|LessThan11~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~53\, comb_17|LessThan11~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~55\, comb_17|LessThan11~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~57\, comb_17|LessThan11~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~59\, comb_17|LessThan11~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan11~60\, comb_17|LessThan11~60, VerilogDDR, 1
instance = comp, \comb_17|Add2~54\, comb_17|Add2~54, VerilogDDR, 1
instance = comp, \comb_17|LessThan26~5\, comb_17|LessThan26~5, VerilogDDR, 1
instance = comp, \comb_17|always1~29\, comb_17|always1~29, VerilogDDR, 1
instance = comp, \comb_17|always1~30\, comb_17|always1~30, VerilogDDR, 1
instance = comp, \comb_17|always1~31\, comb_17|always1~31, VerilogDDR, 1
instance = comp, \comb_17|always1~32\, comb_17|always1~32, VerilogDDR, 1
instance = comp, \comb_17|LessThan26~4\, comb_17|LessThan26~4, VerilogDDR, 1
instance = comp, \comb_17|LessThan27~1\, comb_17|LessThan27~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan27~2\, comb_17|LessThan27~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan25~0\, comb_17|LessThan25~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan25~1\, comb_17|LessThan25~1, VerilogDDR, 1
instance = comp, \comb_17|always1~26\, comb_17|always1~26, VerilogDDR, 1
instance = comp, \comb_17|always1~27\, comb_17|always1~27, VerilogDDR, 1
instance = comp, \comb_17|always1~28\, comb_17|always1~28, VerilogDDR, 1
instance = comp, \comb_17|always1~33\, comb_17|always1~33, VerilogDDR, 1
instance = comp, \comb_17|VGA_R[0]~0\, comb_17|VGA_R[0]~0, VerilogDDR, 1
instance = comp, \comb_17|VGA_R[2]~1\, comb_17|VGA_R[2]~1, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[0]~1\, comb_17|VGA_B[0]~1, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[2]~2\, comb_17|VGA_B[2]~2, VerilogDDR, 1
instance = comp, \comb_17|LessThan32~0\, comb_17|LessThan32~0, VerilogDDR, 1
instance = comp, \comb_17|LessThan29~0\, comb_17|LessThan29~0, VerilogDDR, 1
instance = comp, \comb_17|always1~42\, comb_17|always1~42, VerilogDDR, 1
instance = comp, \comb_17|LessThan33~1\, comb_17|LessThan33~1, VerilogDDR, 1
instance = comp, \comb_17|always1~36\, comb_17|always1~36, VerilogDDR, 1
instance = comp, \comb_17|always1~34\, comb_17|always1~34, VerilogDDR, 1
instance = comp, \comb_17|always1~35\, comb_17|always1~35, VerilogDDR, 1
instance = comp, \comb_17|always1~37\, comb_17|always1~37, VerilogDDR, 1
instance = comp, \comb_17|always1~40\, comb_17|always1~40, VerilogDDR, 1
instance = comp, \comb_18|R|pos[0]~31\, comb_18|R|pos[0]~31, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~94\, comb_18|R|pos[21]~94, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~93\, comb_18|R|pos[21]~93, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~96\, comb_18|R|pos[21]~96, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~95\, comb_18|R|pos[21]~95, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~97\, comb_18|R|pos[21]~97, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~98\, comb_18|R|pos[21]~98, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~99\, comb_18|R|pos[21]~99, VerilogDDR, 1
instance = comp, \comb_18|R|LessThan3~1\, comb_18|R|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_18|R|LessThan3~0\, comb_18|R|LessThan3~0, VerilogDDR, 1
instance = comp, \comb_18|R|LessThan3~2\, comb_18|R|LessThan3~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~9\, comb_18|comb_77|WideOr1~9, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~6\, comb_18|comb_77|WideOr1~6, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~7\, comb_18|comb_77|WideOr1~7, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~8\, comb_18|comb_77|WideOr1~8, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~10\, comb_18|comb_77|WideOr1~10, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~4\, comb_18|comb_77|WideOr1~4, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~2\, comb_18|comb_77|WideOr1~2, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~1\, comb_18|comb_77|WideOr1~1, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~3\, comb_18|comb_77|WideOr1~3, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~5\, comb_18|comb_77|WideOr1~5, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~11\, comb_18|comb_77|WideOr1~11, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~12\, comb_18|comb_77|WideOr1~12, VerilogDDR, 1
instance = comp, \comb_18|comb_77|WideOr1~13\, comb_18|comb_77|WideOr1~13, VerilogDDR, 1
instance = comp, \comb_18|comb_77|right\, comb_18|comb_77|right, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~10\, comb_18|comb_78|WideOr1~10, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~12\, comb_18|comb_78|WideOr1~12, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~13\, comb_18|comb_78|WideOr1~13, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~11\, comb_18|comb_78|WideOr1~11, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~7\, comb_18|comb_78|WideOr1~7, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~8\, comb_18|comb_78|WideOr1~8, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~6\, comb_18|comb_78|WideOr1~6, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~9\, comb_18|comb_78|WideOr1~9, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~14\, comb_18|comb_78|WideOr1~14, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~15\, comb_18|comb_78|WideOr1~15, VerilogDDR, 1
instance = comp, \comb_18|comb_78|WideOr1~16\, comb_18|comb_78|WideOr1~16, VerilogDDR, 1
instance = comp, \comb_18|comb_78|right\, comb_18|comb_78|right, VerilogDDR, 1
instance = comp, \comb_18|cueR~0\, comb_18|cueR~0, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~100\, comb_18|R|pos[21]~100, VerilogDDR, 1
instance = comp, \comb_18|R|pos[0]\, comb_18|R|pos[0], VerilogDDR, 1
instance = comp, \comb_18|R|pos[1]~33\, comb_18|R|pos[1]~33, VerilogDDR, 1
instance = comp, \comb_18|R|pos[1]\, comb_18|R|pos[1], VerilogDDR, 1
instance = comp, \comb_18|R|pos[2]~35\, comb_18|R|pos[2]~35, VerilogDDR, 1
instance = comp, \comb_18|R|pos[2]\, comb_18|R|pos[2], VerilogDDR, 1
instance = comp, \comb_18|R|pos[3]~37\, comb_18|R|pos[3]~37, VerilogDDR, 1
instance = comp, \comb_18|R|pos[3]\, comb_18|R|pos[3], VerilogDDR, 1
instance = comp, \comb_18|R|pos[4]~39\, comb_18|R|pos[4]~39, VerilogDDR, 1
instance = comp, \comb_18|R|pos[4]\, comb_18|R|pos[4], VerilogDDR, 1
instance = comp, \comb_18|R|pos[5]~41\, comb_18|R|pos[5]~41, VerilogDDR, 1
instance = comp, \comb_18|R|pos[5]\, comb_18|R|pos[5], VerilogDDR, 1
instance = comp, \comb_18|R|pos[6]~43\, comb_18|R|pos[6]~43, VerilogDDR, 1
instance = comp, \comb_18|R|pos[6]\, comb_18|R|pos[6], VerilogDDR, 1
instance = comp, \comb_18|R|pos[7]~45\, comb_18|R|pos[7]~45, VerilogDDR, 1
instance = comp, \comb_18|R|pos[7]\, comb_18|R|pos[7], VerilogDDR, 1
instance = comp, \comb_18|R|pos[8]~47\, comb_18|R|pos[8]~47, VerilogDDR, 1
instance = comp, \comb_18|R|pos[8]\, comb_18|R|pos[8], VerilogDDR, 1
instance = comp, \comb_18|R|pos[9]~49\, comb_18|R|pos[9]~49, VerilogDDR, 1
instance = comp, \comb_18|R|pos[9]\, comb_18|R|pos[9], VerilogDDR, 1
instance = comp, \comb_18|R|pos[10]~51\, comb_18|R|pos[10]~51, VerilogDDR, 1
instance = comp, \comb_18|R|pos[10]\, comb_18|R|pos[10], VerilogDDR, 1
instance = comp, \comb_18|R|pos[11]~53\, comb_18|R|pos[11]~53, VerilogDDR, 1
instance = comp, \comb_18|R|pos[11]\, comb_18|R|pos[11], VerilogDDR, 1
instance = comp, \comb_18|R|pos[12]~55\, comb_18|R|pos[12]~55, VerilogDDR, 1
instance = comp, \comb_18|R|pos[12]\, comb_18|R|pos[12], VerilogDDR, 1
instance = comp, \comb_18|R|pos[13]~57\, comb_18|R|pos[13]~57, VerilogDDR, 1
instance = comp, \comb_18|R|pos[13]\, comb_18|R|pos[13], VerilogDDR, 1
instance = comp, \comb_18|R|pos[14]~59\, comb_18|R|pos[14]~59, VerilogDDR, 1
instance = comp, \comb_18|R|pos[14]\, comb_18|R|pos[14], VerilogDDR, 1
instance = comp, \comb_18|R|pos[15]~61\, comb_18|R|pos[15]~61, VerilogDDR, 1
instance = comp, \comb_18|R|pos[15]\, comb_18|R|pos[15], VerilogDDR, 1
instance = comp, \comb_18|R|pos[16]~63\, comb_18|R|pos[16]~63, VerilogDDR, 1
instance = comp, \comb_18|R|pos[16]\, comb_18|R|pos[16], VerilogDDR, 1
instance = comp, \comb_18|R|pos[17]~65\, comb_18|R|pos[17]~65, VerilogDDR, 1
instance = comp, \comb_18|R|pos[17]\, comb_18|R|pos[17], VerilogDDR, 1
instance = comp, \comb_18|R|pos[18]~67\, comb_18|R|pos[18]~67, VerilogDDR, 1
instance = comp, \comb_18|R|pos[18]\, comb_18|R|pos[18], VerilogDDR, 1
instance = comp, \comb_18|R|pos[19]~69\, comb_18|R|pos[19]~69, VerilogDDR, 1
instance = comp, \comb_18|R|pos[19]\, comb_18|R|pos[19], VerilogDDR, 1
instance = comp, \comb_18|R|pos[20]~71\, comb_18|R|pos[20]~71, VerilogDDR, 1
instance = comp, \comb_18|R|pos[20]\, comb_18|R|pos[20], VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]~73\, comb_18|R|pos[21]~73, VerilogDDR, 1
instance = comp, \comb_18|R|pos[21]\, comb_18|R|pos[21], VerilogDDR, 1
instance = comp, \comb_18|R|pos[22]~75\, comb_18|R|pos[22]~75, VerilogDDR, 1
instance = comp, \comb_18|R|pos[22]\, comb_18|R|pos[22], VerilogDDR, 1
instance = comp, \comb_18|R|pos[23]~77\, comb_18|R|pos[23]~77, VerilogDDR, 1
instance = comp, \comb_18|R|pos[23]\, comb_18|R|pos[23], VerilogDDR, 1
instance = comp, \comb_18|R|pos[24]~79\, comb_18|R|pos[24]~79, VerilogDDR, 1
instance = comp, \comb_18|R|pos[24]\, comb_18|R|pos[24], VerilogDDR, 1
instance = comp, \comb_18|R|pos[25]~81\, comb_18|R|pos[25]~81, VerilogDDR, 1
instance = comp, \comb_18|R|pos[25]~feeder\, comb_18|R|pos[25]~feeder, VerilogDDR, 1
instance = comp, \comb_18|R|pos[25]\, comb_18|R|pos[25], VerilogDDR, 1
instance = comp, \comb_18|R|pos[26]~83\, comb_18|R|pos[26]~83, VerilogDDR, 1
instance = comp, \comb_18|R|pos[26]~feeder\, comb_18|R|pos[26]~feeder, VerilogDDR, 1
instance = comp, \comb_18|R|pos[26]\, comb_18|R|pos[26], VerilogDDR, 1
instance = comp, \comb_18|R|pos[27]~85\, comb_18|R|pos[27]~85, VerilogDDR, 1
instance = comp, \comb_18|R|pos[27]~feeder\, comb_18|R|pos[27]~feeder, VerilogDDR, 1
instance = comp, \comb_18|R|pos[27]\, comb_18|R|pos[27], VerilogDDR, 1
instance = comp, \comb_18|R|pos[28]~87\, comb_18|R|pos[28]~87, VerilogDDR, 1
instance = comp, \comb_18|R|pos[28]~feeder\, comb_18|R|pos[28]~feeder, VerilogDDR, 1
instance = comp, \comb_18|R|pos[28]\, comb_18|R|pos[28], VerilogDDR, 1
instance = comp, \comb_18|R|pos[29]~89\, comb_18|R|pos[29]~89, VerilogDDR, 1
instance = comp, \comb_18|R|pos[29]\, comb_18|R|pos[29], VerilogDDR, 1
instance = comp, \comb_18|R|pos[30]~91\, comb_18|R|pos[30]~91, VerilogDDR, 1
instance = comp, \comb_18|R|pos[30]\, comb_18|R|pos[30], VerilogDDR, 1
instance = comp, \comb_17|Add3~1\, comb_17|Add3~1, VerilogDDR, 1
instance = comp, \comb_17|Add3~2\, comb_17|Add3~2, VerilogDDR, 1
instance = comp, \comb_17|Add3~4\, comb_17|Add3~4, VerilogDDR, 1
instance = comp, \comb_17|Add3~6\, comb_17|Add3~6, VerilogDDR, 1
instance = comp, \comb_17|Add3~8\, comb_17|Add3~8, VerilogDDR, 1
instance = comp, \comb_17|Add3~10\, comb_17|Add3~10, VerilogDDR, 1
instance = comp, \comb_17|Add3~12\, comb_17|Add3~12, VerilogDDR, 1
instance = comp, \comb_17|Add3~14\, comb_17|Add3~14, VerilogDDR, 1
instance = comp, \comb_17|Add3~16\, comb_17|Add3~16, VerilogDDR, 1
instance = comp, \comb_17|Add3~18\, comb_17|Add3~18, VerilogDDR, 1
instance = comp, \comb_17|Add3~20\, comb_17|Add3~20, VerilogDDR, 1
instance = comp, \comb_17|Add3~22\, comb_17|Add3~22, VerilogDDR, 1
instance = comp, \comb_17|Add3~24\, comb_17|Add3~24, VerilogDDR, 1
instance = comp, \comb_17|Add3~26\, comb_17|Add3~26, VerilogDDR, 1
instance = comp, \comb_17|Add3~28\, comb_17|Add3~28, VerilogDDR, 1
instance = comp, \comb_17|Add3~30\, comb_17|Add3~30, VerilogDDR, 1
instance = comp, \comb_17|Add3~32\, comb_17|Add3~32, VerilogDDR, 1
instance = comp, \comb_17|Add3~34\, comb_17|Add3~34, VerilogDDR, 1
instance = comp, \comb_17|Add3~36\, comb_17|Add3~36, VerilogDDR, 1
instance = comp, \comb_17|Add3~38\, comb_17|Add3~38, VerilogDDR, 1
instance = comp, \comb_17|Add3~40\, comb_17|Add3~40, VerilogDDR, 1
instance = comp, \comb_17|Add3~42\, comb_17|Add3~42, VerilogDDR, 1
instance = comp, \comb_17|Add3~44\, comb_17|Add3~44, VerilogDDR, 1
instance = comp, \comb_17|Add3~46\, comb_17|Add3~46, VerilogDDR, 1
instance = comp, \comb_17|Add3~48\, comb_17|Add3~48, VerilogDDR, 1
instance = comp, \comb_17|Add3~50\, comb_17|Add3~50, VerilogDDR, 1
instance = comp, \comb_17|Add3~52\, comb_17|Add3~52, VerilogDDR, 1
instance = comp, \comb_17|posR[4]~26\, comb_17|posR[4]~26, VerilogDDR, 1
instance = comp, \comb_17|posR[3]~27\, comb_17|posR[3]~27, VerilogDDR, 1
instance = comp, \comb_17|posR[2]~28\, comb_17|posR[2]~28, VerilogDDR, 1
instance = comp, \comb_17|posR[1]~29\, comb_17|posR[1]~29, VerilogDDR, 1
instance = comp, \comb_17|posR[0]~30\, comb_17|posR[0]~30, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~1\, comb_17|LessThan14~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~3\, comb_17|LessThan14~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~5\, comb_17|LessThan14~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~7\, comb_17|LessThan14~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~9\, comb_17|LessThan14~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~11\, comb_17|LessThan14~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~13\, comb_17|LessThan14~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~15\, comb_17|LessThan14~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~17\, comb_17|LessThan14~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~19\, comb_17|LessThan14~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~21\, comb_17|LessThan14~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~23\, comb_17|LessThan14~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~25\, comb_17|LessThan14~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~27\, comb_17|LessThan14~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~29\, comb_17|LessThan14~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~31\, comb_17|LessThan14~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~33\, comb_17|LessThan14~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~35\, comb_17|LessThan14~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~37\, comb_17|LessThan14~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~39\, comb_17|LessThan14~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~41\, comb_17|LessThan14~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~43\, comb_17|LessThan14~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~45\, comb_17|LessThan14~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~47\, comb_17|LessThan14~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~49\, comb_17|LessThan14~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~51\, comb_17|LessThan14~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~53\, comb_17|LessThan14~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~55\, comb_17|LessThan14~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~57\, comb_17|LessThan14~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~59\, comb_17|LessThan14~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan14~60\, comb_17|LessThan14~60, VerilogDDR, 1
instance = comp, \comb_17|Add3~54\, comb_17|Add3~54, VerilogDDR, 1
instance = comp, \comb_17|posR[30]~0\, comb_17|posR[30]~0, VerilogDDR, 1
instance = comp, \comb_17|posR[29]~1\, comb_17|posR[29]~1, VerilogDDR, 1
instance = comp, \comb_17|posR[28]~2\, comb_17|posR[28]~2, VerilogDDR, 1
instance = comp, \comb_17|posR[27]~3\, comb_17|posR[27]~3, VerilogDDR, 1
instance = comp, \comb_17|posR[26]~4\, comb_17|posR[26]~4, VerilogDDR, 1
instance = comp, \comb_17|posR[25]~5\, comb_17|posR[25]~5, VerilogDDR, 1
instance = comp, \comb_17|posR[24]~6\, comb_17|posR[24]~6, VerilogDDR, 1
instance = comp, \comb_17|posR[23]~7\, comb_17|posR[23]~7, VerilogDDR, 1
instance = comp, \comb_17|posR[22]~8\, comb_17|posR[22]~8, VerilogDDR, 1
instance = comp, \comb_17|posR[21]~9\, comb_17|posR[21]~9, VerilogDDR, 1
instance = comp, \comb_17|posR[20]~10\, comb_17|posR[20]~10, VerilogDDR, 1
instance = comp, \comb_17|posR[19]~11\, comb_17|posR[19]~11, VerilogDDR, 1
instance = comp, \comb_17|posR[18]~12\, comb_17|posR[18]~12, VerilogDDR, 1
instance = comp, \comb_17|posR[17]~13\, comb_17|posR[17]~13, VerilogDDR, 1
instance = comp, \comb_17|posR[16]~14\, comb_17|posR[16]~14, VerilogDDR, 1
instance = comp, \comb_17|posR[15]~15\, comb_17|posR[15]~15, VerilogDDR, 1
instance = comp, \comb_17|posR[14]~16\, comb_17|posR[14]~16, VerilogDDR, 1
instance = comp, \comb_17|posR[13]~17\, comb_17|posR[13]~17, VerilogDDR, 1
instance = comp, \comb_17|posR[12]~18\, comb_17|posR[12]~18, VerilogDDR, 1
instance = comp, \comb_17|posR[11]~19\, comb_17|posR[11]~19, VerilogDDR, 1
instance = comp, \comb_17|posR[10]~20\, comb_17|posR[10]~20, VerilogDDR, 1
instance = comp, \comb_17|posR[9]~21\, comb_17|posR[9]~21, VerilogDDR, 1
instance = comp, \comb_17|posR[8]~22\, comb_17|posR[8]~22, VerilogDDR, 1
instance = comp, \comb_17|posR[7]~23\, comb_17|posR[7]~23, VerilogDDR, 1
instance = comp, \comb_17|posR[6]~24\, comb_17|posR[6]~24, VerilogDDR, 1
instance = comp, \comb_17|posR[5]~25\, comb_17|posR[5]~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~1\, comb_17|LessThan15~1, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~3\, comb_17|LessThan15~3, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~5\, comb_17|LessThan15~5, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~7\, comb_17|LessThan15~7, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~9\, comb_17|LessThan15~9, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~11\, comb_17|LessThan15~11, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~13\, comb_17|LessThan15~13, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~15\, comb_17|LessThan15~15, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~17\, comb_17|LessThan15~17, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~19\, comb_17|LessThan15~19, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~21\, comb_17|LessThan15~21, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~23\, comb_17|LessThan15~23, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~25\, comb_17|LessThan15~25, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~27\, comb_17|LessThan15~27, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~29\, comb_17|LessThan15~29, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~31\, comb_17|LessThan15~31, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~33\, comb_17|LessThan15~33, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~35\, comb_17|LessThan15~35, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~37\, comb_17|LessThan15~37, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~39\, comb_17|LessThan15~39, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~41\, comb_17|LessThan15~41, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~43\, comb_17|LessThan15~43, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~45\, comb_17|LessThan15~45, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~47\, comb_17|LessThan15~47, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~49\, comb_17|LessThan15~49, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~51\, comb_17|LessThan15~51, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~53\, comb_17|LessThan15~53, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~55\, comb_17|LessThan15~55, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~57\, comb_17|LessThan15~57, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~59\, comb_17|LessThan15~59, VerilogDDR, 1
instance = comp, \comb_17|LessThan15~60\, comb_17|LessThan15~60, VerilogDDR, 1
instance = comp, \comb_17|always1~38\, comb_17|always1~38, VerilogDDR, 1
instance = comp, \comb_17|always1~39\, comb_17|always1~39, VerilogDDR, 1
instance = comp, \comb_17|always1~41\, comb_17|always1~41, VerilogDDR, 1
instance = comp, \comb_17|always1~43\, comb_17|always1~43, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[4]~3\, comb_17|VGA_B[4]~3, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[4]~4\, comb_17|VGA_B[4]~4, VerilogDDR, 1
instance = comp, \comb_17|VGA_B[5]~5\, comb_17|VGA_B[5]~5, VerilogDDR, 1
instance = comp, \comb_17|VGA_G[0]~0\, comb_17|VGA_G[0]~0, VerilogDDR, 1
instance = comp, \comb_17|VGA_G[2]~1\, comb_17|VGA_G[2]~1, VerilogDDR, 1
instance = comp, \comb_12|LessThan3~1\, comb_12|LessThan3~1, VerilogDDR, 1
instance = comp, \comb_12|hout~0\, comb_12|hout~0, VerilogDDR, 1
instance = comp, \comb_12|hout~1\, comb_12|hout~1, VerilogDDR, 1
instance = comp, \comb_13|vout~1\, comb_13|vout~1, VerilogDDR, 1
instance = comp, \VGA_BLANK~0\, VGA_BLANK~0, VerilogDDR, 1
instance = comp, \comb_18|score[0]~8\, comb_18|score[0]~8, VerilogDDR, 1
instance = comp, \comb_18|U|Selector0~0\, comb_18|U|Selector0~0, VerilogDDR, 1
instance = comp, \comb_18|U|s.ST\, comb_18|U|s.ST, VerilogDDR, 1
instance = comp, \comb_18|U|ns.GO~0\, comb_18|U|ns.GO~0, VerilogDDR, 1
instance = comp, \comb_18|U|s.GO\, comb_18|U|s.GO, VerilogDDR, 1
instance = comp, \comb_18|U|always2~2\, comb_18|U|always2~2, VerilogDDR, 1
instance = comp, \comb_18|U|always2~3\, comb_18|U|always2~3, VerilogDDR, 1
instance = comp, \comb_18|U|always2~0\, comb_18|U|always2~0, VerilogDDR, 1
instance = comp, \comb_18|U|always2~1\, comb_18|U|always2~1, VerilogDDR, 1
instance = comp, \comb_18|U|always2~4\, comb_18|U|always2~4, VerilogDDR, 1
instance = comp, \comb_18|U|point\, comb_18|U|point, VerilogDDR, 1
instance = comp, \comb_18|R|Selector0~0\, comb_18|R|Selector0~0, VerilogDDR, 1
instance = comp, \comb_18|R|s.ST\, comb_18|R|s.ST, VerilogDDR, 1
instance = comp, \comb_18|R|ns.GO~0\, comb_18|R|ns.GO~0, VerilogDDR, 1
instance = comp, \comb_18|R|s.GO\, comb_18|R|s.GO, VerilogDDR, 1
instance = comp, \comb_18|R|always2~2\, comb_18|R|always2~2, VerilogDDR, 1
instance = comp, \comb_18|R|always2~3\, comb_18|R|always2~3, VerilogDDR, 1
instance = comp, \comb_18|R|always2~0\, comb_18|R|always2~0, VerilogDDR, 1
instance = comp, \comb_18|R|always2~1\, comb_18|R|always2~1, VerilogDDR, 1
instance = comp, \comb_18|R|always2~4\, comb_18|R|always2~4, VerilogDDR, 1
instance = comp, \comb_18|R|point\, comb_18|R|point, VerilogDDR, 1
instance = comp, \comb_18|D|Selector0~0\, comb_18|D|Selector0~0, VerilogDDR, 1
instance = comp, \comb_18|D|s.ST\, comb_18|D|s.ST, VerilogDDR, 1
instance = comp, \comb_18|D|ns.GO~0\, comb_18|D|ns.GO~0, VerilogDDR, 1
instance = comp, \comb_18|D|s.GO\, comb_18|D|s.GO, VerilogDDR, 1
instance = comp, \comb_18|D|always2~2\, comb_18|D|always2~2, VerilogDDR, 1
instance = comp, \comb_18|D|always2~3\, comb_18|D|always2~3, VerilogDDR, 1
instance = comp, \comb_18|D|always2~0\, comb_18|D|always2~0, VerilogDDR, 1
instance = comp, \comb_18|D|always2~1\, comb_18|D|always2~1, VerilogDDR, 1
instance = comp, \comb_18|D|always2~4\, comb_18|D|always2~4, VerilogDDR, 1
instance = comp, \comb_18|D|point\, comb_18|D|point, VerilogDDR, 1
instance = comp, \comb_18|L|always2~0\, comb_18|L|always2~0, VerilogDDR, 1
instance = comp, \comb_18|L|always2~1\, comb_18|L|always2~1, VerilogDDR, 1
instance = comp, \comb_18|L|Selector0~0\, comb_18|L|Selector0~0, VerilogDDR, 1
instance = comp, \comb_18|L|s.ST\, comb_18|L|s.ST, VerilogDDR, 1
instance = comp, \comb_18|L|ns.GO~0\, comb_18|L|ns.GO~0, VerilogDDR, 1
instance = comp, \comb_18|L|s.GO\, comb_18|L|s.GO, VerilogDDR, 1
instance = comp, \comb_18|L|always2~2\, comb_18|L|always2~2, VerilogDDR, 1
instance = comp, \comb_18|L|always2~3\, comb_18|L|always2~3, VerilogDDR, 1
instance = comp, \comb_18|L|always2~4\, comb_18|L|always2~4, VerilogDDR, 1
instance = comp, \comb_18|L|point\, comb_18|L|point, VerilogDDR, 1
instance = comp, \comb_18|score[0]~12\, comb_18|score[0]~12, VerilogDDR, 1
instance = comp, \comb_18|score[0]~13\, comb_18|score[0]~13, VerilogDDR, 1
instance = comp, \comb_18|score[0]\, comb_18|score[0], VerilogDDR, 1
instance = comp, \comb_18|score[1]~10\, comb_18|score[1]~10, VerilogDDR, 1
instance = comp, \comb_18|score[1]\, comb_18|score[1], VerilogDDR, 1
instance = comp, \comb_18|score[2]~14\, comb_18|score[2]~14, VerilogDDR, 1
instance = comp, \comb_18|score[2]\, comb_18|score[2], VerilogDDR, 1
instance = comp, \comb_18|score[3]~16\, comb_18|score[3]~16, VerilogDDR, 1
instance = comp, \comb_18|score[3]\, comb_18|score[3], VerilogDDR, 1
instance = comp, \comb_18|score[4]~18\, comb_18|score[4]~18, VerilogDDR, 1
instance = comp, \comb_18|score[4]\, comb_18|score[4], VerilogDDR, 1
instance = comp, \comb_18|score[5]~20\, comb_18|score[5]~20, VerilogDDR, 1
instance = comp, \comb_18|score[5]\, comb_18|score[5], VerilogDDR, 1
instance = comp, \comb_18|score[6]~22\, comb_18|score[6]~22, VerilogDDR, 1
instance = comp, \comb_18|score[6]\, comb_18|score[6], VerilogDDR, 1
instance = comp, \comb_18|score[7]~24\, comb_18|score[7]~24, VerilogDDR, 1
instance = comp, \comb_18|score[7]\, comb_18|score[7], VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, comb_20|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[18]~36\, comb_20|Mod0|auto_generated|divider|divider|StageOut[18]~36, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[18]~37\, comb_20|Mod0|auto_generated|divider|divider|StageOut[18]~37, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[17]~38\, comb_20|Mod0|auto_generated|divider|divider|StageOut[17]~38, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[17]~39\, comb_20|Mod0|auto_generated|divider|divider|StageOut[17]~39, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[16]~40\, comb_20|Mod0|auto_generated|divider|divider|StageOut[16]~40, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[16]~41\, comb_20|Mod0|auto_generated|divider|divider|StageOut[16]~41, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[15]~42\, comb_20|Mod0|auto_generated|divider|divider|StageOut[15]~42, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[15]~43\, comb_20|Mod0|auto_generated|divider|divider|StageOut[15]~43, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, comb_20|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[20]~49\, comb_20|Mod0|auto_generated|divider|divider|StageOut[20]~49, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[20]~48\, comb_20|Mod0|auto_generated|divider|divider|StageOut[20]~48, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[23]~67\, comb_20|Mod0|auto_generated|divider|divider|StageOut[23]~67, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[23]~44\, comb_20|Mod0|auto_generated|divider|divider|StageOut[23]~44, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[22]~68\, comb_20|Mod0|auto_generated|divider|divider|StageOut[22]~68, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[22]~45\, comb_20|Mod0|auto_generated|divider|divider|StageOut[22]~45, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[21]~47\, comb_20|Mod0|auto_generated|divider|divider|StageOut[21]~47, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[21]~46\, comb_20|Mod0|auto_generated|divider|divider|StageOut[21]~46, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, comb_20|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[28]~65\, comb_20|Mod0|auto_generated|divider|divider|StageOut[28]~65, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[28]~50\, comb_20|Mod0|auto_generated|divider|divider|StageOut[28]~50, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[27]~69\, comb_20|Mod0|auto_generated|divider|divider|StageOut[27]~69, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[27]~51\, comb_20|Mod0|auto_generated|divider|divider|StageOut[27]~51, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[26]~52\, comb_20|Mod0|auto_generated|divider|divider|StageOut[26]~52, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[26]~53\, comb_20|Mod0|auto_generated|divider|divider|StageOut[26]~53, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[25]~55\, comb_20|Mod0|auto_generated|divider|divider|StageOut[25]~55, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[25]~54\, comb_20|Mod0|auto_generated|divider|divider|StageOut[25]~54, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, comb_20|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[32]~70\, comb_20|Mod0|auto_generated|divider|divider|StageOut[32]~70, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[32]~59\, comb_20|Mod0|auto_generated|divider|divider|StageOut[32]~59, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[31]~61\, comb_20|Mod0|auto_generated|divider|divider|StageOut[31]~61, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[31]~60\, comb_20|Mod0|auto_generated|divider|divider|StageOut[31]~60, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[30]~57\, comb_20|Mod0|auto_generated|divider|divider|StageOut[30]~57, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[30]~56\, comb_20|Mod0|auto_generated|divider|divider|StageOut[30]~56, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[33]~58\, comb_20|Mod0|auto_generated|divider|divider|StageOut[33]~58, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[33]~66\, comb_20|Mod0|auto_generated|divider|divider|StageOut[33]~66, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, comb_20|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[38]~64\, comb_20|Mod0|auto_generated|divider|divider|StageOut[38]~64, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[36]~62\, comb_20|Mod0|auto_generated|divider|divider|StageOut[36]~62, VerilogDDR, 1
instance = comp, \comb_20|Mod0|auto_generated|divider|divider|StageOut[37]~63\, comb_20|Mod0|auto_generated|divider|divider|StageOut[37]~63, VerilogDDR, 1
instance = comp, \comb_20|HEX0~0\, comb_20|HEX0~0, VerilogDDR, 1
instance = comp, \comb_20|HEX0~1\, comb_20|HEX0~1, VerilogDDR, 1
instance = comp, \comb_20|HEX0~2\, comb_20|HEX0~2, VerilogDDR, 1
instance = comp, \comb_20|HEX0~3\, comb_20|HEX0~3, VerilogDDR, 1
instance = comp, \comb_20|HEX0~4\, comb_20|HEX0~4, VerilogDDR, 1
instance = comp, \comb_20|HEX0~5\, comb_20|HEX0~5, VerilogDDR, 1
instance = comp, \comb_20|HEX0~6\, comb_20|HEX0~6, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, comb_20|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[18]~36\, comb_20|Div0|auto_generated|divider|divider|StageOut[18]~36, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[18]~37\, comb_20|Div0|auto_generated|divider|divider|StageOut[18]~37, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[17]~38\, comb_20|Div0|auto_generated|divider|divider|StageOut[17]~38, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[17]~39\, comb_20|Div0|auto_generated|divider|divider|StageOut[17]~39, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[16]~41\, comb_20|Div0|auto_generated|divider|divider|StageOut[16]~41, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[16]~40\, comb_20|Div0|auto_generated|divider|divider|StageOut[16]~40, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[15]~43\, comb_20|Div0|auto_generated|divider|divider|StageOut[15]~43, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[15]~42\, comb_20|Div0|auto_generated|divider|divider|StageOut[15]~42, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, comb_20|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[23]~44\, comb_20|Div0|auto_generated|divider|divider|StageOut[23]~44, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[23]~64\, comb_20|Div0|auto_generated|divider|divider|StageOut[23]~64, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[22]~45\, comb_20|Div0|auto_generated|divider|divider|StageOut[22]~45, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[22]~65\, comb_20|Div0|auto_generated|divider|divider|StageOut[22]~65, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[21]~47\, comb_20|Div0|auto_generated|divider|divider|StageOut[21]~47, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[21]~46\, comb_20|Div0|auto_generated|divider|divider|StageOut[21]~46, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[20]~49\, comb_20|Div0|auto_generated|divider|divider|StageOut[20]~49, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[20]~48\, comb_20|Div0|auto_generated|divider|divider|StageOut[20]~48, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, comb_20|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[27]~66\, comb_20|Div0|auto_generated|divider|divider|StageOut[27]~66, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[28]~62\, comb_20|Div0|auto_generated|divider|divider|StageOut[28]~62, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[28]~50\, comb_20|Div0|auto_generated|divider|divider|StageOut[28]~50, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[27]~51\, comb_20|Div0|auto_generated|divider|divider|StageOut[27]~51, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[26]~53\, comb_20|Div0|auto_generated|divider|divider|StageOut[26]~53, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[26]~52\, comb_20|Div0|auto_generated|divider|divider|StageOut[26]~52, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[25]~54\, comb_20|Div0|auto_generated|divider|divider|StageOut[25]~54, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[25]~55\, comb_20|Div0|auto_generated|divider|divider|StageOut[25]~55, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, comb_20|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[33]~63\, comb_20|Div0|auto_generated|divider|divider|StageOut[33]~63, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[33]~56\, comb_20|Div0|auto_generated|divider|divider|StageOut[33]~56, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[32]~67\, comb_20|Div0|auto_generated|divider|divider|StageOut[32]~67, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[32]~57\, comb_20|Div0|auto_generated|divider|divider|StageOut[32]~57, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[31]~59\, comb_20|Div0|auto_generated|divider|divider|StageOut[31]~59, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[31]~58\, comb_20|Div0|auto_generated|divider|divider|StageOut[31]~58, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[30]~61\, comb_20|Div0|auto_generated|divider|divider|StageOut[30]~61, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|StageOut[30]~60\, comb_20|Div0|auto_generated|divider|divider|StageOut[30]~60, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\, comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\, comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\, comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, VerilogDDR, 1
instance = comp, \comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, comb_20|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VerilogDDR, 1
instance = comp, \comb_20|HEX1~0\, comb_20|HEX1~0, VerilogDDR, 1
instance = comp, \comb_20|HEX1~1\, comb_20|HEX1~1, VerilogDDR, 1
instance = comp, \comb_20|HEX1~2\, comb_20|HEX1~2, VerilogDDR, 1
instance = comp, \comb_20|HEX1~3\, comb_20|HEX1~3, VerilogDDR, 1
instance = comp, \comb_20|HEX1~4\, comb_20|HEX1~4, VerilogDDR, 1
instance = comp, \comb_20|HEX1~5\, comb_20|HEX1~5, VerilogDDR, 1
instance = comp, \comb_20|HEX1~6\, comb_20|HEX1~6, VerilogDDR, 1
instance = comp, \comb_18|f4|lig~0\, comb_18|f4|lig~0, VerilogDDR, 1
instance = comp, \comb_18|f4|lig~1\, comb_18|f4|lig~1, VerilogDDR, 1
instance = comp, \comb_18|f4|lig\, comb_18|f4|lig, VerilogDDR, 1
instance = comp, \comb_18|f3|lig~0\, comb_18|f3|lig~0, VerilogDDR, 1
instance = comp, \comb_18|f3|lig\, comb_18|f3|lig, VerilogDDR, 1
instance = comp, \comb_18|f2|lig~0\, comb_18|f2|lig~0, VerilogDDR, 1
instance = comp, \comb_18|f2|lig~1\, comb_18|f2|lig~1, VerilogDDR, 1
instance = comp, \comb_18|f2|lig\, comb_18|f2|lig, VerilogDDR, 1
instance = comp, \comb_18|f1|lig~0\, comb_18|f1|lig~0, VerilogDDR, 1
instance = comp, \comb_18|f1|lig\, comb_18|f1|lig, VerilogDDR, 1
instance = comp, \restart~input\, restart~input, VerilogDDR, 1
