 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: B-2008.09-SP3
Date   : Thu Apr 21 03:29:31 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U266/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U267/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<13> (memc_Size16_6)                  0.00       1.06 f
  c0/U222/Y (AOI22X1)                                     0.04       1.10 r
  c0/U76/Y (BUFX2)                                        0.03       1.13 r
  c0/U126/Y (AND2X2)                                      0.03       1.16 r
  c0/U127/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<13> (cache_1)                               0.00       1.18 f
  U547/Y (AND2X1)                                         0.03       1.21 f
  U548/Y (INVX1)                                          0.00       1.21 r
  U431/Y (AND2X2)                                         0.03       1.24 r
  U343/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<13> (four_bank_mem)                         0.00       1.27 f
  mem/m2/data_in<13> (final_memory_1)                     0.00       1.27 f
  mem/m2/reg1[13]/d (dff_73)                              0.00       1.27 f
  mem/m2/reg1[13]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m2/reg1[13]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[13]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U270/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U271/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<15> (memc_Size16_6)                  0.00       1.06 f
  c0/U226/Y (AOI22X1)                                     0.04       1.10 r
  c0/U64/Y (BUFX2)                                        0.03       1.13 r
  c0/U130/Y (AND2X2)                                      0.03       1.16 r
  c0/U131/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<15> (cache_1)                               0.00       1.18 f
  U543/Y (AND2X1)                                         0.03       1.21 f
  U544/Y (INVX1)                                          0.00       1.21 r
  U429/Y (AND2X2)                                         0.03       1.24 r
  U324/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.27 f
  mem/m2/data_in<15> (final_memory_1)                     0.00       1.27 f
  mem/m2/reg1[15]/d (dff_71)                              0.00       1.27 f
  mem/m2/reg1[15]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m2/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U266/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U267/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<13> (memc_Size16_6)                  0.00       1.06 f
  c0/U222/Y (AOI22X1)                                     0.04       1.10 r
  c0/U76/Y (BUFX2)                                        0.03       1.13 r
  c0/U126/Y (AND2X2)                                      0.03       1.16 r
  c0/U127/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<13> (cache_1)                               0.00       1.18 f
  U547/Y (AND2X1)                                         0.03       1.21 f
  U548/Y (INVX1)                                          0.00       1.21 r
  U431/Y (AND2X2)                                         0.03       1.24 r
  U343/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<13> (four_bank_mem)                         0.00       1.27 f
  mem/m3/data_in<13> (final_memory_0)                     0.00       1.27 f
  mem/m3/reg1[13]/d (dff_22)                              0.00       1.27 f
  mem/m3/reg1[13]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m3/reg1[13]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[13]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U270/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U271/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<15> (memc_Size16_6)                  0.00       1.06 f
  c0/U226/Y (AOI22X1)                                     0.04       1.10 r
  c0/U64/Y (BUFX2)                                        0.03       1.13 r
  c0/U130/Y (AND2X2)                                      0.03       1.16 r
  c0/U131/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<15> (cache_1)                               0.00       1.18 f
  U543/Y (AND2X1)                                         0.03       1.21 f
  U544/Y (INVX1)                                          0.00       1.21 r
  U429/Y (AND2X2)                                         0.03       1.24 r
  U324/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.27 f
  mem/m3/data_in<15> (final_memory_0)                     0.00       1.27 f
  mem/m3/reg1[15]/d (dff_20)                              0.00       1.27 f
  mem/m3/reg1[15]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m3/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U268/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U269/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<14> (memc_Size16_6)                  0.00       1.06 f
  c0/U224/Y (AOI22X1)                                     0.04       1.10 r
  c0/U77/Y (BUFX2)                                        0.03       1.13 r
  c0/U128/Y (AND2X2)                                      0.03       1.16 r
  c0/U129/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<14> (cache_1)                               0.00       1.18 f
  U545/Y (AND2X1)                                         0.03       1.21 f
  U546/Y (INVX1)                                          0.00       1.21 r
  U430/Y (AND2X2)                                         0.03       1.24 r
  U323/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<14> (four_bank_mem)                         0.00       1.27 f
  mem/m2/data_in<14> (final_memory_1)                     0.00       1.27 f
  mem/m2/reg1[14]/d (dff_72)                              0.00       1.27 f
  mem/m2/reg1[14]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m2/reg1[14]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[14]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U268/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U269/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<14> (memc_Size16_6)                  0.00       1.06 f
  c0/U224/Y (AOI22X1)                                     0.04       1.10 r
  c0/U77/Y (BUFX2)                                        0.03       1.13 r
  c0/U128/Y (AND2X2)                                      0.03       1.16 r
  c0/U129/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<14> (cache_1)                               0.00       1.18 f
  U545/Y (AND2X1)                                         0.03       1.21 f
  U546/Y (INVX1)                                          0.00       1.21 r
  U430/Y (AND2X2)                                         0.03       1.24 r
  U323/Y (INVX2)                                          0.03       1.27 f
  mem/data_in<14> (four_bank_mem)                         0.00       1.27 f
  mem/m3/data_in<14> (final_memory_0)                     0.00       1.27 f
  mem/m3/reg1[14]/d (dff_21)                              0.00       1.27 f
  mem/m3/reg1[14]/U4/Y (AND2X2)                           0.03       1.30 f
  mem/m3/reg1[14]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[14]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U240/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U241/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<0> (memc_Size16_6)                   0.00       1.06 f
  c0/U196/Y (AOI22X1)                                     0.04       1.10 r
  c0/U65/Y (BUFX2)                                        0.03       1.13 r
  c0/U104/Y (AND2X2)                                      0.03       1.16 r
  c0/U105/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<0> (cache_1)                                0.00       1.18 f
  U571/Y (AND2X1)                                         0.03       1.21 f
  U572/Y (INVX1)                                          0.00       1.21 r
  U444/Y (AND2X2)                                         0.03       1.24 r
  U348/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<0> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[0]/d (dff_169)                              0.00       1.27 f
  mem/m0/reg1[0]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U244/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U245/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<2> (memc_Size16_6)                   0.00       1.06 f
  c0/U200/Y (AOI22X1)                                     0.04       1.10 r
  c0/U52/Y (BUFX2)                                        0.03       1.13 r
  c0/U106/Y (AND2X2)                                      0.03       1.16 r
  c0/U107/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<2> (cache_1)                                0.00       1.18 f
  U567/Y (AND2X1)                                         0.03       1.21 f
  U568/Y (INVX1)                                          0.00       1.21 r
  U442/Y (AND2X2)                                         0.03       1.24 r
  U350/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<2> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<2> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[2]/d (dff_171)                              0.00       1.27 f
  mem/m0/reg1[2]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[2]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[2]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[4]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U248/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U249/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<4> (memc_Size16_6)                   0.00       1.06 f
  c0/U204/Y (AOI22X1)                                     0.04       1.10 r
  c0/U67/Y (BUFX2)                                        0.03       1.13 r
  c0/U108/Y (AND2X2)                                      0.03       1.16 r
  c0/U109/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<4> (cache_1)                                0.00       1.18 f
  U564/Y (AND2X1)                                         0.03       1.21 f
  U565/Y (INVX1)                                          0.00       1.21 r
  U440/Y (AND2X2)                                         0.03       1.24 r
  U352/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<4> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<4> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[4]/d (dff_173)                              0.00       1.27 f
  mem/m0/reg1[4]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[4]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[4]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U250/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U251/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<5> (memc_Size16_6)                   0.00       1.06 f
  c0/U206/Y (AOI22X1)                                     0.04       1.10 r
  c0/U68/Y (BUFX2)                                        0.03       1.13 r
  c0/U110/Y (AND2X2)                                      0.03       1.16 r
  c0/U111/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<5> (cache_1)                                0.00       1.18 f
  U562/Y (AND2X1)                                         0.03       1.21 f
  U563/Y (INVX1)                                          0.00       1.21 r
  U439/Y (AND2X2)                                         0.03       1.24 r
  U353/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<5> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[5]/d (dff_174)                              0.00       1.27 f
  mem/m0/reg1[5]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U252/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U253/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<6> (memc_Size16_6)                   0.00       1.06 f
  c0/U208/Y (AOI22X1)                                     0.04       1.10 r
  c0/U69/Y (BUFX2)                                        0.03       1.13 r
  c0/U112/Y (AND2X2)                                      0.03       1.16 r
  c0/U113/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<6> (cache_1)                                0.00       1.18 f
  U560/Y (AND2X1)                                         0.03       1.21 f
  U561/Y (INVX1)                                          0.00       1.21 r
  U438/Y (AND2X2)                                         0.03       1.24 r
  U354/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<6> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<6> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[6]/d (dff_175)                              0.00       1.27 f
  mem/m0/reg1[6]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[6]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[6]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U254/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U255/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<7> (memc_Size16_6)                   0.00       1.06 f
  c0/U210/Y (AOI22X1)                                     0.04       1.10 r
  c0/U70/Y (BUFX2)                                        0.03       1.13 r
  c0/U114/Y (AND2X2)                                      0.03       1.16 r
  c0/U115/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<7> (cache_1)                                0.00       1.18 f
  U558/Y (AND2X1)                                         0.03       1.21 f
  U559/Y (INVX1)                                          0.00       1.21 r
  U437/Y (AND2X2)                                         0.03       1.24 r
  U355/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<7> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[7]/d (dff_176)                              0.00       1.27 f
  mem/m0/reg1[7]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U256/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U257/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<8> (memc_Size16_6)                   0.00       1.06 f
  c0/U212/Y (AOI22X1)                                     0.04       1.10 r
  c0/U71/Y (BUFX2)                                        0.03       1.13 r
  c0/U116/Y (AND2X2)                                      0.03       1.16 r
  c0/U117/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<8> (cache_1)                                0.00       1.18 f
  U556/Y (AND2X1)                                         0.03       1.21 f
  U557/Y (INVX1)                                          0.00       1.21 r
  U436/Y (AND2X2)                                         0.03       1.24 r
  U356/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<8> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[8]/d (dff_177)                              0.00       1.27 f
  mem/m0/reg1[8]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U258/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U259/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<9> (memc_Size16_6)                   0.00       1.06 f
  c0/U214/Y (AOI22X1)                                     0.04       1.10 r
  c0/U58/Y (BUFX2)                                        0.03       1.13 r
  c0/U118/Y (AND2X2)                                      0.03       1.16 r
  c0/U119/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<9> (cache_1)                                0.00       1.18 f
  U554/Y (AND2X1)                                         0.03       1.21 f
  U555/Y (INVX1)                                          0.00       1.21 r
  U435/Y (AND2X2)                                         0.03       1.24 r
  U357/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<9> (four_bank_mem)                          0.00       1.27 f
  mem/m0/data_in<9> (final_memory_3)                      0.00       1.27 f
  mem/m0/reg1[9]/d (dff_178)                              0.00       1.27 f
  mem/m0/reg1[9]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m0/reg1[9]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[9]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U260/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U261/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<10> (memc_Size16_6)                  0.00       1.06 f
  c0/U216/Y (AOI22X1)                                     0.04       1.10 r
  c0/U59/Y (BUFX2)                                        0.03       1.13 r
  c0/U120/Y (AND2X2)                                      0.03       1.16 r
  c0/U121/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<10> (cache_1)                               0.00       1.18 f
  U418/Y (AND2X1)                                         0.03       1.21 f
  U553/Y (INVX1)                                          0.00       1.21 r
  U434/Y (AND2X2)                                         0.03       1.24 r
  U358/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.27 f
  mem/m0/data_in<10> (final_memory_3)                     0.00       1.27 f
  mem/m0/reg1[10]/d (dff_179)                             0.00       1.27 f
  mem/m0/reg1[10]/U4/Y (AND2X2)                           0.04       1.30 f
  mem/m0/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U262/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U263/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<11> (memc_Size16_6)                  0.00       1.06 f
  c0/U218/Y (AOI22X1)                                     0.04       1.10 r
  c0/U74/Y (BUFX2)                                        0.03       1.13 r
  c0/U122/Y (AND2X2)                                      0.03       1.16 r
  c0/U123/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<11> (cache_1)                               0.00       1.18 f
  U551/Y (AND2X1)                                         0.03       1.21 f
  U552/Y (INVX1)                                          0.00       1.21 r
  U433/Y (AND2X2)                                         0.03       1.24 r
  U359/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.27 f
  mem/m0/data_in<11> (final_memory_3)                     0.00       1.27 f
  mem/m0/reg1[11]/d (dff_180)                             0.00       1.27 f
  mem/m0/reg1[11]/U4/Y (AND2X2)                           0.04       1.30 f
  mem/m0/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U240/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U241/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<0> (memc_Size16_6)                   0.00       1.06 f
  c0/U196/Y (AOI22X1)                                     0.04       1.10 r
  c0/U65/Y (BUFX2)                                        0.03       1.13 r
  c0/U104/Y (AND2X2)                                      0.03       1.16 r
  c0/U105/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<0> (cache_1)                                0.00       1.18 f
  U571/Y (AND2X1)                                         0.03       1.21 f
  U572/Y (INVX1)                                          0.00       1.21 r
  U444/Y (AND2X2)                                         0.03       1.24 r
  U348/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.27 f
  mem/m1/data_in<0> (final_memory_2)                      0.00       1.27 f
  mem/m1/reg1[0]/d (dff_137)                              0.00       1.27 f
  mem/m1/reg1[0]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m1/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U244/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U245/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<2> (memc_Size16_6)                   0.00       1.06 f
  c0/U200/Y (AOI22X1)                                     0.04       1.10 r
  c0/U52/Y (BUFX2)                                        0.03       1.13 r
  c0/U106/Y (AND2X2)                                      0.03       1.16 r
  c0/U107/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<2> (cache_1)                                0.00       1.18 f
  U567/Y (AND2X1)                                         0.03       1.21 f
  U568/Y (INVX1)                                          0.00       1.21 r
  U442/Y (AND2X2)                                         0.03       1.24 r
  U350/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<2> (four_bank_mem)                          0.00       1.27 f
  mem/m1/data_in<2> (final_memory_2)                      0.00       1.27 f
  mem/m1/reg1[2]/d (dff_135)                              0.00       1.27 f
  mem/m1/reg1[2]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m1/reg1[2]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[2]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[4]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U248/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U249/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<4> (memc_Size16_6)                   0.00       1.06 f
  c0/U204/Y (AOI22X1)                                     0.04       1.10 r
  c0/U67/Y (BUFX2)                                        0.03       1.13 r
  c0/U108/Y (AND2X2)                                      0.03       1.16 r
  c0/U109/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<4> (cache_1)                                0.00       1.18 f
  U564/Y (AND2X1)                                         0.03       1.21 f
  U565/Y (INVX1)                                          0.00       1.21 r
  U440/Y (AND2X2)                                         0.03       1.24 r
  U352/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<4> (four_bank_mem)                          0.00       1.27 f
  mem/m1/data_in<4> (final_memory_2)                      0.00       1.27 f
  mem/m1/reg1[4]/d (dff_133)                              0.00       1.27 f
  mem/m1/reg1[4]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m1/reg1[4]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[4]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: statereg/d1/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  statereg/d1/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  statereg/d1/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  statereg/d1/q (dff_230)                                 0.00       0.11 f
  statereg/read<1> (reg16)                                0.00       0.11 f
  U419/Y (OR2X2)                                          0.05       0.16 f
  U421/Y (INVX1)                                          0.00       0.16 r
  U934/Y (NAND2X1)                                        0.01       0.17 f
  U915/Y (INVX1)                                          0.01       0.18 r
  U633/Y (AND2X2)                                         0.03       0.21 r
  U634/Y (INVX1)                                          0.01       0.23 f
  U898/Y (AND2X2)                                         0.03       0.26 f
  U451/Y (AND2X2)                                         0.04       0.30 f
  U412/Y (AND2X2)                                         0.03       0.33 f
  U636/Y (AND2X2)                                         0.04       0.37 f
  U637/Y (INVX1)                                          0.00       0.36 r
  U974/Y (AND2X2)                                         0.04       0.40 r
  c0/index<4> (cache_1)                                   0.00       0.40 r
  c0/mem_tg/addr<4> (memc_Size5_1)                        0.00       0.40 r
  c0/mem_tg/U562/Y (INVX4)                                0.03       0.44 f
  c0/mem_tg/U465/Y (MUX2X1)                               0.03       0.47 f
  c0/mem_tg/U528/Y (AND2X2)                               0.03       0.50 f
  c0/mem_tg/U529/Y (INVX1)                                0.00       0.50 r
  c0/mem_tg/U476/Y (AND2X2)                               0.03       0.53 r
  c0/mem_tg/U514/Y (AND2X2)                               0.03       0.56 r
  c0/mem_tg/U515/Y (INVX1)                                0.01       0.58 f
  c0/mem_tg/U843/Y (OAI21X1)                              0.02       0.60 r
  c0/mem_tg/U844/Y (AOI21X1)                              0.02       0.62 f
  c0/mem_tg/U547/Y (BUFX2)                                0.03       0.65 f
  c0/mem_tg/U845/Y (OAI21X1)                              0.04       0.69 r
  c0/mem_tg/U846/Y (AOI21X1)                              0.02       0.71 f
  c0/mem_tg/data_out<3> (memc_Size5_1)                    0.00       0.71 f
  c0/U92/Y (BUFX2)                                        0.04       0.74 f
  c0/U173/Y (INVX1)                                       0.00       0.74 r
  c0/U98/Y (AND2X2)                                       0.03       0.78 r
  c0/U99/Y (INVX1)                                        0.01       0.79 f
  c0/U84/Y (AND2X2)                                       0.03       0.82 f
  c0/U85/Y (INVX1)                                        0.00       0.82 r
  c0/U186/Y (NAND3X1)                                     0.01       0.83 f
  c0/U81/Y (BUFX2)                                        0.03       0.86 f
  c0/U187/Y (OAI21X1)                                     0.04       0.90 r
  c0/U31/Y (INVX2)                                        0.03       0.93 f
  c0/U45/Y (OR2X2)                                        0.05       0.98 f
  c0/U29/Y (INVX8)                                        0.03       1.01 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.01 r
  c0/mem_w1/U250/Y (OR2X2)                                0.04       1.04 r
  c0/mem_w1/U251/Y (INVX1)                                0.02       1.06 f
  c0/mem_w1/data_out<5> (memc_Size16_6)                   0.00       1.06 f
  c0/U206/Y (AOI22X1)                                     0.04       1.10 r
  c0/U68/Y (BUFX2)                                        0.03       1.13 r
  c0/U110/Y (AND2X2)                                      0.03       1.16 r
  c0/U111/Y (INVX1)                                       0.02       1.18 f
  c0/data_out<5> (cache_1)                                0.00       1.18 f
  U562/Y (AND2X1)                                         0.03       1.21 f
  U563/Y (INVX1)                                          0.00       1.21 r
  U439/Y (AND2X2)                                         0.03       1.24 r
  U353/Y (INVX1)                                          0.02       1.27 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.27 f
  mem/m1/data_in<5> (final_memory_2)                      0.00       1.27 f
  mem/m1/reg1[5]/d (dff_132)                              0.00       1.27 f
  mem/m1/reg1[5]/U4/Y (AND2X2)                            0.04       1.30 f
  mem/m1/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
