[source]
----

Integer               Integer               FP

funct3                funct3                funct3
OPIVV  V              OPMVV  V              OPFVV  V
OPIVX   X             OPMVX   X             OPFVF   F
OPIVI    I

funct6                funct6                funct6
000000 VXI vadd       000000 V  vredsum     000000 VF vfadd
000001 VX  vsub       000001 V  vredand     000001 VF vfsub
000010                000010 V  vredor      000010 V  vfredsum
000011  XI vrsub      000011 V  vredxor     000011 V  vfredosum
000100 VX  vminu      000100 V  vredminu    000100 VF vfmin
000101 VX  vmin       000101 V  vredmin     000101 V  vfredmin
000110 VX  vmaxu      000110 V  vredmaxu    000110 VF vfmax
000111 VX  vmax       000111 V  vredmax     000111 V  vfredmax
001000                001000 V  vmandnot    001000 VF vfmul
001001 VXI vand       001001 V  vmand       001001
001010 VXI vor        001010 V  vmor        001010 VF vfdiv
001011 VXI vxor       001011 V  vmxor       001011  F vfrdiv
001100                001100 V  vmornot     001100
001101                001101 V  vmnand      001101
001110                001110 V  vmnor       001110 V  VFUNARY0
001111                001111 V  vmxnor      001111 V  VFUNARY1

010000 VXI vsrl       010000 V  vmpopc      010000
010001 VXI vsra       010001 V  vmfirst     010001
010010 VXI vsll       010010                010010
010011 VXI vmerge     010011 V  vcompress   010011  F vfmerge.vf
010100 VXI vnsrl      010100                010100 VF vfsgnj
010101 VXI vnsra      010101                010101 VF vfsgnn
010110 VXI vnclipu    010110                010110 VF vfsgnx
010111 VXI vnclip     010111                010111
011000 VX  vwaddu     011000 V  vwredsumu   011000 VF vfwadd
011001 VX  vwadd      011001 V  vwredsum    011001 V  vfwredsum
011010 VX  vwsubu     011010                011010 VF vfwsub
011011 VX  vwsub      011011                011011 V  vfwredosum
011100 VX  vwaddu.w   011100                011100 VF vfwadd.w
011101 VX  vwadd.w    011101                011101
011110 VX  vwsubu.w   011110                011110 VF vfwsub.w
011111 VX  vwsub.w    011111                011111

100000 VXI vseq       100000 V VMUNARY0     100000 VF vfeq
100001 VXI vsne       100001                100001 VF vflte
100010 VX  vsltu      100010                100010 VF vford
100011 VX  vslt       100011                100011 VF vflt
100100 VXI vsleu      100100                100100 VF vfne
100101 VXI vsle       100101                100101  F vfgt
100110  XI vsgtu      100110                100110
100111  XI vsgt       100111                100111  F vfgte
101000 VXI vadc       101000                101000
101001 VXI vsbc       101001                101001
101010                101010                101010
101011                101011                101011
101100 VXI vrgather   101100 V   vext.x.s   101100 V  vfmv.f.s
101101                101101  X  vmv.s.x    101101  F vfmv.s.f
101110  XI vslideup   101110  X vslide1up   101110
101111  XI vslidedown 101111  X vslide1down 101111

110000 VX  vmulhu     110000                110000 VF vfmadd
110001 VX  vmul       110001 VX vmadd       110001 VF vfnmadd
110010 VX  vmulhsu    110010                110010 VF vfmsub
110011 VX  vmulh      110011 VX vmsub       110011 VF vfnmsub
110100 VX  vdivu      110100                110100 VF vfmacc
110101 VX  vdiv       110101 VX vmacc       110101 VF vfnmacc
110110 VX  vremu      110110                110110 VF vfmsac
110111 VX  vrem       110111 VX vmsac       110111 VF vfnmsac
111000 VX  vwmulu     111000 V  vdotu       111000 VF vfwmul
111001                111001 V  vdot        111001 V  vfdot
111010 VX  vwmulsu    111010                111010
111011 VX  vwmul      111011                111011
111100 VX  vwmaccu    111100                111100 VF vfwmacc
111101 VX  vwmacc     111101                111101 VF vfwnmacc
111110 VX  vwmsacu    111110                111110 VF vfwmsac
111111 VX  vwmsac     111111                111111 VF vfwnmsac
----

[source]
----
VFUNARY0 encoding space
 vs1
 single-width converts
00000 vfcvt.xu.f.v
00001 vfcvt.x.f.v
00010 vfcvt.f.xu.v
00011 vfcvt.f.x.v

 widening converts
01000 vfwcvt.xu.f.v
01001 vfwcvt.x.f.v
01010 vfwcvt.f.xu.v
01011 vfwcvt.f.x.v
01100 vfwcvt.f.f.v

 narrowing converts
10000 vfncvt.xu.f.v
10001 vfncvt.x.f.v
10010 vfncvt.f.xu.v
10011 vfncvt.f.x.v
10100 vfncvt.f.f.v
----

[source]
----
VFUNARY1 encoding space
 vs1
00000 vfsqrt.v
10000 vfclass.v
----

[source]
----
VMUNARY0 encoding space
 vs1
00001 vmsbf
00010 vmsof
00011 vmsif
10000 vmiota
10001 vid
----


////
.Vector Unit-Stride Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|00000|rs1|000 2+|vd|0000111|VLBU.V
|off[1:0]|000|vm|00000|rs1|101 2+|vd|0000111|VLHU.V
|off[1:0]|000|vm|00000|rs1|110 2+|vd|0000111|VLWU.V
|off[1:0]|000|vm|00000|rs1|111 2+|vd|0000111|VLE.V
|off[1:0]|100|vm|00000|rs1|000 2+|vd|0000111|VLB.V
|off[1:0]|100|vm|00000|rs1|101 2+|vd|0000111|VLH.V
|off[1:0]|100|vm|00000|rs1|110 2+|vd|0000111|VLW.V
2+|vs3|vm|00000|rs1|000|off[1:0]|000|0100111|VSB.V
2+|vs3|vm|00000|rs1|101|off[1:0]|000|0100111|VSH.V
2+|vs3|vm|00000|rs1|110|off[1:0]|000|0100111|VSW.V
2+|vs3|vm|00000|rs1|111|off[1:0]|000|0100111|VSE.V
|========================


.Vector Unit-Stride Fault-First Load Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|10000|rs1|000 2+|vd|0000111|VLBUFF.V
|off[1:0]|000|vm|10000|rs1|101 2+|vd|0000111|VLHUFF.V
|off[1:0]|000|vm|10000|rs1|110 2+|vd|0000111|VLWUFF.V
|off[1:0]|000|vm|10000|rs1|111 2+|vd|0000111|VLEFF.V
|off[1:0]|100|vm|10000|rs1|000 2+|vd|0000111|VLBFF.V
|off[1:0]|100|vm|10000|rs1|101 2+|vd|0000111|VLHFF.V
|off[1:0]|100|vm|10000|rs1|110 2+|vd|0000111|VLWFF.V

|========================

.Vector Strided Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|010|vm|rs2|rs1|000 2+|vd|0000111|VLSBU.V
|off[1:0]|010|vm|rs2|rs1|101 2+|vd|0000111|VLSHU.V
|off[1:0]|010|vm|rs2|rs1|110 2+|vd|0000111|VLSWU.V
|off[1:0]|010|vm|rs2|rs1|111 2+|vd|0000111|VLSE.V
|off[1:0]|110|vm|rs2|rs1|000 2+|vd|0000111|VLSB.V
|off[1:0]|110|vm|rs2|rs1|101 2+|vd|0000111|VLSH.V
|off[1:0]|110|vm|rs2|rs1|110 2+|vd|0000111|VLSW.V
2+|vs3|vm|rs2|rs1|000|off[1:0]|010|0100111|VSSB.V
2+|vs3|vm|rs2|rs1|101|off[1:0]|010|0100111|VSSH.V
2+|vs3|vm|rs2|rs1|110|off[1:0]|010|0100111|VSSW.V
2+|vs3|vm|rs2|rs1|111|off[1:0]|010|0100111|VSSE.V

|========================


.Vector Indexed Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|011|vm|vs2|rs1|000 2+|vd|0000111|VLXBU.V
|off[1:0]|011|vm|vs2|rs1|101 2+|vd|0000111|VLXHU.V
|off[1:0]|011|vm|vs2|rs1|110 2+|vd|0000111|VLXWU.V
|off[1:0]|011|vm|vs2|rs1|111 2+|vd|0000111|VLXE.V
|off[1:0]|111|vm|vs2|rs1|000 2+|vd|0000111|VLXB.V
|off[1:0]|111|vm|vs2|rs1|101 2+|vd|0000111|VLXH.V
|off[1:0]|111|vm|vs2|rs1|110 2+|vd|0000111|VLXW.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|011|0100111|VSXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|011|0100111|VSXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|011|0100111|VSXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|011|0100111|VSXE.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|111|0100111|VSUXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|111|0100111|VSUXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|111|0100111|VSUXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|111|0100111|VSUXE.V

|========================
////



////

X  vsgteu
  X  vsgte


vx4muladd
vx4mulsub


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
2+|31 27|26 25 |24   20 |19    15 |14  12 2+|11  7 |6  0   |Opcode

2+|00000|vm    |vs2     |vs1      |001    2+|vd    |1010111|VADD.VV
2+|00000|vm    |vs2     |vs1      |000    2+|vd    |1010111|VADD.VS
2+|00000|vm    |vs2     |rs1      |010    2+|vd    |1010111|VADD.VX
2+|00000|vm    |vs2     |simm[4:0]|011    2+|vd    |1010111|VADD.VI
|========================

.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00000|vm|vs2|vs1|000 2+|vd|1010111|VADD.VV
2+|00000|vm|vs2|vs1|100 2+|vd|1010111|VADD.VS
2+|00000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VADD.VI
2+|00000|vm|vs2|vs1|010 2+|vd|1010111|VADDW.VV
2+|00000|vm|vs2|vs1|110 2+|vd|1010111|VADDW.VS
2+|00000|vm|vs2|vs1|011 2+|vd|1010111|VADDW.WV
2+|00000|vm|vs2|vs1|111 2+|vd|1010111|VADDW.WS
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSUB.VI
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|vs2|vs1|011 2+|vd|1010111|VSUBW.WV
2+|00001|vm|vs2|vs1|111 2+|vd|1010111|VSUBW.WS
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMUL.VI
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|vs2|vs1|011 2+|vd|1010111|VMULW.WV
2+|01000|vm|vs2|vs1|111 2+|vd|1010111|VMULW.WS
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULU.VI
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|vs2|vs1|011 2+|vd|1010111|VMULUW.WV
2+|01001|vm|vs2|vs1|111 2+|vd|1010111|VMULUW.WS
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULSU.VI
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|vs2|vs1|011 2+|vd|1010111|VMULSUW.WV
2+|01010|vm|vs2|vs1|111 2+|vd|1010111|VMULSUW.WS

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00100|vm|vs2|vs1|000 2+|vd|1010111|VSRLN.VV
2+|00100|vm|vs2|vs1|100 2+|vd|1010111|VSRLN.VS
2+|00100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRLN.VI
2+|00100|vm|vs2|vs1|010 2+|vd|1010111|VSRLN.WV
2+|00100|vm|vs2|vs1|110 2+|vd|1010111|VSRLN.WS
2+|00100|vm|vs2|vs1|111 2+|vd|1010111|VSRLN.WI
2+|00101|vm|vs2|vs1|000 2+|vd|1010111|VSRAN.VV
2+|00101|vm|vs2|vs1|100 2+|vd|1010111|VSRAN.VS
2+|00101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRAN.VI
2+|00101|vm|vs2|vs1|010 2+|vd|1010111|VSRAN.WV
2+|00101|vm|vs2|vs1|110 2+|vd|1010111|VSRAN.WS
2+|00101|vm|vs2|vs1|111 2+|vd|1010111|VSRAN.WI
2+|00110|vm|vs2|vs1|000 2+|vd|1010111|VCLIPN.VV
2+|00110|vm|vs2|vs1|100 2+|vd|1010111|VCLIPN.VS
2+|00110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPN.VI
2+|00110|vm|vs2|vs1|010 2+|vd|1010111|VCLIPN.WV
2+|00110|vm|vs2|vs1|110 2+|vd|1010111|VCLIPN.WS
2+|00110|vm|vs2|vs1|111 2+|vd|1010111|VCLIPN.WI
2+|00111|vm|vs2|vs1|000 2+|vd|1010111|VCLIPUN.VV
2+|00111|vm|vs2|vs1|100 2+|vd|1010111|VCLIPUN.VS
2+|00111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPUN.VI
2+|00111|vm|vs2|vs1|010 2+|vd|1010111|VCLIPUN.WV
2+|00111|vm|vs2|vs1|110 2+|vd|1010111|VCLIPUN.WS
2+|00111|vm|vs2|vs1|111 2+|vd|1010111|VCLIPUN.WI
2+|10000|vm|vs2|vs1|000 2+|vd|1010111|VAND.VV
2+|10000|vm|vs2|vs1|100 2+|vd|1010111|VAND.VS
2+|10000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VAND.VI
2+|10000|vm|vs2|vs1|010 2+|vd|1010111|VOR.VV
2+|10000|vm|vs2|vs1|110 2+|vd|1010111|VOR.VS
2+|10000|vm|imm[4:0]|vs1|111 2+|vd|1010111|VOR.VI
2+|10001|vm|vs2|vs1|000 2+|vd|1010111|VXOR.VV
2+|10001|vm|vs2|vs1|100 2+|vd|1010111|VXOR.VS
2+|10001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VXOR.VI
2+|10010|vm|vs2|vs1|000 2+|vd|1010111|VSLL.VV
2+|10010|vm|vs2|vs1|100 2+|vd|1010111|VSLL.VS
2+|10010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLL.VI
2+|10011|vm|vs2|vs1|000 2+|vd|1010111|VSRL.VV
2+|10011|vm|vs2|vs1|100 2+|vd|1010111|VSRL.VS
2+|10011|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRL.VI
2+|10011|vm|vs2|vs1|010 2+|vd|1010111|VSRA.VV
2+|10011|vm|vs2|vs1|110 2+|vd|1010111|VSRA.VS
2+|10011|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSRA.VI
2+|10100|vm|vs2|vs1|000 2+|vd|1010111|VSEQ.VV
2+|10100|vm|vs2|vs1|100 2+|vd|1010111|VSEQ.VS
2+|10100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSEQ.VI
2+|10100|vm|vs2|vs1|010 2+|vd|1010111|VSNE.VV
2+|10100|vm|vs2|vs1|110 2+|vd|1010111|VSNE.VS
2+|10100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSNE.VI
2+|10101|vm|vs2|vs1|000 2+|vd|1010111|VSLT.VV
2+|10101|vm|vs2|vs1|100 2+|vd|1010111|VSLT.VS
2+|10101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLT.VI
2+|10101|vm|vs2|vs1|010 2+|vd|1010111|VSLTU.VV
2+|10101|vm|vs2|vs1|110 2+|vd|1010111|VSLTU.VS
2+|10101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLTU.VI
2+|10110|vm|vs2|vs1|000 2+|vd|1010111|VSLE.VV
2+|10110|vm|vs2|vs1|100 2+|vd|1010111|VSLE.VS
2+|10110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLE.VI
2+|10110|vm|vs2|vs1|010 2+|vd|1010111|VSLEU.VV
2+|10110|vm|vs2|vs1|110 2+|vd|1010111|VSLEU.VS
2+|10110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLEU.VI
2+|11000|vm|vs2|vs1|000 2+|vd|1010111|VMULH.VV
2+|11000|vm|vs2|vs1|100 2+|vd|1010111|VMULH.VS
2+|11000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULH.VI
2+|11001|vm|vs2|vs1|000 2+|vd|1010111|VDIV.VV
2+|11001|vm|vs2|vs1|100 2+|vd|1010111|VDIV.VS
2+|11001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VDIV.VI
2+|11001|vm|vs2|vs1|010 2+|vd|1010111|VDIVU.VV
2+|11001|vm|vs2|vs1|110 2+|vd|1010111|VDIVU.VS
2+|11001|vm|imm[4:0]|vs1|111 2+|vd|1010111|VDIVU.VI
2+|11010|vm|vs2|vs1|000 2+|vd|1010111|VREM.VV
2+|11010|vm|vs2|vs1|100 2+|vd|1010111|VREM.VS
2+|11010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VREM.VI
2+|11010|vm|vs2|vs1|010 2+|vd|1010111|VREMU.VV
2+|11010|vm|vs2|vs1|110 2+|vd|1010111|VREMU.VS
2+|11010|vm|imm[4:0]|vs1|111 2+|vd|1010111|VREMU.VI
2+|11011|vm|00000|vs1|000 2+|vd|1010111|VSQRT.VV
2+|11011|vm|00000|vs1|100 2+|vd|1010111|VSQRT.VS
2+|11011|vm|00000|vs1|101 2+|vd|1010111|VSQRT.VI
2+|11011|vm|00001|vs1|000 2+|vd|1010111|VFCLASS.VV
2+|11011|vm|00001|vs1|100 2+|vd|1010111|VFCLASS.VS
2+|11011|vm|00001|vs1|101 2+|vd|1010111|VFCLASS.VI
2+|11100|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJ.VV
2+|11100|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJ.VS
2+|11100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJ.VI
2+|11100|vm|vs2|vs1|010 2+|vd|1010111|VFSGNJN.VV
2+|11100|vm|vs2|vs1|110 2+|vd|1010111|VFSGNJN.VS
2+|11100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFSGNJN.VI
2+|11101|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJX.VV
2+|11101|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJX.VS
2+|11101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJX.VI
2+|11110|vm|vs2|vs1|000 2+|vd|1010111|VFMIN.VV
2+|11110|vm|vs2|vs1|100 2+|vd|1010111|VFMIN.VS
2+|11110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFMIN.VI
2+|11110|vm|vs2|vs1|010 2+|vd|1010111|VFMAX.VV
2+|11110|vm|vs2|vs1|110 2+|vd|1010111|VFMAX.VS
2+|11110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFMAX.VI

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|11011|vm|00000|vs1|010 2+|rd|1010111|VMPOPC
2+|11011|vm|00001|vs1|010 2+|rd|1010111|VMFIRST
2+|11011|vm|00000|vs1|011 2+|vd|1010111|VMSBF.V
2+|11011|vm|00001|vs1|011 2+|vd|1010111|VMSIF.V
2+|11011|vm|00010|vs1|011 2+|vd|1010111|VMSOF.V
2+|11011|vm|11111|00000|000 2+|vd|1010111|VIOTA.V
2+|11111|vm|vs2|vs1|000 2+|vd|1010111|VMERGE.VV
2+|11111|vm|vs2|vs1|100 2+|vd|1010111|VMERGE.VS
2+|11111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMERGE.VI
2+|01101|00|rs2|vs1|000 2+|rd|1010111|VMV.X.V
2+|01101|01|rs2|rs1|000 2+|vd|1010111|VMV.V.X
2+|01101|10|rs2|vs1|000 2+|vd|1010111|VMV.S.V
2+|01101|11|rs2|vs1|000 2+|vd|1010111|VMV.V.S
2+|01101|vm|vs2|vs1|011 2+|vd|1010111|VRGATHER.VV
2+|01101|vm|vs2|vs1|100 2+|vd|1010111|VSLIDEUP.VS
2+|01101|vm|imm[4:0]|00000|101 2+|vd|1010111|VSLIDEUP.VI
2+|01101|vm|vs2|vs1|110 2+|vd|1010111|VSLIDEDOWN.VS
2+|01101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLIDEDOWN.VI
2+|01110|vm|vs2|vs1|000 2+|vd|1010111|VREDSUM.V
2+|01110|vm|vs2|vs1|010 2+|vd|1010111|VREDSUMW.V
2+|01110|vm|vs2|vs1|001 2+|vd|1010111|VREDMAX.V
2+|01110|vm|vs2|vs1|011 2+|vd|1010111|VREDMAXU.V
2+|01110|vm|vs2|vs1|100 2+|vd|1010111|VREDMIN.V
2+|01110|vm|vs2|vs1|110 2+|vd|1010111|VREDMINU.V
2+|01111|vm|vs2|vs1|000 2+|vd|1010111|VREDAND.V
2+|01111|vm|vs2|vs1|001 2+|vd|1010111|VREDOR.V
2+|01111|vm|vs2|vs1|010 2+|vd|1010111|VREDXOR.V
2+|vs3|vm|vs2|vs1|101 2+|vd|1000011|VMADD.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000011|VMADD.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1000111|VMSUB.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000111|VMSUB.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001011|VMADDW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001011|VMADDW.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001111|VMSUBW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001111|VMSUBW.VVS

|========================
////