defpart {design.U0_M0_F1.F01_ClockGen} part_NoSLR
defpart {design.U0_M0_F1.F01_SocketOut} part_NoSLR
defpart {design.U0_M0_F1.F01_pclk_stopper} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.zpl_gnd_sock_clko_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zpl_vcc_fm_pclk_en} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_0_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_1_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_2_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_3_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_4_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_5_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_6_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_7_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_delay_8_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_lw_runman_reset_inst_U0_M0_F1} part_NoSLR
defpart {design.U0_M0_F1.U0_M0_F1_core.ts_lw_runman_inst_U0_M0_F1.ts_runman_demux_NB_RM_16_inst} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_0} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_1} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_2} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_3} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_4} part_NoSLR
defpart {design.U0_M0_F1.ts_min_delay.ts_min2_5} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_0} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_1} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_2} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_3} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_4} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_5} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_6} part_NoSLR
defpart {design.U0_M0_F1.ts_min_no_tol_delay.ts_min2_7} part_NoSLR
defpart {design.U0_M0_F1.ts_min_of_min.ts_min2} part_NoSLR
defpart {design.U0_M0_F1.ts_min_plus_tol.ts_rtl_clock_tolerance} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_cdp_msg_to_sw[0]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_cdp_msg_to_sw[1]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_cdp_reconfig_done} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_dve_reg_delta} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_ex_lite_mode_en} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_fm_revert_mode_pa} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_fm_revert_mode_wb} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_force_pclk_stop_mode} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[0]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[1]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[2]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[3]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[4]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[5]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[6]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_cycles[7]} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_enable} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_mcpdelay_event} part_NoSLR
defpart {design.U0_M0_F1.zpl_gnd_memx_stop_clock} part_NoSLR
defpart {design.U0_M0_F1.zpl_vcc_pclk_ready_freeze} part_NoSLR
defpart {design.U0_M0_F1.zpl_vcc_ts_time_rdy} part_NoSLR
defpart {design.x_uram_rbwb_ctrl_ins} part_NoSLR
defpart {design.zkprctrl} part_NoSLR
defpart {design.zpad_bus_ins} part_NoSLR
defpart {design.zpl_gnd_ex_en} part_NoSLR
defpart {design.zpl_gnd_wc_sampling_sel} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[0]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[10]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[11]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[12]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[13]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[14]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[15]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[16]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[17]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[18]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[19]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[1]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[20]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[21]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[22]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[23]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[24]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[25]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[26]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[27]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[28]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[29]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[2]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[30]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[31]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[32]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[33]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[34]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[35]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[36]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[37]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[38]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[39]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[3]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[40]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[41]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[42]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[43]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[44]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[45]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[46]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[47]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[48]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[49]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[4]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[50]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[51]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[52]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[53]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[54]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[55]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[56]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[57]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[58]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[59]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[5]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[60]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[61]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[62]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[63]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[6]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[7]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[8]} part_NoSLR
defpart {design.zpl_gnd_wc_tic_clk_counter_n[9]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[0]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[10]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[11]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[12]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[13]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[14]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[15]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[16]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[17]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[18]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[19]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[1]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[20]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[21]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[22]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[23]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[24]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[25]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[26]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[27]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[28]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[29]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[2]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[30]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[31]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[32]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[33]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[34]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[35]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[36]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[37]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[38]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[39]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[3]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[40]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[41]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[42]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[43]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[44]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[45]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[46]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[47]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[48]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[49]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[4]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[50]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[51]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[52]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[53]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[54]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[55]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[56]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[57]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[58]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[59]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[5]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[60]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[61]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[62]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[63]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[6]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[7]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[8]} part_NoSLR
defpart {design.zpl_gnd_wc_ts_g_time_n[9]} part_NoSLR
defpart {design.zpl_iwa_bitslice_xclk_phy_rdy} part_NoSLR
defpart {design.zpl_iwa_dsib_tready} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[0]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[10]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[11]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[12]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[13]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[14]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[15]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[16]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[17]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[18]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[19]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[1]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[20]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[21]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[22]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[23]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[24]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[25]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[26]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[27]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[28]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[29]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[2]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[30]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[31]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[3]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[4]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[5]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[6]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[7]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[8]} part_NoSLR
defpart {design.zpl_iwo_srb_data_rd[9]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[0]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[100]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[101]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[102]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[103]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[104]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[105]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[106]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[107]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[108]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[109]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[10]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[110]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[111]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[112]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[113]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[114]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[115]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[116]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[117]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[118]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[119]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[11]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[120]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[121]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[122]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[123]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[124]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[125]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[126]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[127]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[128]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[129]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[12]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[130]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[131]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[132]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[133]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[134]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[135]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[136]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[137]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[138]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[139]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[13]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[140]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[141]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[142]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[143]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[144]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[145]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[146]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[147]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[148]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[149]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[14]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[150]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[151]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[152]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[153]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[154]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[155]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[156]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[157]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[158]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[159]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[15]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[160]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[161]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[162]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[163]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[164]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[165]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[166]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[167]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[168]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[169]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[16]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[170]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[171]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[172]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[173]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[174]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[175]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[176]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[177]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[178]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[179]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[17]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[180]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[181]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[182]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[183]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[184]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[185]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[186]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[187]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[188]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[189]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[18]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[190]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[191]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[192]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[193]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[194]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[195]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[196]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[197]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[198]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[199]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[19]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[1]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[200]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[201]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[202]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[203]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[204]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[205]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[206]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[207]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[208]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[209]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[20]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[210]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[211]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[212]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[213]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[214]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[215]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[216]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[217]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[218]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[219]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[21]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[220]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[221]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[222]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[223]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[224]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[225]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[226]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[227]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[228]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[229]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[22]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[230]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[231]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[232]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[233]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[234]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[235]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[236]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[237]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[238]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[239]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[23]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[240]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[241]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[242]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[243]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[244]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[245]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[246]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[247]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[248]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[249]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[24]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[250]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[251]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[252]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[253]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[254]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[255]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[25]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[26]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[27]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[28]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[29]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[2]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[30]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[31]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[32]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[33]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[34]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[35]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[36]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[37]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[38]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[39]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[3]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[40]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[41]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[42]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[43]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[44]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[45]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[46]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[47]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[48]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[49]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[4]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[50]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[51]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[52]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[53]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[54]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[55]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[56]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[57]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[58]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[59]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[5]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[60]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[61]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[62]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[63]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[64]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[65]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[66]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[67]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[68]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[69]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[6]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[70]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[71]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[72]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[73]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[74]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[75]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[76]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[77]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[78]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[79]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[7]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[80]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[81]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[82]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[83]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[84]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[85]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[86]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[87]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[88]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[89]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[8]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[90]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[91]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[92]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[93]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[94]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[95]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[96]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[97]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[98]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[99]} part_NoSLR
defpart {design.zpl_iwo_usib_tdata[9]} part_NoSLR
defpart {design.zpl_iwo_usib_tlast} part_NoSLR
defpart {design.zpl_iwo_usib_tsop} part_NoSLR
defpart {design.zpl_iwo_usib_tvalid} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[0]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[1]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[2]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[3]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[4]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[5]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[6]} part_NoSLR
defpart {design.zpl_iwo_usib_twkeep[7]} part_NoSLR
defpart {design.zpl_vcc_bitslice_sock_rdy} part_NoSLR
defpart {design.zpl_vcc_bitslice_zice_rx_rdy} part_NoSLR
defpart {design.zpl_vcc_bitslice_zice_xclk_phy_rdy} part_NoSLR
defpart {design.zwc_ip_clk_da} part_NoSLR
defpart {design.socket_00_01_00_00.sockHalfBank22B} part_SLR0
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.BANK_PORT_1} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.ctrl} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.zmsg_in_ZEBU_VS_SNPS_UDPI__fromSwtoHwData_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.zmsg_in_ZEBU_VS_SNPS_UDPI__fromSwtoHwData_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.zmsg_in_ZEBU_VS_SNPS_UDPI__fromSwtoHwData_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__BuildSerialNumber_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__clkTick_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__getClkCount_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__resetDetectEnable_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__rst_assert_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__rst_deassert_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__runClk_sw_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__setTickPeriod_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__setUnlockSwPeriod_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__unlockSw_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_in_ZEBU_VS_SNPS_UDPI__waitResetComplete_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__BuildSerialNumber_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__clkTick_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__getClkCount_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__resetDetectEnable_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__rst_assert_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__rst_deassert_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__runClk_sw_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__setTickPeriod_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__setUnlockSwPeriod_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__unlockSw_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21803.zmsg_out_ZEBU_VS_SNPS_UDPI__waitResetComplete_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__driveBready_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__driveRready_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__getResetStatus_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__getconfig_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__nostream_read_resp_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__nostream_write_resp_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__rdAddrFifo_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__setparam_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__wrAddrFifo_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_error__notifier_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_error__notifier_in_port_0} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_error__notifier_in_port_1} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_error__notifier_in_port_2} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_ZEBU_VS_AMBA_MASTER_error__notifier_in_port_3} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_in_zemi_control_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__getResetStatus_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__getconfig_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__rdAddrFifo_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrAddrFifo_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_1} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_2} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_3} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_zemi3_anon_ps1_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_zemi3_anon_ps2_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zmsg_out_zemi_status_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_ZEBU_SNPS_JTAG_PROTOCOL_DPI__runClk_sw_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__config_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__force_trst_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__get_config_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__get_cycles_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__get_signals_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__hard_reset_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__is_reset_active_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__output_reset_message_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__runUntilReset_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__run_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__send_and_receive_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zebu_jtag_xtor__set_signals_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_in_zemi_control_in_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_ZEBU_SNPS_JTAG_PROTOCOL_DPI__runClk_sw_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__get_config_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__get_cycles_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__get_signals_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__is_reset_active_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__output_reset_message_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__runUntilReset_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zebu_jtag_xtor__send_and_receive_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.zmsg_out_zemi_status_out_port} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdBox_U0_M0_F1} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_0} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_1} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_10} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_11} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_12} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_13} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_14} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_15} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_16} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_17} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_18} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_19} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_2} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_20} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_21} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_22} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_23} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_24} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_25} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_26} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_27} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_28} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_29} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_3} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_30} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_31} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_32} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_33} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_34} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_35} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_36} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_37} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_38} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_39} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_4} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_40} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_41} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_42} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_43} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_44} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_45} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_46} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_47} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_48} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_49} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_5} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_50} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_51} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_52} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_53} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_54} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_55} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_56} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_57} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_58} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_59} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_6} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_60} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_61} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_62} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_63} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_64} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_65} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_66} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_67} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_68} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_69} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_7} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_70} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_71} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_72} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_73} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_74} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_75} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_76} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_77} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_78} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_79} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_8} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_80} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_81} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.prdbox_wrapper.prdMsgCtrl_001_9} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zcahsrash} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zebuclk_jtag_clk.clockdelayport_core} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zebuclk_jtag_clk_UNIT0_MOD0_F1_dup.clockdelayport_core} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core} part_SLR1
defpart {design.U0_M0_F1.U0_M0_F1_core.zebuclk_uart_sclk_UNIT0_MOD0_F1_dup.clockdelayport_core} part_SLR1
defpart {design.socket_00_01_00_00.sockHalfBank66A} part_SLR1
defpart {design.socket_00_01_00_00.sockHalfBank29A} part_SLR2
defpart {design.socket_00_01_00_00.sockHalfBank31B} part_SLR2
