
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067e0  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  0800696c  0800696c  0000796c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069d0  080069d0  00008080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069d0  080069d0  000079d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069d8  080069d8  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069d8  080069d8  000079d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069dc  080069dc  000079dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080069e0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e7c  20000080  08006a60  00008080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000efc  08006a60  00008efc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001506b  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033fb  00000000  00000000  0001d11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  00020518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e80  00000000  00000000  00021830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025018  00000000  00000000  000226b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d53  00000000  00000000  000476c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df3b2  00000000  00000000  0005e41b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d7cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed0  00000000  00000000  0013d810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001426e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000080 	.word	0x20000080
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08006954 	.word	0x08006954

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000084 	.word	0x20000084
 80001c8:	08006954 	.word	0x08006954

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <raw_to_float>:
#define MAX_VOLTS 3.3
#define MAX_ADC_RAW_VAL ((1 << ADC_BITS) - 1)

#define NUM_SAMPLES 5

float raw_to_float(uint32_t raw) {
 80001dc:	b480      	push	{r7}
 80001de:	b085      	sub	sp, #20
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 80001e4:	4b08      	ldr	r3, [pc, #32]	@ (8000208 <raw_to_float+0x2c>)
 80001e6:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	ee07 3a90 	vmov	s15, r3
 80001ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80001f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80001f6:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80001fa:	eeb0 0a67 	vmov.f32	s0, s15
 80001fe:	3714      	adds	r7, #20
 8000200:	46bd      	mov	sp, r7
 8000202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000206:	4770      	bx	lr
 8000208:	3a534067 	.word	0x3a534067

0800020c <adc_init>:
	"PVMAIN",
	"SWD",
	"CAN"
};

void adc_init(ADC_HandleTypeDef* adc) {
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000214:	4a06      	ldr	r2, [pc, #24]	@ (8000230 <adc_init+0x24>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 800021a:	4b05      	ldr	r3, [pc, #20]	@ (8000230 <adc_init+0x24>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	217f      	movs	r1, #127	@ 0x7f
 8000220:	4618      	mov	r0, r3
 8000222:	f002 fe93 	bl	8002f4c <HAL_ADCEx_Calibration_Start>
}
 8000226:	bf00      	nop
 8000228:	3708      	adds	r7, #8
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	2000009c 	.word	0x2000009c

08000234 <adc_read_channel_blocking>:

uint32_t adc_read_channel_blocking(uint32_t channel)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b08a      	sub	sp, #40	@ 0x28
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 800023c:	f107 030c 	add.w	r3, r7, #12
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]
 800024c:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000252:	2306      	movs	r3, #6
 8000254:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000256:	2307      	movs	r3, #7
 8000258:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800025a:	237f      	movs	r3, #127	@ 0x7f
 800025c:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800025e:	2304      	movs	r3, #4
 8000260:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000262:	2300      	movs	r3, #0
 8000264:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000266:	4b12      	ldr	r3, [pc, #72]	@ (80002b0 <adc_read_channel_blocking+0x7c>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	f107 020c 	add.w	r2, r7, #12
 800026e:	4611      	mov	r1, r2
 8000270:	4618      	mov	r0, r3
 8000272:	f002 f8bb 	bl	80023ec <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000276:	4b0e      	ldr	r3, [pc, #56]	@ (80002b0 <adc_read_channel_blocking+0x7c>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4618      	mov	r0, r3
 800027c:	f001 ff84 	bl	8002188 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000280:	4b0b      	ldr	r3, [pc, #44]	@ (80002b0 <adc_read_channel_blocking+0x7c>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f04f 31ff 	mov.w	r1, #4294967295
 8000288:	4618      	mov	r0, r3
 800028a:	f002 f813 	bl	80022b4 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 800028e:	4b08      	ldr	r3, [pc, #32]	@ (80002b0 <adc_read_channel_blocking+0x7c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4618      	mov	r0, r3
 8000294:	f002 f89d 	bl	80023d2 <HAL_ADC_GetValue>
 8000298:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 800029a:	4b05      	ldr	r3, [pc, #20]	@ (80002b0 <adc_read_channel_blocking+0x7c>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	4618      	mov	r0, r3
 80002a0:	f001 ffd5 	bl	800224e <HAL_ADC_Stop>

	return raw;
 80002a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80002a6:	4618      	mov	r0, r3
 80002a8:	3728      	adds	r7, #40	@ 0x28
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	2000009c 	.word	0x2000009c

080002b4 <adc_take_resistance_measurements>:

void adc_take_resistance_measurements(float* measurements) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b086      	sub	sp, #24
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 80002bc:	2300      	movs	r3, #0
 80002be:	617b      	str	r3, [r7, #20]
 80002c0:	e026      	b.n	8000310 <adc_take_resistance_measurements+0x5c>
		for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 80002c2:	2300      	movs	r3, #0
 80002c4:	613b      	str	r3, [r7, #16]
 80002c6:	e01d      	b.n	8000304 <adc_take_resistance_measurements+0x50>
			uint32_t raw_val = adc_read_channel_blocking(adc_channels_resistance[net]);
 80002c8:	4a22      	ldr	r2, [pc, #136]	@ (8000354 <adc_take_resistance_measurements+0xa0>)
 80002ca:	693b      	ldr	r3, [r7, #16]
 80002cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f7ff ffaf 	bl	8000234 <adc_read_channel_blocking>
 80002d6:	60b8      	str	r0, [r7, #8]
			measurements[net] += raw_to_float(raw_val);
 80002d8:	68b8      	ldr	r0, [r7, #8]
 80002da:	f7ff ff7f 	bl	80001dc <raw_to_float>
 80002de:	eeb0 7a40 	vmov.f32	s14, s0
 80002e2:	693b      	ldr	r3, [r7, #16]
 80002e4:	009b      	lsls	r3, r3, #2
 80002e6:	687a      	ldr	r2, [r7, #4]
 80002e8:	4413      	add	r3, r2
 80002ea:	edd3 7a00 	vldr	s15, [r3]
 80002ee:	693b      	ldr	r3, [r7, #16]
 80002f0:	009b      	lsls	r3, r3, #2
 80002f2:	687a      	ldr	r2, [r7, #4]
 80002f4:	4413      	add	r3, r2
 80002f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80002fa:	edc3 7a00 	vstr	s15, [r3]
		for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 80002fe:	693b      	ldr	r3, [r7, #16]
 8000300:	3301      	adds	r3, #1
 8000302:	613b      	str	r3, [r7, #16]
 8000304:	693b      	ldr	r3, [r7, #16]
 8000306:	2b08      	cmp	r3, #8
 8000308:	ddde      	ble.n	80002c8 <adc_take_resistance_measurements+0x14>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	3301      	adds	r3, #1
 800030e:	617b      	str	r3, [r7, #20]
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	2b04      	cmp	r3, #4
 8000314:	ddd5      	ble.n	80002c2 <adc_take_resistance_measurements+0xe>
		}
	}

	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	e012      	b.n	8000342 <adc_take_resistance_measurements+0x8e>
		measurements[net] = measurements[net] / (float)NUM_SAMPLES;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	687a      	ldr	r2, [r7, #4]
 8000322:	4413      	add	r3, r2
 8000324:	ed93 7a00 	vldr	s14, [r3]
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	009b      	lsls	r3, r3, #2
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	4413      	add	r3, r2
 8000330:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000338:	edc3 7a00 	vstr	s15, [r3]
	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	3301      	adds	r3, #1
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	68fb      	ldr	r3, [r7, #12]
 8000344:	2b08      	cmp	r3, #8
 8000346:	dde9      	ble.n	800031c <adc_take_resistance_measurements+0x68>
	}
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	3718      	adds	r7, #24
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	20000000 	.word	0x20000000

08000358 <adc_take_voltage_measurements>:

void adc_take_voltage_measurements(float* measurements) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b086      	sub	sp, #24
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000360:	2300      	movs	r3, #0
 8000362:	617b      	str	r3, [r7, #20]
 8000364:	e026      	b.n	80003b4 <adc_take_voltage_measurements+0x5c>
		for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
 800036a:	e01d      	b.n	80003a8 <adc_take_voltage_measurements+0x50>
			uint32_t raw_val = adc_read_channel_blocking(adc_channels_voltage[net]);
 800036c:	4a22      	ldr	r2, [pc, #136]	@ (80003f8 <adc_take_voltage_measurements+0xa0>)
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000374:	4618      	mov	r0, r3
 8000376:	f7ff ff5d 	bl	8000234 <adc_read_channel_blocking>
 800037a:	60b8      	str	r0, [r7, #8]
			measurements[net] += raw_to_float(raw_val);
 800037c:	68b8      	ldr	r0, [r7, #8]
 800037e:	f7ff ff2d 	bl	80001dc <raw_to_float>
 8000382:	eeb0 7a40 	vmov.f32	s14, s0
 8000386:	693b      	ldr	r3, [r7, #16]
 8000388:	009b      	lsls	r3, r3, #2
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	4413      	add	r3, r2
 800038e:	edd3 7a00 	vldr	s15, [r3]
 8000392:	693b      	ldr	r3, [r7, #16]
 8000394:	009b      	lsls	r3, r3, #2
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	4413      	add	r3, r2
 800039a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800039e:	edc3 7a00 	vstr	s15, [r3]
		for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 80003a2:	693b      	ldr	r3, [r7, #16]
 80003a4:	3301      	adds	r3, #1
 80003a6:	613b      	str	r3, [r7, #16]
 80003a8:	693b      	ldr	r3, [r7, #16]
 80003aa:	2b06      	cmp	r3, #6
 80003ac:	ddde      	ble.n	800036c <adc_take_voltage_measurements+0x14>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 80003ae:	697b      	ldr	r3, [r7, #20]
 80003b0:	3301      	adds	r3, #1
 80003b2:	617b      	str	r3, [r7, #20]
 80003b4:	697b      	ldr	r3, [r7, #20]
 80003b6:	2b04      	cmp	r3, #4
 80003b8:	ddd5      	ble.n	8000366 <adc_take_voltage_measurements+0xe>
		}
	}

	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 80003ba:	2300      	movs	r3, #0
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	e012      	b.n	80003e6 <adc_take_voltage_measurements+0x8e>
		measurements[net] = measurements[net] / (float)NUM_SAMPLES;    
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	009b      	lsls	r3, r3, #2
 80003c4:	687a      	ldr	r2, [r7, #4]
 80003c6:	4413      	add	r3, r2
 80003c8:	ed93 7a00 	vldr	s14, [r3]
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	009b      	lsls	r3, r3, #2
 80003d0:	687a      	ldr	r2, [r7, #4]
 80003d2:	4413      	add	r3, r2
 80003d4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80003d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80003dc:	edc3 7a00 	vstr	s15, [r3]
	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	3301      	adds	r3, #1
 80003e4:	60fb      	str	r3, [r7, #12]
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	2b06      	cmp	r3, #6
 80003ea:	dde9      	ble.n	80003c0 <adc_take_voltage_measurements+0x68>
	}
}
 80003ec:	bf00      	nop
 80003ee:	bf00      	nop
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	20000024 	.word	0x20000024

080003fc <lcd_test>:

static Config_t* h_config;

static bool pending_spi_packet = false;

void lcd_test() {
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
	lcd_clear_screen();
 8000400:	f000 fc59 	bl	8000cb6 <lcd_clear_screen>
	lcd_set_cursor(LINE1_COL1);
 8000404:	2000      	movs	r0, #0
 8000406:	f000 fc44 	bl	8000c92 <lcd_set_cursor>
	lcd_write_string("ESC TESTER");
 800040a:	4804      	ldr	r0, [pc, #16]	@ (800041c <lcd_test+0x20>)
 800040c:	f000 fc24 	bl	8000c58 <lcd_write_string>
	while (1) {
		HAL_Delay(1000);
 8000410:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000414:	f001 fb3c 	bl	8001a90 <HAL_Delay>
 8000418:	e7fa      	b.n	8000410 <lcd_test+0x14>
 800041a:	bf00      	nop
 800041c:	0800696c 	.word	0x0800696c

08000420 <app_init>:
	}
}

void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000420:	b580      	push	{r7, lr}
 8000422:	b084      	sub	sp, #16
 8000424:	af00      	add	r7, sp, #0
 8000426:	60f8      	str	r0, [r7, #12]
 8000428:	60b9      	str	r1, [r7, #8]
 800042a:	607a      	str	r2, [r7, #4]
 800042c:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 800042e:	4a16      	ldr	r2, [pc, #88]	@ (8000488 <app_init+0x68>)
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000434:	4a15      	ldr	r2, [pc, #84]	@ (800048c <app_init+0x6c>)
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 800043a:	4a15      	ldr	r2, [pc, #84]	@ (8000490 <app_init+0x70>)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000440:	4a14      	ldr	r2, [pc, #80]	@ (8000494 <app_init+0x74>)
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000446:	f000 f8ed 	bl	8000624 <config_init>
 800044a:	4603      	mov	r3, r0
 800044c:	4a12      	ldr	r2, [pc, #72]	@ (8000498 <app_init+0x78>)
 800044e:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000450:	4b11      	ldr	r3, [pc, #68]	@ (8000498 <app_init+0x78>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	4911      	ldr	r1, [pc, #68]	@ (800049c <app_init+0x7c>)
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	f000 ff29 	bl	80012b0 <link_init>
	adc_init(adc);
 800045e:	68f8      	ldr	r0, [r7, #12]
 8000460:	f7ff fed4 	bl	800020c <adc_init>
	lcd_init(i2c);
 8000464:	6838      	ldr	r0, [r7, #0]
 8000466:	f000 fbc1 	bl	8000bec <lcd_init>
	esc_set_pwr(FLOATING);
 800046a:	2000      	movs	r0, #0
 800046c:	f000 fbac 	bl	8000bc8 <esc_set_pwr>
	esc_set_1v2_source(FLOATING);
 8000470:	2000      	movs	r0, #0
 8000472:	f000 faef 	bl	8000a54 <esc_set_1v2_source>
	lcd_test();
 8000476:	f7ff ffc1 	bl	80003fc <lcd_test>
	app_main();
 800047a:	f000 f811 	bl	80004a0 <app_main>

}
 800047e:	bf00      	nop
 8000480:	3710      	adds	r7, #16
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	200000a0 	.word	0x200000a0
 800048c:	200000a4 	.word	0x200000a4
 8000490:	200000a8 	.word	0x200000a8
 8000494:	200000ac 	.word	0x200000ac
 8000498:	200000b0 	.word	0x200000b0
 800049c:	200000b4 	.word	0x200000b4

080004a0 <app_main>:

void resistance_tests();
void voltage_tests();

void app_main(void) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
	while(!rpi_is_awake()) {
 80004a6:	bf00      	nop
 80004a8:	f000 ff94 	bl	80013d4 <rpi_is_awake>
 80004ac:	4603      	mov	r3, r0
 80004ae:	f083 0301 	eor.w	r3, r3, #1
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d1f7      	bne.n	80004a8 <app_main+0x8>

	}
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80004b8:	2201      	movs	r2, #1
 80004ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004be:	480e      	ldr	r0, [pc, #56]	@ (80004f8 <app_main+0x58>)
 80004c0:	f003 fbba 	bl	8003c38 <HAL_GPIO_WritePin>
	while(1) {
		Press_Type_t press_type = PRESS_TYPE_NONE;
 80004c4:	2300      	movs	r3, #0
 80004c6:	71fb      	strb	r3, [r7, #7]

		while(press_type == PRESS_TYPE_NONE) {
 80004c8:	e003      	b.n	80004d2 <app_main+0x32>
			press_type = WaitFor_Button_Press();
 80004ca:	f000 f85f 	bl	800058c <WaitFor_Button_Press>
 80004ce:	4603      	mov	r3, r0
 80004d0:	71fb      	strb	r3, [r7, #7]
		while(press_type == PRESS_TYPE_NONE) {
 80004d2:	79fb      	ldrb	r3, [r7, #7]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d0f8      	beq.n	80004ca <app_main+0x2a>
		}

		if (press_type == PRESS_TYPE_SHORT) {
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	2b01      	cmp	r3, #1
 80004dc:	d106      	bne.n	80004ec <app_main+0x4c>
			resistance_tests();
 80004de:	f000 f80d 	bl	80004fc <resistance_tests>
			voltage_tests();
 80004e2:	f000 f830 	bl	8000546 <voltage_tests>
			app_main();
 80004e6:	f7ff ffdb 	bl	80004a0 <app_main>
 80004ea:	e7eb      	b.n	80004c4 <app_main+0x24>
		} else if (press_type == PRESS_TYPE_LONG) {
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	2b02      	cmp	r3, #2
 80004f0:	d1e8      	bne.n	80004c4 <app_main+0x24>
			rpi_press_power_button();
 80004f2:	f000 ff59 	bl	80013a8 <rpi_press_power_button>
	while(1) {
 80004f6:	e7e5      	b.n	80004c4 <app_main+0x24>
 80004f8:	48000800 	.word	0x48000800

080004fc <resistance_tests>:
		}
	}
}

void resistance_tests() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 8000502:	2000      	movs	r0, #0
 8000504:	f000 fb60 	bl	8000bc8 <esc_set_pwr>
	esc_set_1v2_source(CONNECTED);
 8000508:	2001      	movs	r0, #1
 800050a:	f000 faa3 	bl	8000a54 <esc_set_1v2_source>
	esc_set_swd_mode(MEASURING);
 800050e:	2000      	movs	r0, #0
 8000510:	f000 fb08 	bl	8000b24 <esc_set_swd_mode>
	esc_set_can_mode(MEASURING);
 8000514:	2000      	movs	r0, #0
 8000516:	f000 fb2d 	bl	8000b74 <esc_set_can_mode>
	esc_set_all_voltage_nets_mode(RESISTANCE);
 800051a:	2001      	movs	r0, #1
 800051c:	f000 fae8 	bl	8000af0 <esc_set_all_voltage_nets_mode>

	float measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000520:	463b      	mov	r3, r7
 8000522:	2224      	movs	r2, #36	@ 0x24
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f006 f9da 	bl	80068e0 <memset>
	adc_take_resistance_measurements(measurements);
 800052c:	463b      	mov	r3, r7
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff fec0 	bl	80002b4 <adc_take_resistance_measurements>
	uint32_t results = config_evaluate_resistances(measurements);
 8000534:	463b      	mov	r3, r7
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f920 	bl	800077c <config_evaluate_resistances>
 800053c:	6278      	str	r0, [r7, #36]	@ 0x24
	//display results
}
 800053e:	bf00      	nop
 8000540:	3728      	adds	r7, #40	@ 0x28
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <voltage_tests>:

void voltage_tests() {
 8000546:	b580      	push	{r7, lr}
 8000548:	b088      	sub	sp, #32
 800054a:	af00      	add	r7, sp, #0
	esc_set_pwr(CONNECTED);
 800054c:	2001      	movs	r0, #1
 800054e:	f000 fb3b 	bl	8000bc8 <esc_set_pwr>
	esc_set_1v2_source(FLOATING);
 8000552:	2000      	movs	r0, #0
 8000554:	f000 fa7e 	bl	8000a54 <esc_set_1v2_source>
	esc_set_all_voltage_nets_mode(VOLTAGE);
 8000558:	2000      	movs	r0, #0
 800055a:	f000 fac9 	bl	8000af0 <esc_set_all_voltage_nets_mode>

	float measurements[NUM_VOLTAGE_CHANNELS] = {0};
 800055e:	463b      	mov	r3, r7
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
 800056a:	611a      	str	r2, [r3, #16]
 800056c:	615a      	str	r2, [r3, #20]
 800056e:	619a      	str	r2, [r3, #24]
	adc_take_voltage_measurements(measurements);
 8000570:	463b      	mov	r3, r7
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff fef0 	bl	8000358 <adc_take_voltage_measurements>
	uint32_t results = config_evaluate_voltages(measurements);
 8000578:	463b      	mov	r3, r7
 800057a:	4618      	mov	r0, r3
 800057c:	f000 f9ac 	bl	80008d8 <config_evaluate_voltages>
 8000580:	61f8      	str	r0, [r7, #28]
	//display results
}
 8000582:	bf00      	nop
 8000584:	3720      	adds	r7, #32
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
	...

0800058c <WaitFor_Button_Press>:

#include "button.h"
#include "stm32l4xx_hal.h"
#include "main.h"

Press_Type_t WaitFor_Button_Press(void) {
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
    uint32_t press_start_tick;
    bool long_press_detected = false;
 8000592:	2300      	movs	r3, #0
 8000594:	73fb      	strb	r3, [r7, #15]


    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 8000596:	bf00      	nop
 8000598:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800059c:	4820      	ldr	r0, [pc, #128]	@ (8000620 <WaitFor_Button_Press+0x94>)
 800059e:	f003 fb33 	bl	8003c08 <HAL_GPIO_ReadPin>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d0f7      	beq.n	8000598 <WaitFor_Button_Press+0xc>
        // Spin and wait until button is pressed (active low)
    }

    // Button is low. Start debounce timer.
    HAL_Delay(DEBOUNCE_TIME);
 80005a8:	2032      	movs	r0, #50	@ 0x32
 80005aa:	f001 fa71 	bl	8001a90 <HAL_Delay>

    // If pin is HIGH, it was a glitch. Return NONE and try again.
    if (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 80005ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005b2:	481b      	ldr	r0, [pc, #108]	@ (8000620 <WaitFor_Button_Press+0x94>)
 80005b4:	f003 fb28 	bl	8003c08 <HAL_GPIO_ReadPin>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d101      	bne.n	80005c2 <WaitFor_Button_Press+0x36>
        return PRESS_TYPE_NONE;
 80005be:	2300      	movs	r3, #0
 80005c0:	e029      	b.n	8000616 <WaitFor_Button_Press+0x8a>
    }

    //Press is confirmed. Wait for release
    press_start_tick = HAL_GetTick();
 80005c2:	f001 fa59 	bl	8001a78 <HAL_GetTick>
 80005c6:	60b8      	str	r0, [r7, #8]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80005c8:	e014      	b.n	80005f4 <WaitFor_Button_Press+0x68>
        // Button is still being held down

        uint32_t press_duration = HAL_GetTick() - press_start_tick;
 80005ca:	f001 fa55 	bl	8001a78 <HAL_GetTick>
 80005ce:	4602      	mov	r2, r0
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	1ad3      	subs	r3, r2, r3
 80005d4:	607b      	str	r3, [r7, #4]

        if (!long_press_detected && (press_duration >= LONG_PRESS_TIME)) {
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	f083 0301 	eor.w	r3, r3, #1
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d005      	beq.n	80005ee <WaitFor_Button_Press+0x62>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80005e8:	d301      	bcc.n	80005ee <WaitFor_Button_Press+0x62>
            long_press_detected = true;
 80005ea:	2301      	movs	r3, #1
 80005ec:	73fb      	strb	r3, [r7, #15]
        }

        HAL_Delay(5);
 80005ee:	2005      	movs	r0, #5
 80005f0:	f001 fa4e 	bl	8001a90 <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80005f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005f8:	4809      	ldr	r0, [pc, #36]	@ (8000620 <WaitFor_Button_Press+0x94>)
 80005fa:	f003 fb05 	bl	8003c08 <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d0e2      	beq.n	80005ca <WaitFor_Button_Press+0x3e>
    }

    //Button has been released. Debounce release.
    HAL_Delay(DEBOUNCE_TIME);
 8000604:	2032      	movs	r0, #50	@ 0x32
 8000606:	f001 fa43 	bl	8001a90 <HAL_Delay>

    if (long_press_detected) {
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <WaitFor_Button_Press+0x88>
        return PRESS_TYPE_LONG;
 8000610:	2302      	movs	r3, #2
 8000612:	e000      	b.n	8000616 <WaitFor_Button_Press+0x8a>
    } else {
        return PRESS_TYPE_SHORT;
 8000614:	2301      	movs	r3, #1
    }
}
 8000616:	4618      	mov	r0, r3
 8000618:	3710      	adds	r7, #16
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	48000800 	.word	0x48000800

08000624 <config_init>:
const float P3V3IO_V_TOLERANCE_DEFAULT = 0;
const float P5V_V_TOLERANCE_DEFAULT = 0;
const float P10V_V_TOLERANCE_DEFAULT = 0;
const float PVMAIN_V_TOLERANCE_DEFAULT = 0;

Config_t* config_init() {
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
	config.P1V2_R_THRESHOLD = P1V2_R_THRESHOLD_DEFAULT;
 8000628:	f04f 0200 	mov.w	r2, #0
 800062c:	4b2f      	ldr	r3, [pc, #188]	@ (80006ec <config_init+0xc8>)
 800062e:	601a      	str	r2, [r3, #0]
	config.P1V8_R_THRESHOLD = P1V8_R_THRESHOLD_DEFAULT;
 8000630:	f04f 0200 	mov.w	r2, #0
 8000634:	4b2d      	ldr	r3, [pc, #180]	@ (80006ec <config_init+0xc8>)
 8000636:	605a      	str	r2, [r3, #4]
	config.P3V3A_R_THRESHOLD = P3V3A_R_THRESHOLD_DEFAULT;
 8000638:	f04f 0200 	mov.w	r2, #0
 800063c:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <config_init+0xc8>)
 800063e:	609a      	str	r2, [r3, #8]
	config.P3V3IO_R_THRESHOLD = P3V3IO_R_THRESHOLD_DEFAULT;
 8000640:	f04f 0200 	mov.w	r2, #0
 8000644:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <config_init+0xc8>)
 8000646:	60da      	str	r2, [r3, #12]
	config.P5V_R_THRESHOLD = P5V_R_THRESHOLD_DEFAULT;
 8000648:	f04f 0200 	mov.w	r2, #0
 800064c:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <config_init+0xc8>)
 800064e:	611a      	str	r2, [r3, #16]
	config.P10V_R_THRESHOLD = P10V_R_THRESHOLD_DEFAULT;
 8000650:	f04f 0200 	mov.w	r2, #0
 8000654:	4b25      	ldr	r3, [pc, #148]	@ (80006ec <config_init+0xc8>)
 8000656:	615a      	str	r2, [r3, #20]
	config.PVMAIN_R_THRESHOLD = PVMAIN_R_THRESHOLD_DEFAULT;
 8000658:	f04f 0200 	mov.w	r2, #0
 800065c:	4b23      	ldr	r3, [pc, #140]	@ (80006ec <config_init+0xc8>)
 800065e:	619a      	str	r2, [r3, #24]
	config.SWD_R_THRESHOLD = SWD_R_THRESHOLD_DEFAULT;
 8000660:	f04f 0200 	mov.w	r2, #0
 8000664:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <config_init+0xc8>)
 8000666:	61da      	str	r2, [r3, #28]
	config.CAN_R_THRESHOLD = CAN_R_THRESHOLD_DEFAULT;
 8000668:	f04f 0200 	mov.w	r2, #0
 800066c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <config_init+0xc8>)
 800066e:	621a      	str	r2, [r3, #32]

	config.P1V2_V_EXPECTED = P1V2_V_EXPECTED_DEFAULT;
 8000670:	f04f 0200 	mov.w	r2, #0
 8000674:	4b1d      	ldr	r3, [pc, #116]	@ (80006ec <config_init+0xc8>)
 8000676:	625a      	str	r2, [r3, #36]	@ 0x24
	config.P1V8_V_EXPECTED = P1V8_V_EXPECTED_DEFAULT;
 8000678:	f04f 0200 	mov.w	r2, #0
 800067c:	4b1b      	ldr	r3, [pc, #108]	@ (80006ec <config_init+0xc8>)
 800067e:	629a      	str	r2, [r3, #40]	@ 0x28
	config.P3V3A_V_EXPECTED = P3V3A_V_EXPECTED_DEFAULT;
 8000680:	f04f 0200 	mov.w	r2, #0
 8000684:	4b19      	ldr	r3, [pc, #100]	@ (80006ec <config_init+0xc8>)
 8000686:	62da      	str	r2, [r3, #44]	@ 0x2c
	config.P3V3IO_V_EXPECTED = P3V3IO_V_EXPECTED_DEFAULT;
 8000688:	f04f 0200 	mov.w	r2, #0
 800068c:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <config_init+0xc8>)
 800068e:	631a      	str	r2, [r3, #48]	@ 0x30
	config.P5V_V_EXPECTED = P5V_V_EXPECTED_DEFAULT;
 8000690:	f04f 0200 	mov.w	r2, #0
 8000694:	4b15      	ldr	r3, [pc, #84]	@ (80006ec <config_init+0xc8>)
 8000696:	635a      	str	r2, [r3, #52]	@ 0x34
	config.P10V_V_EXPECTED = P10V_V_EXPECTED_DEFAULT;
 8000698:	f04f 0200 	mov.w	r2, #0
 800069c:	4b13      	ldr	r3, [pc, #76]	@ (80006ec <config_init+0xc8>)
 800069e:	639a      	str	r2, [r3, #56]	@ 0x38
	config.PVMAIN_V_EXPECTED = PVMAIN_V_EXPECTED_DEFAULT;
 80006a0:	f04f 0200 	mov.w	r2, #0
 80006a4:	4b11      	ldr	r3, [pc, #68]	@ (80006ec <config_init+0xc8>)
 80006a6:	63da      	str	r2, [r3, #60]	@ 0x3c


	config.P1V2_V_TOLERANCE = P1V2_V_TOLERANCE_DEFAULT;
 80006a8:	f04f 0200 	mov.w	r2, #0
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <config_init+0xc8>)
 80006ae:	641a      	str	r2, [r3, #64]	@ 0x40
	config.P1V8_V_TOLERANCE = P1V8_V_TOLERANCE_DEFAULT;
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	4b0d      	ldr	r3, [pc, #52]	@ (80006ec <config_init+0xc8>)
 80006b6:	645a      	str	r2, [r3, #68]	@ 0x44
	config.P3V3A_V_TOLERANCE = P3V3A_V_TOLERANCE_DEFAULT;
 80006b8:	f04f 0200 	mov.w	r2, #0
 80006bc:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <config_init+0xc8>)
 80006be:	649a      	str	r2, [r3, #72]	@ 0x48
	config.P3V3IO_V_TOLERANCE = P3V3IO_V_TOLERANCE_DEFAULT;
 80006c0:	f04f 0200 	mov.w	r2, #0
 80006c4:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <config_init+0xc8>)
 80006c6:	64da      	str	r2, [r3, #76]	@ 0x4c
	config.P5V_V_TOLERANCE = P5V_V_TOLERANCE_DEFAULT;
 80006c8:	f04f 0200 	mov.w	r2, #0
 80006cc:	4b07      	ldr	r3, [pc, #28]	@ (80006ec <config_init+0xc8>)
 80006ce:	651a      	str	r2, [r3, #80]	@ 0x50
	config.P10V_V_TOLERANCE = P10V_V_TOLERANCE_DEFAULT;
 80006d0:	f04f 0200 	mov.w	r2, #0
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <config_init+0xc8>)
 80006d6:	655a      	str	r2, [r3, #84]	@ 0x54
	config.PVMAIN_V_TOLERANCE = PVMAIN_V_TOLERANCE_DEFAULT;
 80006d8:	f04f 0200 	mov.w	r2, #0
 80006dc:	4b03      	ldr	r3, [pc, #12]	@ (80006ec <config_init+0xc8>)
 80006de:	659a      	str	r2, [r3, #88]	@ 0x58
	return &config;
 80006e0:	4b02      	ldr	r3, [pc, #8]	@ (80006ec <config_init+0xc8>)
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	200000b8 	.word	0x200000b8

080006f0 <config_evaluate_resistance_threshold>:


uint32_t config_evaluate_resistance_threshold(float measurement, float threshold) {
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80006fa:	edc7 0a00 	vstr	s1, [r7]
	if (measurement >= threshold) {
 80006fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8000702:	edd7 7a00 	vldr	s15, [r7]
 8000706:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800070a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070e:	db01      	blt.n	8000714 <config_evaluate_resistance_threshold+0x24>
		return 1;
 8000710:	2301      	movs	r3, #1
 8000712:	e000      	b.n	8000716 <config_evaluate_resistance_threshold+0x26>
	} else {
		return 0;
 8000714:	2300      	movs	r3, #0
	}
}
 8000716:	4618      	mov	r0, r3
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <config_evaluate_voltage_tolerance>:

uint32_t config_evaluate_voltage_tolerance(float measurement, float expected, float tolerance) {
 8000722:	b480      	push	{r7}
 8000724:	b085      	sub	sp, #20
 8000726:	af00      	add	r7, sp, #0
 8000728:	ed87 0a03 	vstr	s0, [r7, #12]
 800072c:	edc7 0a02 	vstr	s1, [r7, #8]
 8000730:	ed87 1a01 	vstr	s2, [r7, #4]
	if (measurement >= (expected - tolerance) && measurement <= (expected + tolerance)) {
 8000734:	ed97 7a02 	vldr	s14, [r7, #8]
 8000738:	edd7 7a01 	vldr	s15, [r7, #4]
 800073c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000740:	ed97 7a03 	vldr	s14, [r7, #12]
 8000744:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074c:	db0e      	blt.n	800076c <config_evaluate_voltage_tolerance+0x4a>
 800074e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000752:	edd7 7a01 	vldr	s15, [r7, #4]
 8000756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800075a:	ed97 7a03 	vldr	s14, [r7, #12]
 800075e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000766:	d801      	bhi.n	800076c <config_evaluate_voltage_tolerance+0x4a>
		return 1;
 8000768:	2301      	movs	r3, #1
 800076a:	e000      	b.n	800076e <config_evaluate_voltage_tolerance+0x4c>
	} else {
		return 0;
 800076c:	2300      	movs	r3, #0
	}
}
 800076e:	4618      	mov	r0, r3
 8000770:	3714      	adds	r7, #20
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
	...

0800077c <config_evaluate_resistances>:

uint32_t config_evaluate_resistances(float* measurements) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]

	results |= (config_evaluate_resistance_threshold(measurements[0], config.P1V2_R_THRESHOLD) << 0);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	edd3 7a00 	vldr	s15, [r3]
 800078e:	4b51      	ldr	r3, [pc, #324]	@ (80008d4 <config_evaluate_resistances+0x158>)
 8000790:	ed93 7a00 	vldr	s14, [r3]
 8000794:	eef0 0a47 	vmov.f32	s1, s14
 8000798:	eeb0 0a67 	vmov.f32	s0, s15
 800079c:	f7ff ffa8 	bl	80006f0 <config_evaluate_resistance_threshold>
 80007a0:	4602      	mov	r2, r0
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[1], config.P1V8_R_THRESHOLD) << 1);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3304      	adds	r3, #4
 80007ac:	edd3 7a00 	vldr	s15, [r3]
 80007b0:	4b48      	ldr	r3, [pc, #288]	@ (80008d4 <config_evaluate_resistances+0x158>)
 80007b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80007b6:	eef0 0a47 	vmov.f32	s1, s14
 80007ba:	eeb0 0a67 	vmov.f32	s0, s15
 80007be:	f7ff ff97 	bl	80006f0 <config_evaluate_resistance_threshold>
 80007c2:	4603      	mov	r3, r0
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	68fa      	ldr	r2, [r7, #12]
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[2], config.P3V3A_R_THRESHOLD) << 2);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3308      	adds	r3, #8
 80007d0:	edd3 7a00 	vldr	s15, [r3]
 80007d4:	4b3f      	ldr	r3, [pc, #252]	@ (80008d4 <config_evaluate_resistances+0x158>)
 80007d6:	ed93 7a02 	vldr	s14, [r3, #8]
 80007da:	eef0 0a47 	vmov.f32	s1, s14
 80007de:	eeb0 0a67 	vmov.f32	s0, s15
 80007e2:	f7ff ff85 	bl	80006f0 <config_evaluate_resistance_threshold>
 80007e6:	4603      	mov	r3, r0
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[3], config.P3V3IO_R_THRESHOLD) << 3);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	330c      	adds	r3, #12
 80007f4:	edd3 7a00 	vldr	s15, [r3]
 80007f8:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <config_evaluate_resistances+0x158>)
 80007fa:	ed93 7a03 	vldr	s14, [r3, #12]
 80007fe:	eef0 0a47 	vmov.f32	s1, s14
 8000802:	eeb0 0a67 	vmov.f32	s0, s15
 8000806:	f7ff ff73 	bl	80006f0 <config_evaluate_resistance_threshold>
 800080a:	4603      	mov	r3, r0
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	68fa      	ldr	r2, [r7, #12]
 8000810:	4313      	orrs	r3, r2
 8000812:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[4], config.P5V_R_THRESHOLD) << 4);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3310      	adds	r3, #16
 8000818:	edd3 7a00 	vldr	s15, [r3]
 800081c:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <config_evaluate_resistances+0x158>)
 800081e:	ed93 7a04 	vldr	s14, [r3, #16]
 8000822:	eef0 0a47 	vmov.f32	s1, s14
 8000826:	eeb0 0a67 	vmov.f32	s0, s15
 800082a:	f7ff ff61 	bl	80006f0 <config_evaluate_resistance_threshold>
 800082e:	4603      	mov	r3, r0
 8000830:	011b      	lsls	r3, r3, #4
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	4313      	orrs	r3, r2
 8000836:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[5], config.P10V_R_THRESHOLD) << 5);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3314      	adds	r3, #20
 800083c:	edd3 7a00 	vldr	s15, [r3]
 8000840:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <config_evaluate_resistances+0x158>)
 8000842:	ed93 7a05 	vldr	s14, [r3, #20]
 8000846:	eef0 0a47 	vmov.f32	s1, s14
 800084a:	eeb0 0a67 	vmov.f32	s0, s15
 800084e:	f7ff ff4f 	bl	80006f0 <config_evaluate_resistance_threshold>
 8000852:	4603      	mov	r3, r0
 8000854:	015b      	lsls	r3, r3, #5
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	4313      	orrs	r3, r2
 800085a:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[6], config.PVMAIN_R_THRESHOLD) << 6);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	3318      	adds	r3, #24
 8000860:	edd3 7a00 	vldr	s15, [r3]
 8000864:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <config_evaluate_resistances+0x158>)
 8000866:	ed93 7a06 	vldr	s14, [r3, #24]
 800086a:	eef0 0a47 	vmov.f32	s1, s14
 800086e:	eeb0 0a67 	vmov.f32	s0, s15
 8000872:	f7ff ff3d 	bl	80006f0 <config_evaluate_resistance_threshold>
 8000876:	4603      	mov	r3, r0
 8000878:	019b      	lsls	r3, r3, #6
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	4313      	orrs	r3, r2
 800087e:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[7], config.SWD_R_THRESHOLD) << 7);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	331c      	adds	r3, #28
 8000884:	edd3 7a00 	vldr	s15, [r3]
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <config_evaluate_resistances+0x158>)
 800088a:	ed93 7a07 	vldr	s14, [r3, #28]
 800088e:	eef0 0a47 	vmov.f32	s1, s14
 8000892:	eeb0 0a67 	vmov.f32	s0, s15
 8000896:	f7ff ff2b 	bl	80006f0 <config_evaluate_resistance_threshold>
 800089a:	4603      	mov	r3, r0
 800089c:	01db      	lsls	r3, r3, #7
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[8], config.CAN_R_THRESHOLD) << 8);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3320      	adds	r3, #32
 80008a8:	edd3 7a00 	vldr	s15, [r3]
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <config_evaluate_resistances+0x158>)
 80008ae:	ed93 7a08 	vldr	s14, [r3, #32]
 80008b2:	eef0 0a47 	vmov.f32	s1, s14
 80008b6:	eeb0 0a67 	vmov.f32	s0, s15
 80008ba:	f7ff ff19 	bl	80006f0 <config_evaluate_resistance_threshold>
 80008be:	4603      	mov	r3, r0
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	68fa      	ldr	r2, [r7, #12]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]

	return results;
 80008c8:	68fb      	ldr	r3, [r7, #12]
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000b8 	.word	0x200000b8

080008d8 <config_evaluate_voltages>:

uint32_t config_evaluate_voltages(float* measurements) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]

	results |= (config_evaluate_voltage_tolerance(measurements[0], config.P1V2_V_EXPECTED, config.P1V2_V_TOLERANCE) << 0);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	edd3 7a00 	vldr	s15, [r3]
 80008ea:	4b50      	ldr	r3, [pc, #320]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80008ec:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80008f0:	4b4e      	ldr	r3, [pc, #312]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80008f2:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 80008f6:	eeb0 1a66 	vmov.f32	s2, s13
 80008fa:	eef0 0a47 	vmov.f32	s1, s14
 80008fe:	eeb0 0a67 	vmov.f32	s0, s15
 8000902:	f7ff ff0e 	bl	8000722 <config_evaluate_voltage_tolerance>
 8000906:	4602      	mov	r2, r0
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	4313      	orrs	r3, r2
 800090c:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[1], config.P1V8_V_EXPECTED, config.P1V8_V_TOLERANCE) << 1);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	3304      	adds	r3, #4
 8000912:	edd3 7a00 	vldr	s15, [r3]
 8000916:	4b45      	ldr	r3, [pc, #276]	@ (8000a2c <config_evaluate_voltages+0x154>)
 8000918:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800091c:	4b43      	ldr	r3, [pc, #268]	@ (8000a2c <config_evaluate_voltages+0x154>)
 800091e:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 8000922:	eeb0 1a66 	vmov.f32	s2, s13
 8000926:	eef0 0a47 	vmov.f32	s1, s14
 800092a:	eeb0 0a67 	vmov.f32	s0, s15
 800092e:	f7ff fef8 	bl	8000722 <config_evaluate_voltage_tolerance>
 8000932:	4603      	mov	r3, r0
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	4313      	orrs	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[2], config.P3V3A_V_EXPECTED, config.P3V3A_V_TOLERANCE) << 2);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3308      	adds	r3, #8
 8000940:	edd3 7a00 	vldr	s15, [r3]
 8000944:	4b39      	ldr	r3, [pc, #228]	@ (8000a2c <config_evaluate_voltages+0x154>)
 8000946:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800094a:	4b38      	ldr	r3, [pc, #224]	@ (8000a2c <config_evaluate_voltages+0x154>)
 800094c:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8000950:	eeb0 1a66 	vmov.f32	s2, s13
 8000954:	eef0 0a47 	vmov.f32	s1, s14
 8000958:	eeb0 0a67 	vmov.f32	s0, s15
 800095c:	f7ff fee1 	bl	8000722 <config_evaluate_voltage_tolerance>
 8000960:	4603      	mov	r3, r0
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	68fa      	ldr	r2, [r7, #12]
 8000966:	4313      	orrs	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[3], config.P3V3IO_V_EXPECTED, config.P3V3IO_V_TOLERANCE) << 3);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	330c      	adds	r3, #12
 800096e:	edd3 7a00 	vldr	s15, [r3]
 8000972:	4b2e      	ldr	r3, [pc, #184]	@ (8000a2c <config_evaluate_voltages+0x154>)
 8000974:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000978:	4b2c      	ldr	r3, [pc, #176]	@ (8000a2c <config_evaluate_voltages+0x154>)
 800097a:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 800097e:	eeb0 1a66 	vmov.f32	s2, s13
 8000982:	eef0 0a47 	vmov.f32	s1, s14
 8000986:	eeb0 0a67 	vmov.f32	s0, s15
 800098a:	f7ff feca 	bl	8000722 <config_evaluate_voltage_tolerance>
 800098e:	4603      	mov	r3, r0
 8000990:	00db      	lsls	r3, r3, #3
 8000992:	68fa      	ldr	r2, [r7, #12]
 8000994:	4313      	orrs	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[4], config.P5V_V_EXPECTED, config.P5V_V_TOLERANCE) << 4);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3310      	adds	r3, #16
 800099c:	edd3 7a00 	vldr	s15, [r3]
 80009a0:	4b22      	ldr	r3, [pc, #136]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80009a2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80009a6:	4b21      	ldr	r3, [pc, #132]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80009a8:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 80009ac:	eeb0 1a66 	vmov.f32	s2, s13
 80009b0:	eef0 0a47 	vmov.f32	s1, s14
 80009b4:	eeb0 0a67 	vmov.f32	s0, s15
 80009b8:	f7ff feb3 	bl	8000722 <config_evaluate_voltage_tolerance>
 80009bc:	4603      	mov	r3, r0
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	68fa      	ldr	r2, [r7, #12]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[5], config.P10V_V_EXPECTED, config.P10V_V_TOLERANCE) << 5);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	3314      	adds	r3, #20
 80009ca:	edd3 7a00 	vldr	s15, [r3]
 80009ce:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80009d0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80009d4:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80009d6:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 80009da:	eeb0 1a66 	vmov.f32	s2, s13
 80009de:	eef0 0a47 	vmov.f32	s1, s14
 80009e2:	eeb0 0a67 	vmov.f32	s0, s15
 80009e6:	f7ff fe9c 	bl	8000722 <config_evaluate_voltage_tolerance>
 80009ea:	4603      	mov	r3, r0
 80009ec:	015b      	lsls	r3, r3, #5
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[6], config.PVMAIN_V_EXPECTED, config.PVMAIN_V_TOLERANCE) << 6);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3318      	adds	r3, #24
 80009f8:	edd3 7a00 	vldr	s15, [r3]
 80009fc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <config_evaluate_voltages+0x154>)
 80009fe:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000a02:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <config_evaluate_voltages+0x154>)
 8000a04:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8000a08:	eeb0 1a66 	vmov.f32	s2, s13
 8000a0c:	eef0 0a47 	vmov.f32	s1, s14
 8000a10:	eeb0 0a67 	vmov.f32	s0, s15
 8000a14:	f7ff fe85 	bl	8000722 <config_evaluate_voltage_tolerance>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	019b      	lsls	r3, r3, #6
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]

	return results;
 8000a22:	68fb      	ldr	r3, [r7, #12]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3710      	adds	r7, #16
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200000b8 	.word	0x200000b8

08000a30 <invert>:
    ESC_P5V_SEL_GPIO_Port,
    ESC_P10V_SEL_GPIO_Port,
    ESC_PVMAIN_SEL_GPIO_Port
};

GPIO_PinState invert(GPIO_PinState state) {
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
	if (state == GPIO_PIN_RESET) {
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d101      	bne.n	8000a44 <invert+0x14>
		return GPIO_PIN_SET;
 8000a40:	2301      	movs	r3, #1
 8000a42:	e000      	b.n	8000a46 <invert+0x16>
	} else {
		return GPIO_PIN_RESET;
 8000a44:	2300      	movs	r3, #0
	}
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <esc_set_1v2_source>:

bool esc_is_connected() {
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
}

void esc_set_1v2_source(esc_power_mode_t mode) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	461a      	mov	r2, r3
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <esc_set_1v2_source+0x20>)
 8000a68:	f003 f8e6 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	48000400 	.word	0x48000400

08000a78 <esc_set_voltage_net_mode>:

void esc_set_voltage_net_mode(esc_voltage_net_t net, esc_voltage_net_mode_t mode) {
 8000a78:	b5b0      	push	{r4, r5, r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	71fb      	strb	r3, [r7, #7]
 8000a84:	4613      	mov	r3, r2
 8000a86:	71bb      	strb	r3, [r7, #6]
    if (mode == VOLTAGE) {
 8000a88:	79bb      	ldrb	r3, [r7, #6]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d10e      	bne.n	8000aac <esc_set_voltage_net_mode+0x34>
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], voltage_nets_modes[net]);
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	4a14      	ldr	r2, [pc, #80]	@ (8000ae4 <esc_set_voltage_net_mode+0x6c>)
 8000a92:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <esc_set_voltage_net_mode+0x70>)
 8000a9a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4a12      	ldr	r2, [pc, #72]	@ (8000aec <esc_set_voltage_net_mode+0x74>)
 8000aa2:	5cd3      	ldrb	r3, [r2, r3]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	f003 f8c7 	bl	8003c38 <HAL_GPIO_WritePin>
	} else if (mode == RESISTANCE) {
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
	}
}
 8000aaa:	e016      	b.n	8000ada <esc_set_voltage_net_mode+0x62>
	} else if (mode == RESISTANCE) {
 8000aac:	79bb      	ldrb	r3, [r7, #6]
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d113      	bne.n	8000ada <esc_set_voltage_net_mode+0x62>
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae4 <esc_set_voltage_net_mode+0x6c>)
 8000ab6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <esc_set_voltage_net_mode+0x70>)
 8000abe:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4a09      	ldr	r2, [pc, #36]	@ (8000aec <esc_set_voltage_net_mode+0x74>)
 8000ac6:	5cd3      	ldrb	r3, [r2, r3]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff ffb1 	bl	8000a30 <invert>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4629      	mov	r1, r5
 8000ad4:	4620      	mov	r0, r4
 8000ad6:	f003 f8af 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bdb0      	pop	{r4, r5, r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000058 	.word	0x20000058
 8000ae8:	20000048 	.word	0x20000048
 8000aec:	20000040 	.word	0x20000040

08000af0 <esc_set_all_voltage_nets_mode>:
void esc_set_all_voltage_nets_mode(esc_voltage_net_mode_t mode) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) {
 8000afa:	2300      	movs	r3, #0
 8000afc:	73fb      	strb	r3, [r7, #15]
 8000afe:	e008      	b.n	8000b12 <esc_set_all_voltage_nets_mode+0x22>
		esc_set_voltage_net_mode(net, mode);
 8000b00:	79fa      	ldrb	r2, [r7, #7]
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	4611      	mov	r1, r2
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff ffb6 	bl	8000a78 <esc_set_voltage_net_mode>
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) {
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	73fb      	strb	r3, [r7, #15]
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	2b06      	cmp	r3, #6
 8000b16:	d9f3      	bls.n	8000b00 <esc_set_all_voltage_nets_mode+0x10>
	}
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <esc_set_swd_mode>:

void esc_set_swd_mode(esc_comms_mode_t mode) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) {
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d10b      	bne.n	8000b4c <esc_set_swd_mode+0x28>
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	2104      	movs	r1, #4
 8000b38:	480d      	ldr	r0, [pc, #52]	@ (8000b70 <esc_set_swd_mode+0x4c>)
 8000b3a:	f003 f87d 	bl	8003c38 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b44:	480a      	ldr	r0, [pc, #40]	@ (8000b70 <esc_set_swd_mode+0x4c>)
 8000b46:	f003 f877 	bl	8003c38 <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) {
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
    }
}
 8000b4a:	e00d      	b.n	8000b68 <esc_set_swd_mode+0x44>
    } else if (mode == COMMUNICATING) {
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d10a      	bne.n	8000b68 <esc_set_swd_mode+0x44>
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2104      	movs	r1, #4
 8000b56:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <esc_set_swd_mode+0x4c>)
 8000b58:	f003 f86e 	bl	8003c38 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b62:	4803      	ldr	r0, [pc, #12]	@ (8000b70 <esc_set_swd_mode+0x4c>)
 8000b64:	f003 f868 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	48000400 	.word	0x48000400

08000b74 <esc_set_can_mode>:

void esc_set_can_mode(esc_comms_mode_t mode) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) {
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d10c      	bne.n	8000b9e <esc_set_can_mode+0x2a>
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_SET);
 8000b84:	2201      	movs	r2, #1
 8000b86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b8a:	480e      	ldr	r0, [pc, #56]	@ (8000bc4 <esc_set_can_mode+0x50>)
 8000b8c:	f003 f854 	bl	8003c38 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b96:	480b      	ldr	r0, [pc, #44]	@ (8000bc4 <esc_set_can_mode+0x50>)
 8000b98:	f003 f84e 	bl	8003c38 <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) {
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
    }
}
 8000b9c:	e00e      	b.n	8000bbc <esc_set_can_mode+0x48>
    } else if (mode == COMMUNICATING) {
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d10b      	bne.n	8000bbc <esc_set_can_mode+0x48>
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000baa:	4806      	ldr	r0, [pc, #24]	@ (8000bc4 <esc_set_can_mode+0x50>)
 8000bac:	f003 f844 	bl	8003c38 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bb6:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <esc_set_can_mode+0x50>)
 8000bb8:	f003 f83e 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	48000400 	.word	0x48000400

08000bc8 <esc_set_pwr>:

void esc_set_pwr(esc_power_mode_t mode) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bde:	f003 f82b 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <lcd_init>:
#include <string.h>
#include "lcd.h"

static I2C_HandleTypeDef* h_i2c;

void lcd_init(I2C_HandleTypeDef* i2c) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 8000bf4:	4a09      	ldr	r2, [pc, #36]	@ (8000c1c <lcd_init+0x30>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(NHD_STARTUP_DELAY);
 8000bfa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bfe:	f000 ff47 	bl	8001a90 <HAL_Delay>

    lcd_clear_screen();
 8000c02:	f000 f858 	bl	8000cb6 <lcd_clear_screen>
    lcd_set_contrast(40);
 8000c06:	2028      	movs	r0, #40	@ 0x28
 8000c08:	f000 f861 	bl	8000cce <lcd_set_contrast>
    lcd_set_brightness(7);
 8000c0c:	2007      	movs	r0, #7
 8000c0e:	f000 f870 	bl	8000cf2 <lcd_set_brightness>
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000114 	.word	0x20000114

08000c20 <lcd_write_byte>:

void lcd_write_byte(uint8_t data) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af02      	add	r7, sp, #8
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 8000c2e:	2350      	movs	r3, #80	@ 0x50
 8000c30:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, NHD_I2C_TIMEOUT);
 8000c32:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <lcd_write_byte+0x34>)
 8000c34:	6818      	ldr	r0, [r3, #0]
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	89f9      	ldrh	r1, [r7, #14]
 8000c3c:	230a      	movs	r3, #10
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	2301      	movs	r3, #1
 8000c42:	f003 f8cf 	bl	8003de4 <HAL_I2C_Master_Transmit>

    HAL_Delay(1);
 8000c46:	2001      	movs	r0, #1
 8000c48:	f000 ff22 	bl	8001a90 <HAL_Delay>
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000114 	.word	0x20000114

08000c58 <lcd_write_string>:

void lcd_write_string(char* str) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8000c60:	e007      	b.n	8000c72 <lcd_write_string+0x1a>
    	lcd_write_byte((uint8_t)*str);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ffda 	bl	8000c20 <lcd_write_byte>
        str++;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1f3      	bne.n	8000c62 <lcd_write_string+0xa>
    }
}
 8000c7a:	bf00      	nop
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <lcd_prefix>:

void lcd_prefix() {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
    lcd_write_byte(0xFE);
 8000c88:	20fe      	movs	r0, #254	@ 0xfe
 8000c8a:	f7ff ffc9 	bl	8000c20 <lcd_write_byte>
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <lcd_set_cursor>:
	lcd_prefix();
	lcd_write_byte(0x42);
}


void lcd_set_cursor(uint8_t position) {
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8000c9c:	f7ff fff2 	bl	8000c84 <lcd_prefix>
	lcd_write_byte(0x45);
 8000ca0:	2045      	movs	r0, #69	@ 0x45
 8000ca2:	f7ff ffbd 	bl	8000c20 <lcd_write_byte>
	lcd_write_byte(position);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ffb9 	bl	8000c20 <lcd_write_byte>
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <lcd_clear_screen>:
void lcd_home() {
	lcd_prefix();
    lcd_write_byte(0x46);
}

void lcd_clear_screen() {
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0
	lcd_prefix();
 8000cba:	f7ff ffe3 	bl	8000c84 <lcd_prefix>
	lcd_write_byte(0x51);
 8000cbe:	2051      	movs	r0, #81	@ 0x51
 8000cc0:	f7ff ffae 	bl	8000c20 <lcd_write_byte>
	HAL_Delay(2);
 8000cc4:	2002      	movs	r0, #2
 8000cc6:	f000 fee3 	bl	8001a90 <HAL_Delay>
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <lcd_set_contrast>:

void lcd_set_contrast(uint8_t contrast) {
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8000cd8:	f7ff ffd4 	bl	8000c84 <lcd_prefix>
	lcd_write_byte(0x52);
 8000cdc:	2052      	movs	r0, #82	@ 0x52
 8000cde:	f7ff ff9f 	bl	8000c20 <lcd_write_byte>
	lcd_write_byte(contrast);
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff9b 	bl	8000c20 <lcd_write_byte>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <lcd_set_brightness>:

void lcd_set_brightness(uint8_t brightness) {
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8000cfc:	f7ff ffc2 	bl	8000c84 <lcd_prefix>
	lcd_write_byte(0x53);
 8000d00:	2053      	movs	r0, #83	@ 0x53
 8000d02:	f7ff ff8d 	bl	8000c20 <lcd_write_byte>
	lcd_write_byte(brightness);
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff89 	bl	8000c20 <lcd_write_byte>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1c:	f000 fe43 	bl	80019a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d20:	f000 f81c 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d24:	f000 f9a4 	bl	8001070 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d28:	f000 f97c 	bl	8001024 <MX_DMA_Init>
  MX_ADC1_Init();
 8000d2c:	f000 f86a 	bl	8000e04 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000d30:	f000 f8cc 	bl	8000ecc <MX_CAN1_Init>
  MX_SPI1_Init();
 8000d34:	f000 f93e 	bl	8000fb4 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000d38:	f000 f8fc 	bl	8000f34 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <main+0x34>)
 8000d3e:	4a04      	ldr	r2, [pc, #16]	@ (8000d50 <main+0x38>)
 8000d40:	4904      	ldr	r1, [pc, #16]	@ (8000d54 <main+0x3c>)
 8000d42:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <main+0x40>)
 8000d44:	f7ff fb6c 	bl	8000420 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <main+0x30>
 8000d4c:	200001a4 	.word	0x200001a4
 8000d50:	200001f8 	.word	0x200001f8
 8000d54:	2000017c 	.word	0x2000017c
 8000d58:	20000118 	.word	0x20000118

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b096      	sub	sp, #88	@ 0x58
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	2244      	movs	r2, #68	@ 0x44
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f005 fdb8 	bl	80068e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d7e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d82:	f003 fc07 	bl	8004594 <HAL_PWREx_ControlVoltageScaling>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d8c:	f000 fa5a 	bl	8001244 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000d90:	2310      	movs	r3, #16
 8000d92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000d94:	2301      	movs	r3, #1
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000d9c:	2360      	movs	r3, #96	@ 0x60
 8000d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da0:	2302      	movs	r3, #2
 8000da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000da4:	2301      	movs	r3, #1
 8000da6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000da8:	2301      	movs	r3, #1
 8000daa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000dac:	2328      	movs	r3, #40	@ 0x28
 8000dae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000db0:	2307      	movs	r3, #7
 8000db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000db4:	2302      	movs	r3, #2
 8000db6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000db8:	2302      	movs	r3, #2
 8000dba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f003 fc3d 	bl	8004640 <HAL_RCC_OscConfig>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000dcc:	f000 fa3a 	bl	8001244 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd0:	230f      	movs	r3, #15
 8000dd2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ddc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000de0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000de2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000de6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000de8:	463b      	mov	r3, r7
 8000dea:	2104      	movs	r1, #4
 8000dec:	4618      	mov	r0, r3
 8000dee:	f004 f83b 	bl	8004e68 <HAL_RCC_ClockConfig>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000df8:	f000 fa24 	bl	8001244 <Error_Handler>
  }
}
 8000dfc:	bf00      	nop
 8000dfe:	3758      	adds	r7, #88	@ 0x58
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
 8000e18:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e1a:	4b29      	ldr	r3, [pc, #164]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e1c:	4a29      	ldr	r2, [pc, #164]	@ (8000ec4 <MX_ADC1_Init+0xc0>)
 8000e1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e20:	4b27      	ldr	r3, [pc, #156]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e26:	4b26      	ldr	r3, [pc, #152]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e2c:	4b24      	ldr	r3, [pc, #144]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e32:	4b23      	ldr	r3, [pc, #140]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e38:	4b21      	ldr	r3, [pc, #132]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e44:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e58:	4b19      	ldr	r3, [pc, #100]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e64:	4b16      	ldr	r3, [pc, #88]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e72:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e7a:	4811      	ldr	r0, [pc, #68]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000e7c:	f001 f842 	bl	8001f04 <HAL_ADC_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000e86:	f000 f9dd 	bl	8001244 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <MX_ADC1_Init+0xc4>)
 8000e8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e8e:	2306      	movs	r3, #6
 8000e90:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000e92:	2307      	movs	r3, #7
 8000e94:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e96:	237f      	movs	r3, #127	@ 0x7f
 8000e98:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4806      	ldr	r0, [pc, #24]	@ (8000ec0 <MX_ADC1_Init+0xbc>)
 8000ea8:	f001 faa0 	bl	80023ec <HAL_ADC_ConfigChannel>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000eb2:	f000 f9c7 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000118 	.word	0x20000118
 8000ec4:	50040000 	.word	0x50040000
 8000ec8:	04300002 	.word	0x04300002

08000ecc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ed0:	4b16      	ldr	r3, [pc, #88]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ed2:	4a17      	ldr	r2, [pc, #92]	@ (8000f30 <MX_CAN1_Init+0x64>)
 8000ed4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000ed6:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ed8:	2210      	movs	r2, #16
 8000eda:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000edc:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ee2:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000ee8:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000eee:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000efa:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f00:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f06:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f0c:	4b07      	ldr	r3, [pc, #28]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f12:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f18:	4804      	ldr	r0, [pc, #16]	@ (8000f2c <MX_CAN1_Init+0x60>)
 8000f1a:	f002 f877 	bl	800300c <HAL_CAN_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000f24:	f000 f98e 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	2000017c 	.word	0x2000017c
 8000f30:	40006400 	.word	0x40006400

08000f34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fac <MX_I2C1_Init+0x78>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x006085FF;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f40:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb0 <MX_I2C1_Init+0x7c>)
 8000f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f44:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f4a:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f50:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f56:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f68:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f6e:	480e      	ldr	r0, [pc, #56]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f70:	f002 fe9d 	bl	8003cae <HAL_I2C_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f7a:	f000 f963 	bl	8001244 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4809      	ldr	r0, [pc, #36]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f82:	f003 fa61 	bl	8004448 <HAL_I2CEx_ConfigAnalogFilter>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f8c:	f000 f95a 	bl	8001244 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f90:	2100      	movs	r1, #0
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_I2C1_Init+0x74>)
 8000f94:	f003 faa3 	bl	80044de <HAL_I2CEx_ConfigDigitalFilter>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f9e:	f000 f951 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001a4 	.word	0x200001a4
 8000fac:	40005400 	.word	0x40005400
 8000fb0:	006085ff 	.word	0x006085ff

08000fb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fb8:	4b18      	ldr	r3, [pc, #96]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fba:	4a19      	ldr	r2, [pc, #100]	@ (8001020 <MX_SPI1_Init+0x6c>)
 8000fbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fcc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fd2:	4b12      	ldr	r3, [pc, #72]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fd8:	4b10      	ldr	r3, [pc, #64]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <MX_SPI1_Init+0x68>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <MX_SPI1_Init+0x68>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <MX_SPI1_Init+0x68>)
 8000ff8:	2207      	movs	r2, #7
 8000ffa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <MX_SPI1_Init+0x68>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001002:	4b06      	ldr	r3, [pc, #24]	@ (800101c <MX_SPI1_Init+0x68>)
 8001004:	2200      	movs	r2, #0
 8001006:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001008:	4804      	ldr	r0, [pc, #16]	@ (800101c <MX_SPI1_Init+0x68>)
 800100a:	f004 fc55 	bl	80058b8 <HAL_SPI_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001014:	f000 f916 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200001f8 	.word	0x200001f8
 8001020:	40013000 	.word	0x40013000

08001024 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <MX_DMA_Init+0x48>)
 800102c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800102e:	4a0f      	ldr	r2, [pc, #60]	@ (800106c <MX_DMA_Init+0x48>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	6493      	str	r3, [r2, #72]	@ 0x48
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <MX_DMA_Init+0x48>)
 8001038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2100      	movs	r1, #0
 8001046:	200c      	movs	r0, #12
 8001048:	f002 f9b7 	bl	80033ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800104c:	200c      	movs	r0, #12
 800104e:	f002 f9d0 	bl	80033f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	2100      	movs	r1, #0
 8001056:	200d      	movs	r0, #13
 8001058:	f002 f9af 	bl	80033ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800105c:	200d      	movs	r0, #13
 800105e:	f002 f9c8 	bl	80033f2 <HAL_NVIC_EnableIRQ>

}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	@ 0x28
 8001074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001086:	4b6a      	ldr	r3, [pc, #424]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4a69      	ldr	r2, [pc, #420]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4b67      	ldr	r3, [pc, #412]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800109e:	4b64      	ldr	r3, [pc, #400]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a63      	ldr	r2, [pc, #396]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b61      	ldr	r3, [pc, #388]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b5e      	ldr	r3, [pc, #376]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	4a5d      	ldr	r2, [pc, #372]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b58      	ldr	r3, [pc, #352]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4a57      	ldr	r2, [pc, #348]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4b55      	ldr	r3, [pc, #340]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e6:	4b52      	ldr	r3, [pc, #328]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a51      	ldr	r2, [pc, #324]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010ec:	f043 0308 	orr.w	r3, r3, #8
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b4f      	ldr	r3, [pc, #316]	@ (8001230 <MX_GPIO_Init+0x1c0>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0308 	and.w	r3, r3, #8
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 80010fe:	2200      	movs	r2, #0
 8001100:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001104:	484b      	ldr	r0, [pc, #300]	@ (8001234 <MX_GPIO_Init+0x1c4>)
 8001106:	f002 fd97 	bl	8003c38 <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	2103      	movs	r1, #3
 800110e:	484a      	ldr	r0, [pc, #296]	@ (8001238 <MX_GPIO_Init+0x1c8>)
 8001110:	f002 fd92 	bl	8003c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001114:	2200      	movs	r2, #0
 8001116:	f24f 4184 	movw	r1, #62596	@ 0xf484
 800111a:	4848      	ldr	r0, [pc, #288]	@ (800123c <MX_GPIO_Init+0x1cc>)
 800111c:	f002 fd8c 	bl	8003c38 <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112a:	f002 fd85 	bl	8003c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2104      	movs	r1, #4
 8001132:	4843      	ldr	r0, [pc, #268]	@ (8001240 <MX_GPIO_Init+0x1d0>)
 8001134:	f002 fd80 	bl	8003c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001138:	f44f 4376 	mov.w	r3, #62976	@ 0xf600
 800113c:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin|SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4838      	ldr	r0, [pc, #224]	@ (8001234 <MX_GPIO_Init+0x1c4>)
 8001152:	f002 fbdf 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 8001156:	2303      	movs	r3, #3
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115a:	2301      	movs	r3, #1
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001162:	2300      	movs	r3, #0
 8001164:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4832      	ldr	r0, [pc, #200]	@ (8001238 <MX_GPIO_Init+0x1c8>)
 800116e:	f002 fbd1 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001172:	f24f 4384 	movw	r3, #62596	@ 0xf484
 8001176:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	482c      	ldr	r0, [pc, #176]	@ (800123c <MX_GPIO_Init+0x1cc>)
 800118c:	f002 fbc2 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8001190:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ac:	f002 fbb2 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 80011b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	4619      	mov	r1, r3
 80011c4:	481b      	ldr	r0, [pc, #108]	@ (8001234 <MX_GPIO_Init+0x1c4>)
 80011c6:	f002 fba5 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 80011ca:	2304      	movs	r3, #4
 80011cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	4619      	mov	r1, r3
 80011e0:	4817      	ldr	r0, [pc, #92]	@ (8001240 <MX_GPIO_Init+0x1d0>)
 80011e2:	f002 fb97 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 80011e6:	2310      	movs	r3, #16
 80011e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4810      	ldr	r0, [pc, #64]	@ (800123c <MX_GPIO_Init+0x1cc>)
 80011fa:	f002 fb8b 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 80011fe:	2360      	movs	r3, #96	@ 0x60
 8001200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001202:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	4619      	mov	r1, r3
 8001212:	480a      	ldr	r0, [pc, #40]	@ (800123c <MX_GPIO_Init+0x1cc>)
 8001214:	f002 fb7e 	bl	8003914 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001218:	2200      	movs	r2, #0
 800121a:	2100      	movs	r1, #0
 800121c:	2017      	movs	r0, #23
 800121e:	f002 f8cc 	bl	80033ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001222:	2017      	movs	r0, #23
 8001224:	f002 f8e5 	bl	80033f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001228:	bf00      	nop
 800122a:	3728      	adds	r7, #40	@ 0x28
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40021000 	.word	0x40021000
 8001234:	48000800 	.word	0x48000800
 8001238:	48001c00 	.word	0x48001c00
 800123c:	48000400 	.word	0x48000400
 8001240:	48000c00 	.word	0x48000c00

08001244 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001248:	b672      	cpsid	i
}
 800124a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <Error_Handler+0x8>

08001250 <spi_int_assert>:
static SPI_HandleTypeDef *h_spi;
volatile bool* h_packet_recieved;

static Config_t* h_config;

void spi_int_assert(void) {
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8001254:	2201      	movs	r2, #1
 8001256:	2104      	movs	r1, #4
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <spi_int_assert+0x14>)
 800125a:	f002 fced 	bl	8003c38 <HAL_GPIO_WritePin>
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	48000c00 	.word	0x48000c00

08001268 <spi_int_deassert>:

void spi_int_deassert(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	2104      	movs	r1, #4
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <spi_int_deassert+0x14>)
 8001272:	f002 fce1 	bl	8003c38 <HAL_GPIO_WritePin>
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	48000c00 	.word	0x48000c00

08001280 <start_listening>:

void start_listening(void) {
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 8001284:	bf00      	nop
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <start_listening+0x24>)
 8001288:	6818      	ldr	r0, [r3, #0]
 800128a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800128e:	4a06      	ldr	r2, [pc, #24]	@ (80012a8 <start_listening+0x28>)
 8001290:	4906      	ldr	r1, [pc, #24]	@ (80012ac <start_listening+0x2c>)
 8001292:	f004 fbb5 	bl	8005a00 <HAL_SPI_TransmitReceive_DMA>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f4      	bne.n	8001286 <start_listening+0x6>
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000eec 	.word	0x20000eec
 80012a8:	200006ec 	.word	0x200006ec
 80012ac:	200002ec 	.word	0x200002ec

080012b0 <link_init>:

void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, Config_t* config) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
	h_config = config;
 80012bc:	4a0a      	ldr	r2, [pc, #40]	@ (80012e8 <link_init+0x38>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <link_init+0x3c>)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 80012c8:	4a09      	ldr	r2, [pc, #36]	@ (80012f0 <link_init+0x40>)
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	6013      	str	r3, [r2, #0]

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 80012ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012d2:	2100      	movs	r1, #0
 80012d4:	4807      	ldr	r0, [pc, #28]	@ (80012f4 <link_init+0x44>)
 80012d6:	f005 fb03 	bl	80068e0 <memset>

    start_listening();
 80012da:	f7ff ffd1 	bl	8001280 <start_listening>
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000ef4 	.word	0x20000ef4
 80012ec:	20000eec 	.word	0x20000eec
 80012f0:	20000ef0 	.word	0x20000ef0
 80012f4:	200002ec 	.word	0x200002ec

080012f8 <send_packet_to_pi>:
void process_config(Config_t* received_config) {
	//TODO dangerous without validation probably
	h_config = received_config;
}

void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	6039      	str	r1, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	4613      	mov	r3, r2
 8001306:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 8001308:	88bb      	ldrh	r3, [r7, #4]
 800130a:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 800130e:	4293      	cmp	r3, r2
 8001310:	d902      	bls.n	8001318 <send_packet_to_pi+0x20>
       Error_Handler();
 8001312:	f7ff ff97 	bl	8001244 <Error_Handler>
       return;
 8001316:	e014      	b.n	8001342 <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 8001318:	4a0b      	ldr	r2, [pc, #44]	@ (8001348 <send_packet_to_pi+0x50>)
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 800131e:	88bb      	ldrh	r3, [r7, #4]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	b29b      	uxth	r3, r3
 8001324:	b2da      	uxtb	r2, r3
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <send_packet_to_pi+0x50>)
 8001328:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 800132a:	88bb      	ldrh	r3, [r7, #4]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <send_packet_to_pi+0x50>)
 8001330:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	461a      	mov	r2, r3
 8001336:	6839      	ldr	r1, [r7, #0]
 8001338:	4804      	ldr	r0, [pc, #16]	@ (800134c <send_packet_to_pi+0x54>)
 800133a:	f005 fafd 	bl	8006938 <memcpy>

    spi_int_assert();
 800133e:	f7ff ff87 	bl	8001250 <spi_int_assert>
}
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200002ec 	.word	0x200002ec
 800134c:	200002ef 	.word	0x200002ef

08001350 <HAL_SPI_TxRxCpltCallback>:
		send_packet_to_pi(LOG_MESSAGE, (const uint8_t *)text, strlen(text));
}


// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8001358:	f7ff ff86 	bl	8001268 <spi_int_deassert>
	*h_packet_recieved = true;
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <HAL_SPI_TxRxCpltCallback+0x30>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 8001364:	4a07      	ldr	r2, [pc, #28]	@ (8001384 <HAL_SPI_TxRxCpltCallback+0x34>)
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001368:	4610      	mov	r0, r2
 800136a:	4619      	mov	r1, r3
 800136c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001370:	461a      	mov	r2, r3
 8001372:	f005 fae1 	bl	8006938 <memcpy>

}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000ef0 	.word	0x20000ef0
 8001384:	20000aec 	.word	0x20000aec
 8001388:	200006ec 	.word	0x200006ec

0800138c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f004 fcb9 	bl	8005d0c <HAL_SPI_Abort>
	start_listening();
 800139a:	f7ff ff71 	bl	8001280 <start_listening>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <rpi_press_power_button>:

void rpi_press_power_button(void) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013b2:	4807      	ldr	r0, [pc, #28]	@ (80013d0 <rpi_press_power_button+0x28>)
 80013b4:	f002 fc40 	bl	8003c38 <HAL_GPIO_WritePin>
    HAL_Delay(300);
 80013b8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013bc:	f000 fb68 	bl	8001a90 <HAL_Delay>
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013c6:	4802      	ldr	r0, [pc, #8]	@ (80013d0 <rpi_press_power_button+0x28>)
 80013c8:	f002 fc36 	bl	8003c38 <HAL_GPIO_WritePin>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	48000800 	.word	0x48000800

080013d4 <rpi_is_awake>:


bool rpi_is_awake(void) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	e01e      	b.n	800141e <rpi_is_awake+0x4a>
		const char* text = "ping";
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <rpi_is_awake+0x5c>)
 80013e2:	603b      	str	r3, [r7, #0]
		send_packet_to_pi(PING, (const uint8_t*)text, strlen(text));
 80013e4:	6838      	ldr	r0, [r7, #0]
 80013e6:	f7fe fef1 	bl	80001cc <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	6839      	ldr	r1, [r7, #0]
 80013f2:	2080      	movs	r0, #128	@ 0x80
 80013f4:	f7ff ff80 	bl	80012f8 <send_packet_to_pi>
		HAL_Delay(500);
 80013f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013fc:	f000 fb48 	bl	8001a90 <HAL_Delay>
		if (*h_packet_recieved) {
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <rpi_is_awake+0x60>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <rpi_is_awake+0x44>
			*h_packet_recieved = false;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <rpi_is_awake+0x60>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
			return true;
 8001414:	2301      	movs	r3, #1
 8001416:	e006      	b.n	8001426 <rpi_is_awake+0x52>
	for (int i = 0; i < 3; i++) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3301      	adds	r3, #1
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b02      	cmp	r3, #2
 8001422:	dddd      	ble.n	80013e0 <rpi_is_awake+0xc>
		}

	}
	return false;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	08006988 	.word	0x08006988
 8001434:	20000ef0 	.word	0x20000ef0

08001438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143e:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <HAL_MspInit+0x44>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	4a0e      	ldr	r2, [pc, #56]	@ (800147c <HAL_MspInit+0x44>)
 8001444:	f043 0301 	orr.w	r3, r3, #1
 8001448:	6613      	str	r3, [r2, #96]	@ 0x60
 800144a:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <HAL_MspInit+0x44>)
 800144c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001456:	4b09      	ldr	r3, [pc, #36]	@ (800147c <HAL_MspInit+0x44>)
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	4a08      	ldr	r2, [pc, #32]	@ (800147c <HAL_MspInit+0x44>)
 800145c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001460:	6593      	str	r3, [r2, #88]	@ 0x58
 8001462:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_MspInit+0x44>)
 8001464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40021000 	.word	0x40021000

08001480 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b0a4      	sub	sp, #144	@ 0x90
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001488:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001498:	f107 031c 	add.w	r3, r7, #28
 800149c:	2260      	movs	r2, #96	@ 0x60
 800149e:	2100      	movs	r1, #0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f005 fa1d 	bl	80068e0 <memset>
  if(hadc->Instance==ADC1)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a40      	ldr	r2, [pc, #256]	@ (80015ac <HAL_ADC_MspInit+0x12c>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d179      	bne.n	80015a4 <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80014b6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80014ba:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80014bc:	2301      	movs	r3, #1
 80014be:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80014c0:	2301      	movs	r3, #1
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80014c4:	2310      	movs	r3, #16
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80014c8:	2307      	movs	r3, #7
 80014ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80014cc:	2302      	movs	r3, #2
 80014ce:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80014d0:	2302      	movs	r3, #2
 80014d2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80014d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014da:	f107 031c 	add.w	r3, r7, #28
 80014de:	4618      	mov	r0, r3
 80014e0:	f003 feae 	bl	8005240 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80014ea:	f7ff feab 	bl	8001244 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80014ee:	4b30      	ldr	r3, [pc, #192]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	4a2f      	ldr	r2, [pc, #188]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 80014f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fa:	4b2d      	ldr	r3, [pc, #180]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	4b2a      	ldr	r3, [pc, #168]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	4a29      	ldr	r2, [pc, #164]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001512:	4b27      	ldr	r3, [pc, #156]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151e:	4b24      	ldr	r3, [pc, #144]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	4a23      	ldr	r2, [pc, #140]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152a:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001536:	4b1e      	ldr	r3, [pc, #120]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	4a1d      	ldr	r2, [pc, #116]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001542:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <HAL_ADC_MspInit+0x130>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800154e:	233f      	movs	r3, #63	@ 0x3f
 8001550:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001552:	230b      	movs	r3, #11
 8001554:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001562:	4619      	mov	r1, r3
 8001564:	4813      	ldr	r0, [pc, #76]	@ (80015b4 <HAL_ADC_MspInit+0x134>)
 8001566:	f002 f9d5 	bl	8003914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800156a:	23ff      	movs	r3, #255	@ 0xff
 800156c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800156e:	230b      	movs	r3, #11
 8001570:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800157e:	4619      	mov	r1, r3
 8001580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001584:	f002 f9c6 	bl	8003914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001588:	2303      	movs	r3, #3
 800158a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800158c:	230b      	movs	r3, #11
 800158e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001598:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	@ (80015b8 <HAL_ADC_MspInit+0x138>)
 80015a0:	f002 f9b8 	bl	8003914 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015a4:	bf00      	nop
 80015a6:	3790      	adds	r7, #144	@ 0x90
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	50040000 	.word	0x50040000
 80015b0:	40021000 	.word	0x40021000
 80015b4:	48000800 	.word	0x48000800
 80015b8:	48000400 	.word	0x48000400

080015bc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	@ 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <HAL_CAN_MspInit+0x7c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d128      	bne.n	8001630 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015de:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_CAN_MspInit+0x80>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a16      	ldr	r2, [pc, #88]	@ (800163c <HAL_CAN_MspInit+0x80>)
 80015e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b14      	ldr	r3, [pc, #80]	@ (800163c <HAL_CAN_MspInit+0x80>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <HAL_CAN_MspInit+0x80>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	4a10      	ldr	r2, [pc, #64]	@ (800163c <HAL_CAN_MspInit+0x80>)
 80015fc:	f043 0302 	orr.w	r3, r3, #2
 8001600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HAL_CAN_MspInit+0x80>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800160e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001620:	2309      	movs	r3, #9
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <HAL_CAN_MspInit+0x84>)
 800162c:	f002 f972 	bl	8003914 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	@ 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40006400 	.word	0x40006400
 800163c:	40021000 	.word	0x40021000
 8001640:	48000400 	.word	0x48000400

08001644 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b0a2      	sub	sp, #136	@ 0x88
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	2260      	movs	r2, #96	@ 0x60
 8001662:	2100      	movs	r1, #0
 8001664:	4618      	mov	r0, r3
 8001666:	f005 f93b 	bl	80068e0 <memset>
  if(hi2c->Instance==I2C1)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a20      	ldr	r2, [pc, #128]	@ (80016f0 <HAL_I2C_MspInit+0xac>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d139      	bne.n	80016e8 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001674:	2340      	movs	r3, #64	@ 0x40
 8001676:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001678:	2300      	movs	r3, #0
 800167a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4618      	mov	r0, r3
 8001682:	f003 fddd 	bl	8005240 <HAL_RCCEx_PeriphCLKConfig>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800168c:	f7ff fdda 	bl	8001244 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001690:	4b18      	ldr	r3, [pc, #96]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 8001692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001694:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169c:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 800169e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016ac:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ae:	2312      	movs	r3, #18
 80016b0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b6:	2303      	movs	r3, #3
 80016b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016bc:	2304      	movs	r3, #4
 80016be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016c6:	4619      	mov	r1, r3
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016cc:	f002 f922 	bl	8003914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016d0:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d4:	4a07      	ldr	r2, [pc, #28]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 80016d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016da:	6593      	str	r3, [r2, #88]	@ 0x58
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <HAL_I2C_MspInit+0xb0>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016e8:	bf00      	nop
 80016ea:	3788      	adds	r7, #136	@ 0x88
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40005400 	.word	0x40005400
 80016f4:	40021000 	.word	0x40021000

080016f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a53      	ldr	r2, [pc, #332]	@ (8001864 <HAL_SPI_MspInit+0x16c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	f040 80a0 	bne.w	800185c <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800171c:	4b52      	ldr	r3, [pc, #328]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 800171e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001720:	4a51      	ldr	r2, [pc, #324]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 8001722:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001726:	6613      	str	r3, [r2, #96]	@ 0x60
 8001728:	4b4f      	ldr	r3, [pc, #316]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 800172a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800172c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b4c      	ldr	r3, [pc, #304]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 8001736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001738:	4a4b      	ldr	r2, [pc, #300]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001740:	4b49      	ldr	r3, [pc, #292]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 8001742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174c:	4b46      	ldr	r3, [pc, #280]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 800174e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001750:	4a45      	ldr	r2, [pc, #276]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 8001752:	f043 0302 	orr.w	r3, r3, #2
 8001756:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001758:	4b43      	ldr	r3, [pc, #268]	@ (8001868 <HAL_SPI_MspInit+0x170>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001764:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001772:	2303      	movs	r3, #3
 8001774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001776:	2305      	movs	r3, #5
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	4619      	mov	r1, r3
 8001780:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001784:	f002 f8c6 	bl	8003914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001788:	2308      	movs	r3, #8
 800178a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178c:	2302      	movs	r3, #2
 800178e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001798:	2305      	movs	r3, #5
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4619      	mov	r1, r3
 80017a2:	4832      	ldr	r0, [pc, #200]	@ (800186c <HAL_SPI_MspInit+0x174>)
 80017a4:	f002 f8b6 	bl	8003914 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80017a8:	4b31      	ldr	r3, [pc, #196]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017aa:	4a32      	ldr	r2, [pc, #200]	@ (8001874 <HAL_SPI_MspInit+0x17c>)
 80017ac:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80017ae:	4b30      	ldr	r3, [pc, #192]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017bc:	2200      	movs	r2, #0
 80017be:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017c2:	2280      	movs	r2, #128	@ 0x80
 80017c4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017cc:	4b28      	ldr	r3, [pc, #160]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80017d2:	4b27      	ldr	r3, [pc, #156]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017d4:	2220      	movs	r2, #32
 80017d6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017d8:	4b25      	ldr	r3, [pc, #148]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017da:	2200      	movs	r2, #0
 80017dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80017de:	4824      	ldr	r0, [pc, #144]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017e0:	f001 fe22 	bl	8003428 <HAL_DMA_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 80017ea:	f7ff fd2b 	bl	8001244 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80017f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001870 <HAL_SPI_MspInit+0x178>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80017fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 80017fc:	4a1f      	ldr	r2, [pc, #124]	@ (800187c <HAL_SPI_MspInit+0x184>)
 80017fe:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001800:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001802:	2201      	movs	r2, #1
 8001804:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001808:	2210      	movs	r2, #16
 800180a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800180c:	4b1a      	ldr	r3, [pc, #104]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001814:	2280      	movs	r2, #128	@ 0x80
 8001816:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001818:	4b17      	ldr	r3, [pc, #92]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 800181a:	2200      	movs	r2, #0
 800181c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800181e:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001826:	2220      	movs	r2, #32
 8001828:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800182a:	4b13      	ldr	r3, [pc, #76]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001830:	4811      	ldr	r0, [pc, #68]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001832:	f001 fdf9 	bl	8003428 <HAL_DMA_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 800183c:	f7ff fd02 	bl	8001244 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001844:	655a      	str	r2, [r3, #84]	@ 0x54
 8001846:	4a0c      	ldr	r2, [pc, #48]	@ (8001878 <HAL_SPI_MspInit+0x180>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2023      	movs	r0, #35	@ 0x23
 8001852:	f001 fdb2 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001856:	2023      	movs	r0, #35	@ 0x23
 8001858:	f001 fdcb 	bl	80033f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800185c:	bf00      	nop
 800185e:	3728      	adds	r7, #40	@ 0x28
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40013000 	.word	0x40013000
 8001868:	40021000 	.word	0x40021000
 800186c:	48000400 	.word	0x48000400
 8001870:	2000025c 	.word	0x2000025c
 8001874:	4002001c 	.word	0x4002001c
 8001878:	200002a4 	.word	0x200002a4
 800187c:	40020030 	.word	0x40020030

08001880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <NMI_Handler+0x4>

08001888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <HardFault_Handler+0x4>

08001890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <MemManage_Handler+0x4>

08001898 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <BusFault_Handler+0x4>

080018a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <UsageFault_Handler+0x4>

080018a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018d6:	f000 f8bb 	bl	8001a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80018e4:	4802      	ldr	r0, [pc, #8]	@ (80018f0 <DMA1_Channel2_IRQHandler+0x10>)
 80018e6:	f001 ff36 	bl	8003756 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2000025c 	.word	0x2000025c

080018f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80018f8:	4802      	ldr	r0, [pc, #8]	@ (8001904 <DMA1_Channel3_IRQHandler+0x10>)
 80018fa:	f001 ff2c 	bl	8003756 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200002a4 	.word	0x200002a4

08001908 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 800190c:	2020      	movs	r0, #32
 800190e:	f002 f9ab 	bl	8003c68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 8001912:	2040      	movs	r0, #64	@ 0x40
 8001914:	f002 f9a8 	bl	8003c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001920:	4802      	ldr	r0, [pc, #8]	@ (800192c <SPI1_IRQHandler+0x10>)
 8001922:	f004 fb13 	bl	8005f4c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200001f8 	.word	0x200001f8

08001930 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <SystemInit+0x20>)
 8001936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193a:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <SystemInit+0x20>)
 800193c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001940:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001954:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800198c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001958:	f7ff ffea 	bl	8001930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800195c:	480c      	ldr	r0, [pc, #48]	@ (8001990 <LoopForever+0x6>)
  ldr r1, =_edata
 800195e:	490d      	ldr	r1, [pc, #52]	@ (8001994 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001960:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <LoopForever+0xe>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001964:	e002      	b.n	800196c <LoopCopyDataInit>

08001966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196a:	3304      	adds	r3, #4

0800196c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800196c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001970:	d3f9      	bcc.n	8001966 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001972:	4a0a      	ldr	r2, [pc, #40]	@ (800199c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001974:	4c0a      	ldr	r4, [pc, #40]	@ (80019a0 <LoopForever+0x16>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001978:	e001      	b.n	800197e <LoopFillZerobss>

0800197a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800197c:	3204      	adds	r2, #4

0800197e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001980:	d3fb      	bcc.n	800197a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001982:	f004 ffb5 	bl	80068f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001986:	f7ff f9c7 	bl	8000d18 <main>

0800198a <LoopForever>:

LoopForever:
    b LoopForever
 800198a:	e7fe      	b.n	800198a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800198c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001994:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001998:	080069e0 	.word	0x080069e0
  ldr r2, =_sbss
 800199c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80019a0:	20000efc 	.word	0x20000efc

080019a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019a4:	e7fe      	b.n	80019a4 <ADC1_IRQHandler>

080019a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019ac:	2300      	movs	r3, #0
 80019ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b0:	2003      	movs	r0, #3
 80019b2:	f001 fcf7 	bl	80033a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019b6:	200f      	movs	r0, #15
 80019b8:	f000 f80e 	bl	80019d8 <HAL_InitTick>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d002      	beq.n	80019c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	71fb      	strb	r3, [r7, #7]
 80019c6:	e001      	b.n	80019cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019c8:	f7ff fd36 	bl	8001438 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019e4:	4b17      	ldr	r3, [pc, #92]	@ (8001a44 <HAL_InitTick+0x6c>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d023      	beq.n	8001a34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019ec:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <HAL_InitTick+0x70>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <HAL_InitTick+0x6c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80019fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a02:	4618      	mov	r0, r3
 8001a04:	f001 fd03 	bl	800340e <HAL_SYSTICK_Config>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10f      	bne.n	8001a2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b0f      	cmp	r3, #15
 8001a12:	d809      	bhi.n	8001a28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a14:	2200      	movs	r2, #0
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	f04f 30ff 	mov.w	r0, #4294967295
 8001a1c:	f001 fccd 	bl	80033ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a20:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <HAL_InitTick+0x74>)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e007      	b.n	8001a38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	73fb      	strb	r3, [r7, #15]
 8001a2c:	e004      	b.n	8001a38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
 8001a32:	e001      	b.n	8001a38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	2000007c 	.word	0x2000007c
 8001a48:	20000074 	.word	0x20000074
 8001a4c:	20000078 	.word	0x20000078

08001a50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a54:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <HAL_IncTick+0x20>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_IncTick+0x24>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <HAL_IncTick+0x24>)
 8001a62:	6013      	str	r3, [r2, #0]
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	2000007c 	.word	0x2000007c
 8001a74:	20000ef8 	.word	0x20000ef8

08001a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a7c:	4b03      	ldr	r3, [pc, #12]	@ (8001a8c <HAL_GetTick+0x14>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	20000ef8 	.word	0x20000ef8

08001a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a98:	f7ff ffee 	bl	8001a78 <HAL_GetTick>
 8001a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa8:	d005      	beq.n	8001ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <HAL_Delay+0x44>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ab6:	bf00      	nop
 8001ab8:	f7ff ffde 	bl	8001a78 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d8f7      	bhi.n	8001ab8 <HAL_Delay+0x28>
  {
  }
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000007c 	.word	0x2000007c

08001ad8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	609a      	str	r2, [r3, #8]
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	609a      	str	r2, [r3, #8]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b087      	sub	sp, #28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
 8001b4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	3360      	adds	r3, #96	@ 0x60
 8001b52:	461a      	mov	r2, r3
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <LL_ADC_SetOffset+0x44>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b78:	bf00      	nop
 8001b7a:	371c      	adds	r7, #28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	03fff000 	.word	0x03fff000

08001b88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3360      	adds	r3, #96	@ 0x60
 8001b96:	461a      	mov	r2, r3
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b087      	sub	sp, #28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	3360      	adds	r3, #96	@ 0x60
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001bde:	bf00      	nop
 8001be0:	371c      	adds	r7, #28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3330      	adds	r3, #48	@ 0x30
 8001c20:	461a      	mov	r2, r3
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	0a1b      	lsrs	r3, r3, #8
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	f003 030c 	and.w	r3, r3, #12
 8001c2c:	4413      	add	r3, r2
 8001c2e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	211f      	movs	r1, #31
 8001c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	401a      	ands	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	0e9b      	lsrs	r3, r3, #26
 8001c48:	f003 011f 	and.w	r1, r3, #31
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	f003 031f 	and.w	r3, r3, #31
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	431a      	orrs	r2, r3
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c5c:	bf00      	nop
 8001c5e:	371c      	adds	r7, #28
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b087      	sub	sp, #28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	3314      	adds	r3, #20
 8001c78:	461a      	mov	r2, r3
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	0e5b      	lsrs	r3, r3, #25
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	4413      	add	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	0d1b      	lsrs	r3, r3, #20
 8001c90:	f003 031f 	and.w	r3, r3, #31
 8001c94:	2107      	movs	r1, #7
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	0d1b      	lsrs	r3, r3, #20
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	431a      	orrs	r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cb2:	bf00      	nop
 8001cb4:	371c      	adds	r7, #28
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
	...

08001cc0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	401a      	ands	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f003 0318 	and.w	r3, r3, #24
 8001ce2:	4908      	ldr	r1, [pc, #32]	@ (8001d04 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ce4:	40d9      	lsrs	r1, r3
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	400b      	ands	r3, r1
 8001cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	0007ffff 	.word	0x0007ffff

08001d08 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6093      	str	r3, [r2, #8]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d40:	d101      	bne.n	8001d46 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001d64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d68:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d90:	d101      	bne.n	8001d96 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001db4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001db8:	f043 0201 	orr.w	r2, r3, #1
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de0:	f043 0202 	orr.w	r2, r3, #2
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d101      	bne.n	8001e0c <LL_ADC_IsEnabled+0x18>
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e000      	b.n	8001e0e <LL_ADC_IsEnabled+0x1a>
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d101      	bne.n	8001e32 <LL_ADC_IsDisableOngoing+0x18>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <LL_ADC_IsDisableOngoing+0x1a>
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e54:	f043 0204 	orr.w	r2, r3, #4
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e7c:	f043 0210 	orr.w	r2, r3, #16
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b04      	cmp	r3, #4
 8001ea2:	d101      	bne.n	8001ea8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ec6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001eca:	f043 0220 	orr.w	r2, r3, #32
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d101      	bne.n	8001ef6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e126      	b.n	800216c <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d109      	bne.n	8001f40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff faa7 	bl	8001480 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff fef1 	bl	8001d2c <LL_ADC_IsDeepPowerDownEnabled>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d004      	beq.n	8001f5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fed7 	bl	8001d08 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff ff0c 	bl	8001d7c <LL_ADC_IsInternalRegulatorEnabled>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d115      	bne.n	8001f96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fef0 	bl	8001d54 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f74:	4b7f      	ldr	r3, [pc, #508]	@ (8002174 <HAL_ADC_Init+0x270>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	4a7f      	ldr	r2, [pc, #508]	@ (8002178 <HAL_ADC_Init+0x274>)
 8001f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f80:	099b      	lsrs	r3, r3, #6
 8001f82:	3301      	adds	r3, #1
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f88:	e002      	b.n	8001f90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f9      	bne.n	8001f8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff feee 	bl	8001d7c <LL_ADC_IsInternalRegulatorEnabled>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10d      	bne.n	8001fc2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001faa:	f043 0210 	orr.w	r2, r3, #16
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb6:	f043 0201 	orr.w	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff62 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 8001fcc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f040 80bf 	bne.w	800215a <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f040 80bb 	bne.w	800215a <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fec:	f043 0202 	orr.w	r2, r3, #2
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fefb 	bl	8001df4 <LL_ADC_IsEnabled>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10b      	bne.n	800201c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002004:	485d      	ldr	r0, [pc, #372]	@ (800217c <HAL_ADC_Init+0x278>)
 8002006:	f7ff fef5 	bl	8001df4 <LL_ADC_IsEnabled>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d105      	bne.n	800201c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	4619      	mov	r1, r3
 8002016:	485a      	ldr	r0, [pc, #360]	@ (8002180 <HAL_ADC_Init+0x27c>)
 8002018:	f7ff fd5e 	bl	8001ad8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7e5b      	ldrb	r3, [r3, #25]
 8002020:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002026:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800202c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002032:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3020 	ldrb.w	r3, [r3, #32]
 800203a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800203c:	4313      	orrs	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d106      	bne.n	8002058 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	3b01      	subs	r3, #1
 8002050:	045b      	lsls	r3, r3, #17
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800205c:	2b00      	cmp	r3, #0
 800205e:	d009      	beq.n	8002074 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002064:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	4b42      	ldr	r3, [pc, #264]	@ (8002184 <HAL_ADC_Init+0x280>)
 800207c:	4013      	ands	r3, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	69b9      	ldr	r1, [r7, #24]
 8002084:	430b      	orrs	r3, r1
 8002086:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ff26 	bl	8001ede <LL_ADC_INJ_IsConversionOngoing>
 8002092:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d13d      	bne.n	8002116 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d13a      	bne.n	8002116 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020a4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020ac:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020bc:	f023 0302 	bic.w	r3, r3, #2
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6812      	ldr	r2, [r2, #0]
 80020c4:	69b9      	ldr	r1, [r7, #24]
 80020c6:	430b      	orrs	r3, r1
 80020c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d118      	bne.n	8002106 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80020de:	f023 0304 	bic.w	r3, r3, #4
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020ea:	4311      	orrs	r1, r2
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80020f0:	4311      	orrs	r1, r2
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020f6:	430a      	orrs	r2, r1
 80020f8:	431a      	orrs	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	611a      	str	r2, [r3, #16]
 8002104:	e007      	b.n	8002116 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d10c      	bne.n	8002138 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002124:	f023 010f 	bic.w	r1, r3, #15
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	1e5a      	subs	r2, r3, #1
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	631a      	str	r2, [r3, #48]	@ 0x30
 8002136:	e007      	b.n	8002148 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 020f 	bic.w	r2, r2, #15
 8002146:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214c:	f023 0303 	bic.w	r3, r3, #3
 8002150:	f043 0201 	orr.w	r2, r3, #1
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	655a      	str	r2, [r3, #84]	@ 0x54
 8002158:	e007      	b.n	800216a <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800215e:	f043 0210 	orr.w	r2, r3, #16
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800216a:	7ffb      	ldrb	r3, [r7, #31]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3720      	adds	r7, #32
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000074 	.word	0x20000074
 8002178:	053e2d63 	.word	0x053e2d63
 800217c:	50040000 	.word	0x50040000
 8002180:	50040300 	.word	0x50040300
 8002184:	fff0c007 	.word	0xfff0c007

08002188 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fe7b 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d14f      	bne.n	8002240 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_ADC_Start+0x26>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e04b      	b.n	8002246 <HAL_ADC_Start+0xbe>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fdb6 	bl	8002d28 <ADC_Enable>
 80021bc:	4603      	mov	r3, r0
 80021be:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d137      	bne.n	8002236 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021e6:	d106      	bne.n	80021f6 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ec:	f023 0206 	bic.w	r2, r3, #6
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80021f4:	e002      	b.n	80021fc <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	221c      	movs	r2, #28
 8002202:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d007      	beq.n	800222a <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002222:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fe06 	bl	8001e40 <LL_ADC_REG_StartConversion>
 8002234:	e006      	b.n	8002244 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800223e:	e001      	b.n	8002244 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002240:	2302      	movs	r3, #2
 8002242:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002244:	7bfb      	ldrb	r3, [r7, #15]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <HAL_ADC_Stop+0x16>
 8002260:	2302      	movs	r3, #2
 8002262:	e023      	b.n	80022ac <HAL_ADC_Stop+0x5e>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800226c:	2103      	movs	r1, #3
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 fc9e 	bl	8002bb0 <ADC_ConversionStop>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d111      	bne.n	80022a2 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fdd8 	bl	8002e34 <ADC_Disable>
 8002284:	4603      	mov	r3, r0
 8002286:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002292:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002296:	f023 0301 	bic.w	r3, r3, #1
 800229a:	f043 0201 	orr.w	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d102      	bne.n	80022cc <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80022c6:	2308      	movs	r3, #8
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	e010      	b.n	80022ee <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d007      	beq.n	80022ea <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022de:	f043 0220 	orr.w	r2, r3, #32
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e06f      	b.n	80023ca <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80022ea:	2304      	movs	r3, #4
 80022ec:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80022ee:	f7ff fbc3 	bl	8001a78 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022f4:	e021      	b.n	800233a <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022fc:	d01d      	beq.n	800233a <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80022fe:	f7ff fbbb 	bl	8001a78 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d302      	bcc.n	8002314 <HAL_ADC_PollForConversion+0x60>
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d112      	bne.n	800233a <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	4013      	ands	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10b      	bne.n	800233a <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002326:	f043 0204 	orr.w	r2, r3, #4
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e047      	b.n	80023ca <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	4013      	ands	r3, r2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0d6      	beq.n	80022f6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800234c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fc46 	bl	8001bea <LL_ADC_REG_IsTriggerSourceSWStart>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d01c      	beq.n	800239e <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	7e5b      	ldrb	r3, [r3, #25]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d118      	bne.n	800239e <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b08      	cmp	r3, #8
 8002378:	d111      	bne.n	800239e <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800237e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d105      	bne.n	800239e <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002396:	f043 0201 	orr.w	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d104      	bne.n	80023b6 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2208      	movs	r2, #8
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e008      	b.n	80023c8 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d103      	bne.n	80023c8 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	220c      	movs	r2, #12
 80023c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b0b6      	sub	sp, #216	@ 0xd8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f6:	2300      	movs	r3, #0
 80023f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_ADC_ConfigChannel+0x22>
 800240a:	2302      	movs	r3, #2
 800240c:	e3bb      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x79a>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff fd38 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	f040 83a0 	bne.w	8002b68 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b05      	cmp	r3, #5
 8002436:	d824      	bhi.n	8002482 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	3b02      	subs	r3, #2
 800243e:	2b03      	cmp	r3, #3
 8002440:	d81b      	bhi.n	800247a <HAL_ADC_ConfigChannel+0x8e>
 8002442:	a201      	add	r2, pc, #4	@ (adr r2, 8002448 <HAL_ADC_ConfigChannel+0x5c>)
 8002444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002448:	08002459 	.word	0x08002459
 800244c:	08002461 	.word	0x08002461
 8002450:	08002469 	.word	0x08002469
 8002454:	08002471 	.word	0x08002471
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002458:	230c      	movs	r3, #12
 800245a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800245e:	e010      	b.n	8002482 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002460:	2312      	movs	r3, #18
 8002462:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002466:	e00c      	b.n	8002482 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002468:	2318      	movs	r3, #24
 800246a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800246e:	e008      	b.n	8002482 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002478:	e003      	b.n	8002482 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800247a:	2306      	movs	r3, #6
 800247c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002480:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002490:	f7ff fbbe 	bl	8001c10 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fcf9 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 800249e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fd19 	bl	8001ede <LL_ADC_INJ_IsConversionOngoing>
 80024ac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f040 81a4 	bne.w	8002802 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f040 819f 	bne.w	8002802 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6818      	ldr	r0, [r3, #0]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	6819      	ldr	r1, [r3, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	461a      	mov	r2, r3
 80024d2:	f7ff fbc9 	bl	8001c68 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	08db      	lsrs	r3, r3, #3
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	d00a      	beq.n	800250e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	6919      	ldr	r1, [r3, #16]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002508:	f7ff fb1a 	bl	8001b40 <LL_ADC_SetOffset>
 800250c:	e179      	b.n	8002802 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fb37 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 800251a:	4603      	mov	r3, r0
 800251c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10a      	bne.n	800253a <HAL_ADC_ConfigChannel+0x14e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fb2c 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 8002530:	4603      	mov	r3, r0
 8002532:	0e9b      	lsrs	r3, r3, #26
 8002534:	f003 021f 	and.w	r2, r3, #31
 8002538:	e01e      	b.n	8002578 <HAL_ADC_ConfigChannel+0x18c>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff fb21 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 8002546:	4603      	mov	r3, r0
 8002548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002550:	fa93 f3a3 	rbit	r3, r3
 8002554:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002558:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800255c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002568:	2320      	movs	r3, #32
 800256a:	e004      	b.n	8002576 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800256c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002570:	fab3 f383 	clz	r3, r3
 8002574:	b2db      	uxtb	r3, r3
 8002576:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x1a4>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	0e9b      	lsrs	r3, r3, #26
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	e018      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x1d6>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800259c:	fa93 f3a3 	rbit	r3, r3
 80025a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80025a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80025ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80025b4:	2320      	movs	r3, #32
 80025b6:	e004      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80025b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025bc:	fab3 f383 	clz	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d106      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2200      	movs	r2, #0
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff faf0 	bl	8001bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2101      	movs	r1, #1
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff fad4 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 80025e0:	4603      	mov	r3, r0
 80025e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10a      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x214>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2101      	movs	r1, #1
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff fac9 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 80025f6:	4603      	mov	r3, r0
 80025f8:	0e9b      	lsrs	r3, r3, #26
 80025fa:	f003 021f 	and.w	r2, r3, #31
 80025fe:	e01e      	b.n	800263e <HAL_ADC_ConfigChannel+0x252>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2101      	movs	r1, #1
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff fabe 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 800260c:	4603      	mov	r3, r0
 800260e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800261e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002626:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800262e:	2320      	movs	r3, #32
 8002630:	e004      	b.n	800263c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002632:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002636:	fab3 f383 	clz	r3, r3
 800263a:	b2db      	uxtb	r3, r3
 800263c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002646:	2b00      	cmp	r3, #0
 8002648:	d105      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x26a>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	0e9b      	lsrs	r3, r3, #26
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	e018      	b.n	8002688 <HAL_ADC_ConfigChannel+0x29c>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800266a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800266e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002672:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800267a:	2320      	movs	r3, #32
 800267c:	e004      	b.n	8002688 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800267e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002682:	fab3 f383 	clz	r3, r3
 8002686:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002688:	429a      	cmp	r2, r3
 800268a:	d106      	bne.n	800269a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2200      	movs	r2, #0
 8002692:	2101      	movs	r1, #1
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fa8d 	bl	8001bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2102      	movs	r1, #2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fa71 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10a      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x2da>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2102      	movs	r1, #2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fa66 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 80026bc:	4603      	mov	r3, r0
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	f003 021f 	and.w	r2, r3, #31
 80026c4:	e01e      	b.n	8002704 <HAL_ADC_ConfigChannel+0x318>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2102      	movs	r1, #2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fa5b 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026dc:	fa93 f3a3 	rbit	r3, r3
 80026e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80026e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80026e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80026ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80026f4:	2320      	movs	r3, #32
 80026f6:	e004      	b.n	8002702 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80026f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026fc:	fab3 f383 	clz	r3, r3
 8002700:	b2db      	uxtb	r3, r3
 8002702:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270c:	2b00      	cmp	r3, #0
 800270e:	d105      	bne.n	800271c <HAL_ADC_ConfigChannel+0x330>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	0e9b      	lsrs	r3, r3, #26
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	e014      	b.n	8002746 <HAL_ADC_ConfigChannel+0x35a>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002722:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002724:	fa93 f3a3 	rbit	r3, r3
 8002728:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800272a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800272c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002730:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002738:	2320      	movs	r3, #32
 800273a:	e004      	b.n	8002746 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800273c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002740:	fab3 f383 	clz	r3, r3
 8002744:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002746:	429a      	cmp	r2, r3
 8002748:	d106      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2200      	movs	r2, #0
 8002750:	2102      	movs	r1, #2
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fa2e 	bl	8001bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2103      	movs	r1, #3
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fa12 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 8002764:	4603      	mov	r3, r0
 8002766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10a      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x398>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2103      	movs	r1, #3
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fa07 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 800277a:	4603      	mov	r3, r0
 800277c:	0e9b      	lsrs	r3, r3, #26
 800277e:	f003 021f 	and.w	r2, r3, #31
 8002782:	e017      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x3c8>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2103      	movs	r1, #3
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff f9fc 	bl	8001b88 <LL_ADC_GetOffsetChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002794:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800279c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800279e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80027a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80027a6:	2320      	movs	r3, #32
 80027a8:	e003      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80027aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027ac:	fab3 f383 	clz	r3, r3
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d105      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x3e0>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	0e9b      	lsrs	r3, r3, #26
 80027c6:	f003 031f 	and.w	r3, r3, #31
 80027ca:	e011      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x404>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80027da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80027de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80027e4:	2320      	movs	r3, #32
 80027e6:	e003      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80027e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027ea:	fab3 f383 	clz	r3, r3
 80027ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d106      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2200      	movs	r2, #0
 80027fa:	2103      	movs	r1, #3
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff f9d9 	bl	8001bb4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff faf4 	bl	8001df4 <LL_ADC_IsEnabled>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	f040 8140 	bne.w	8002a94 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6818      	ldr	r0, [r3, #0]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	461a      	mov	r2, r3
 8002822:	f7ff fa4d 	bl	8001cc0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	4a8f      	ldr	r2, [pc, #572]	@ (8002a68 <HAL_ADC_ConfigChannel+0x67c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	f040 8131 	bne.w	8002a94 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10b      	bne.n	800285a <HAL_ADC_ConfigChannel+0x46e>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	0e9b      	lsrs	r3, r3, #26
 8002848:	3301      	adds	r3, #1
 800284a:	f003 031f 	and.w	r3, r3, #31
 800284e:	2b09      	cmp	r3, #9
 8002850:	bf94      	ite	ls
 8002852:	2301      	movls	r3, #1
 8002854:	2300      	movhi	r3, #0
 8002856:	b2db      	uxtb	r3, r3
 8002858:	e019      	b.n	800288e <HAL_ADC_ConfigChannel+0x4a2>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002860:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002862:	fa93 f3a3 	rbit	r3, r3
 8002866:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800286c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002872:	2320      	movs	r3, #32
 8002874:	e003      	b.n	800287e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002876:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	3301      	adds	r3, #1
 8002880:	f003 031f 	and.w	r3, r3, #31
 8002884:	2b09      	cmp	r3, #9
 8002886:	bf94      	ite	ls
 8002888:	2301      	movls	r3, #1
 800288a:	2300      	movhi	r3, #0
 800288c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800288e:	2b00      	cmp	r3, #0
 8002890:	d079      	beq.n	8002986 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800289a:	2b00      	cmp	r3, #0
 800289c:	d107      	bne.n	80028ae <HAL_ADC_ConfigChannel+0x4c2>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	0e9b      	lsrs	r3, r3, #26
 80028a4:	3301      	adds	r3, #1
 80028a6:	069b      	lsls	r3, r3, #26
 80028a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028ac:	e015      	b.n	80028da <HAL_ADC_ConfigChannel+0x4ee>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028b6:	fa93 f3a3 	rbit	r3, r3
 80028ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80028bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028be:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80028c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80028c6:	2320      	movs	r3, #32
 80028c8:	e003      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80028ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028cc:	fab3 f383 	clz	r3, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	069b      	lsls	r3, r3, #26
 80028d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x50e>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	0e9b      	lsrs	r3, r3, #26
 80028ec:	3301      	adds	r3, #1
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	2101      	movs	r1, #1
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	e017      	b.n	800292a <HAL_ADC_ConfigChannel+0x53e>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002902:	fa93 f3a3 	rbit	r3, r3
 8002906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800290a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800290c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002912:	2320      	movs	r3, #32
 8002914:	e003      	b.n	800291e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002918:	fab3 f383 	clz	r3, r3
 800291c:	b2db      	uxtb	r3, r3
 800291e:	3301      	adds	r3, #1
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	ea42 0103 	orr.w	r1, r2, r3
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10a      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x564>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	0e9b      	lsrs	r3, r3, #26
 8002940:	3301      	adds	r3, #1
 8002942:	f003 021f 	and.w	r2, r3, #31
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	051b      	lsls	r3, r3, #20
 800294e:	e018      	b.n	8002982 <HAL_ADC_ConfigChannel+0x596>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002958:	fa93 f3a3 	rbit	r3, r3
 800295c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800295e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002960:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002968:	2320      	movs	r3, #32
 800296a:	e003      	b.n	8002974 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800296c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800296e:	fab3 f383 	clz	r3, r3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	3301      	adds	r3, #1
 8002976:	f003 021f 	and.w	r2, r3, #31
 800297a:	4613      	mov	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	4413      	add	r3, r2
 8002980:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002982:	430b      	orrs	r3, r1
 8002984:	e081      	b.n	8002a8a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d107      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x5b6>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	3301      	adds	r3, #1
 800299a:	069b      	lsls	r3, r3, #26
 800299c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029a0:	e015      	b.n	80029ce <HAL_ADC_ConfigChannel+0x5e2>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80029b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80029ba:	2320      	movs	r3, #32
 80029bc:	e003      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80029be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	3301      	adds	r3, #1
 80029c8:	069b      	lsls	r3, r3, #26
 80029ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d109      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x602>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	0e9b      	lsrs	r3, r3, #26
 80029e0:	3301      	adds	r3, #1
 80029e2:	f003 031f 	and.w	r3, r3, #31
 80029e6:	2101      	movs	r1, #1
 80029e8:	fa01 f303 	lsl.w	r3, r1, r3
 80029ec:	e017      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x632>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	fa93 f3a3 	rbit	r3, r3
 80029fa:	61bb      	str	r3, [r7, #24]
  return result;
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002a06:	2320      	movs	r3, #32
 8002a08:	e003      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	fab3 f383 	clz	r3, r3
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	3301      	adds	r3, #1
 8002a14:	f003 031f 	and.w	r3, r3, #31
 8002a18:	2101      	movs	r1, #1
 8002a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1e:	ea42 0103 	orr.w	r1, r2, r3
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10d      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x65e>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	0e9b      	lsrs	r3, r3, #26
 8002a34:	3301      	adds	r3, #1
 8002a36:	f003 021f 	and.w	r2, r3, #31
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	3b1e      	subs	r3, #30
 8002a42:	051b      	lsls	r3, r3, #20
 8002a44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a48:	e01e      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x69c>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	60fb      	str	r3, [r7, #12]
  return result;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d104      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002a62:	2320      	movs	r3, #32
 8002a64:	e006      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x688>
 8002a66:	bf00      	nop
 8002a68:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	3301      	adds	r3, #1
 8002a76:	f003 021f 	and.w	r2, r3, #31
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4413      	add	r3, r2
 8002a80:	3b1e      	subs	r3, #30
 8002a82:	051b      	lsls	r3, r3, #20
 8002a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a8e:	4619      	mov	r1, r3
 8002a90:	f7ff f8ea 	bl	8001c68 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	4b3d      	ldr	r3, [pc, #244]	@ (8002b90 <HAL_ADC_ConfigChannel+0x7a4>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d06c      	beq.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aa0:	483c      	ldr	r0, [pc, #240]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7a8>)
 8002aa2:	f7ff f83f 	bl	8001b24 <LL_ADC_GetCommonPathInternalCh>
 8002aa6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a3a      	ldr	r2, [pc, #232]	@ (8002b98 <HAL_ADC_ConfigChannel+0x7ac>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d127      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ab4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ab8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d121      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a35      	ldr	r2, [pc, #212]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7b0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d157      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ace:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	482f      	ldr	r0, [pc, #188]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7a8>)
 8002ad6:	f7ff f812 	bl	8001afe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ada:	4b31      	ldr	r3, [pc, #196]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x7b4>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	099b      	lsrs	r3, r3, #6
 8002ae0:	4a30      	ldr	r2, [pc, #192]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	099b      	lsrs	r3, r3, #6
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002af4:	e002      	b.n	8002afc <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f9      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b02:	e03a      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a27      	ldr	r2, [pc, #156]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d113      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10d      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7b0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d12a      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4819      	ldr	r0, [pc, #100]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7a8>)
 8002b30:	f7fe ffe5 	bl	8001afe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b34:	e021      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bac <HAL_ADC_ConfigChannel+0x7c0>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d11c      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d116      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a12      	ldr	r2, [pc, #72]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7b0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d111      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b5e:	4619      	mov	r1, r3
 8002b60:	480c      	ldr	r0, [pc, #48]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7a8>)
 8002b62:	f7fe ffcc 	bl	8001afe <LL_ADC_SetCommonPathInternalCh>
 8002b66:	e008      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b6c:	f043 0220 	orr.w	r2, r3, #32
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b82:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	37d8      	adds	r7, #216	@ 0xd8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	80080000 	.word	0x80080000
 8002b94:	50040300 	.word	0x50040300
 8002b98:	c7520000 	.word	0xc7520000
 8002b9c:	50040000 	.word	0x50040000
 8002ba0:	20000074 	.word	0x20000074
 8002ba4:	053e2d63 	.word	0x053e2d63
 8002ba8:	cb840000 	.word	0xcb840000
 8002bac:	80000001 	.word	0x80000001

08002bb0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b088      	sub	sp, #32
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff f962 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 8002bcc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f983 	bl	8001ede <LL_ADC_INJ_IsConversionOngoing>
 8002bd8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d103      	bne.n	8002be8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8098 	beq.w	8002d18 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d02a      	beq.n	8002c4c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	7e5b      	ldrb	r3, [r3, #25]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d126      	bne.n	8002c4c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	7e1b      	ldrb	r3, [r3, #24]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d122      	bne.n	8002c4c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002c06:	2301      	movs	r3, #1
 8002c08:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002c0a:	e014      	b.n	8002c36 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	4a45      	ldr	r2, [pc, #276]	@ (8002d24 <ADC_ConversionStop+0x174>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d90d      	bls.n	8002c30 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c18:	f043 0210 	orr.w	r2, r3, #16
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	f043 0201 	orr.w	r2, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e074      	b.n	8002d1a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	3301      	adds	r3, #1
 8002c34:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c40:	2b40      	cmp	r3, #64	@ 0x40
 8002c42:	d1e3      	bne.n	8002c0c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2240      	movs	r2, #64	@ 0x40
 8002c4a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d014      	beq.n	8002c7c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff f91a 	bl	8001e90 <LL_ADC_REG_IsConversionOngoing>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00c      	beq.n	8002c7c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff f8d7 	bl	8001e1a <LL_ADC_IsDisableOngoing>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d104      	bne.n	8002c7c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff f8f6 	bl	8001e68 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d014      	beq.n	8002cac <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f929 	bl	8001ede <LL_ADC_INJ_IsConversionOngoing>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00c      	beq.n	8002cac <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff f8bf 	bl	8001e1a <LL_ADC_IsDisableOngoing>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d104      	bne.n	8002cac <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff f905 	bl	8001eb6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d005      	beq.n	8002cbe <ADC_ConversionStop+0x10e>
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d105      	bne.n	8002cc4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002cb8:	230c      	movs	r3, #12
 8002cba:	617b      	str	r3, [r7, #20]
        break;
 8002cbc:	e005      	b.n	8002cca <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002cbe:	2308      	movs	r3, #8
 8002cc0:	617b      	str	r3, [r7, #20]
        break;
 8002cc2:	e002      	b.n	8002cca <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002cc4:	2304      	movs	r3, #4
 8002cc6:	617b      	str	r3, [r7, #20]
        break;
 8002cc8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002cca:	f7fe fed5 	bl	8001a78 <HAL_GetTick>
 8002cce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002cd0:	e01b      	b.n	8002d0a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002cd2:	f7fe fed1 	bl	8001a78 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	d914      	bls.n	8002d0a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00d      	beq.n	8002d0a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf2:	f043 0210 	orr.w	r2, r3, #16
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfe:	f043 0201 	orr.w	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e007      	b.n	8002d1a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1dc      	bne.n	8002cd2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	a33fffff 	.word	0xa33fffff

08002d28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff f85b 	bl	8001df4 <LL_ADC_IsEnabled>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d169      	bne.n	8002e18 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	4b36      	ldr	r3, [pc, #216]	@ (8002e24 <ADC_Enable+0xfc>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00d      	beq.n	8002d6e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d56:	f043 0210 	orr.w	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e055      	b.n	8002e1a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f816 	bl	8001da4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d78:	482b      	ldr	r0, [pc, #172]	@ (8002e28 <ADC_Enable+0x100>)
 8002d7a:	f7fe fed3 	bl	8001b24 <LL_ADC_GetCommonPathInternalCh>
 8002d7e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d88:	4b28      	ldr	r3, [pc, #160]	@ (8002e2c <ADC_Enable+0x104>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	4a28      	ldr	r2, [pc, #160]	@ (8002e30 <ADC_Enable+0x108>)
 8002d90:	fba2 2303 	umull	r2, r3, r2, r3
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002da2:	e002      	b.n	8002daa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1f9      	bne.n	8002da4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002db0:	f7fe fe62 	bl	8001a78 <HAL_GetTick>
 8002db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002db6:	e028      	b.n	8002e0a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff f819 	bl	8001df4 <LL_ADC_IsEnabled>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d104      	bne.n	8002dd2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fe ffe9 	bl	8001da4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dd2:	f7fe fe51 	bl	8001a78 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d914      	bls.n	8002e0a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d00d      	beq.n	8002e0a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df2:	f043 0210 	orr.w	r2, r3, #16
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfe:	f043 0201 	orr.w	r2, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e007      	b.n	8002e1a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d1cf      	bne.n	8002db8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	8000003f 	.word	0x8000003f
 8002e28:	50040300 	.word	0x50040300
 8002e2c:	20000074 	.word	0x20000074
 8002e30:	053e2d63 	.word	0x053e2d63

08002e34 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe ffea 	bl	8001e1a <LL_ADC_IsDisableOngoing>
 8002e46:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe ffd1 	bl	8001df4 <LL_ADC_IsEnabled>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d047      	beq.n	8002ee8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d144      	bne.n	8002ee8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 030d 	and.w	r3, r3, #13
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d10c      	bne.n	8002e86 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fe ffab 	bl	8001dcc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e7e:	f7fe fdfb 	bl	8001a78 <HAL_GetTick>
 8002e82:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e84:	e029      	b.n	8002eda <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8a:	f043 0210 	orr.w	r2, r3, #16
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	f043 0201 	orr.w	r2, r3, #1
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e023      	b.n	8002eea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ea2:	f7fe fde9 	bl	8001a78 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d914      	bls.n	8002eda <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00d      	beq.n	8002eda <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec2:	f043 0210 	orr.w	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ece:	f043 0201 	orr.w	r2, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e007      	b.n	8002eea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1dc      	bne.n	8002ea2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <LL_ADC_StartCalibration>:
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002f04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	609a      	str	r2, [r3, #8]
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <LL_ADC_IsCalibrationOnGoing>:
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002f34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f38:	d101      	bne.n	8002f3e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d101      	bne.n	8002f68 <HAL_ADCEx_Calibration_Start+0x1c>
 8002f64:	2302      	movs	r3, #2
 8002f66:	e04d      	b.n	8003004 <HAL_ADCEx_Calibration_Start+0xb8>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff5f 	bl	8002e34 <ADC_Disable>
 8002f76:	4603      	mov	r3, r0
 8002f78:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d136      	bne.n	8002fee <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f88:	f023 0302 	bic.w	r3, r3, #2
 8002f8c:	f043 0202 	orr.w	r2, r3, #2
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6839      	ldr	r1, [r7, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff ffa9 	bl	8002ef2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002fa0:	e014      	b.n	8002fcc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002fae:	d30d      	bcc.n	8002fcc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb4:	f023 0312 	bic.w	r3, r3, #18
 8002fb8:	f043 0210 	orr.w	r2, r3, #16
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e01b      	b.n	8003004 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ffa7 	bl	8002f24 <LL_ADC_IsCalibrationOnGoing>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1e2      	bne.n	8002fa2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe0:	f023 0303 	bic.w	r3, r3, #3
 8002fe4:	f043 0201 	orr.w	r2, r3, #1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	655a      	str	r2, [r3, #84]	@ 0x54
 8002fec:	e005      	b.n	8002ffa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff2:	f043 0210 	orr.w	r2, r3, #16
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003002:	7bfb      	ldrb	r3, [r7, #15]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0ed      	b.n	80031fa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7fe fac6 	bl	80015bc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003040:	f7fe fd1a 	bl	8001a78 <HAL_GetTick>
 8003044:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003046:	e012      	b.n	800306e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003048:	f7fe fd16 	bl	8001a78 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b0a      	cmp	r3, #10
 8003054:	d90b      	bls.n	800306e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2205      	movs	r2, #5
 8003066:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e0c5      	b.n	80031fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0e5      	beq.n	8003048 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0202 	bic.w	r2, r2, #2
 800308a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800308c:	f7fe fcf4 	bl	8001a78 <HAL_GetTick>
 8003090:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003092:	e012      	b.n	80030ba <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003094:	f7fe fcf0 	bl	8001a78 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b0a      	cmp	r3, #10
 80030a0:	d90b      	bls.n	80030ba <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2205      	movs	r2, #5
 80030b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e09f      	b.n	80031fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1e5      	bne.n	8003094 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	7e1b      	ldrb	r3, [r3, #24]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d108      	bne.n	80030e2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	e007      	b.n	80030f2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7e5b      	ldrb	r3, [r3, #25]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d108      	bne.n	800310c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	e007      	b.n	800311c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800311a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	7e9b      	ldrb	r3, [r3, #26]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d108      	bne.n	8003136 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0220 	orr.w	r2, r2, #32
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	e007      	b.n	8003146 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0220 	bic.w	r2, r2, #32
 8003144:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	7edb      	ldrb	r3, [r3, #27]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d108      	bne.n	8003160 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0210 	bic.w	r2, r2, #16
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	e007      	b.n	8003170 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0210 	orr.w	r2, r2, #16
 800316e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7f1b      	ldrb	r3, [r3, #28]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d108      	bne.n	800318a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0208 	orr.w	r2, r2, #8
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	e007      	b.n	800319a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0208 	bic.w	r2, r2, #8
 8003198:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7f5b      	ldrb	r3, [r3, #29]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d108      	bne.n	80031b4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0204 	orr.w	r2, r2, #4
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	e007      	b.n	80031c4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0204 	bic.w	r2, r2, #4
 80031c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	ea42 0103 	orr.w	r1, r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	1e5a      	subs	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003214:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003220:	4013      	ands	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800322c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003230:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003236:	4a04      	ldr	r2, [pc, #16]	@ (8003248 <__NVIC_SetPriorityGrouping+0x44>)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	60d3      	str	r3, [r2, #12]
}
 800323c:	bf00      	nop
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003250:	4b04      	ldr	r3, [pc, #16]	@ (8003264 <__NVIC_GetPriorityGrouping+0x18>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	f003 0307 	and.w	r3, r3, #7
}
 800325a:	4618      	mov	r0, r3
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	2b00      	cmp	r3, #0
 8003278:	db0b      	blt.n	8003292 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	f003 021f 	and.w	r2, r3, #31
 8003280:	4907      	ldr	r1, [pc, #28]	@ (80032a0 <__NVIC_EnableIRQ+0x38>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	2001      	movs	r0, #1
 800328a:	fa00 f202 	lsl.w	r2, r0, r2
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	e000e100 	.word	0xe000e100

080032a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	6039      	str	r1, [r7, #0]
 80032ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	db0a      	blt.n	80032ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	490c      	ldr	r1, [pc, #48]	@ (80032f0 <__NVIC_SetPriority+0x4c>)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	0112      	lsls	r2, r2, #4
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	440b      	add	r3, r1
 80032c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032cc:	e00a      	b.n	80032e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	4908      	ldr	r1, [pc, #32]	@ (80032f4 <__NVIC_SetPriority+0x50>)
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	3b04      	subs	r3, #4
 80032dc:	0112      	lsls	r2, r2, #4
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	440b      	add	r3, r1
 80032e2:	761a      	strb	r2, [r3, #24]
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000e100 	.word	0xe000e100
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b089      	sub	sp, #36	@ 0x24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f1c3 0307 	rsb	r3, r3, #7
 8003312:	2b04      	cmp	r3, #4
 8003314:	bf28      	it	cs
 8003316:	2304      	movcs	r3, #4
 8003318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3304      	adds	r3, #4
 800331e:	2b06      	cmp	r3, #6
 8003320:	d902      	bls.n	8003328 <NVIC_EncodePriority+0x30>
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3b03      	subs	r3, #3
 8003326:	e000      	b.n	800332a <NVIC_EncodePriority+0x32>
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	f04f 32ff 	mov.w	r2, #4294967295
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43da      	mvns	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	401a      	ands	r2, r3
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003340:	f04f 31ff 	mov.w	r1, #4294967295
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	43d9      	mvns	r1, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003350:	4313      	orrs	r3, r2
         );
}
 8003352:	4618      	mov	r0, r3
 8003354:	3724      	adds	r7, #36	@ 0x24
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
	...

08003360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003370:	d301      	bcc.n	8003376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003372:	2301      	movs	r3, #1
 8003374:	e00f      	b.n	8003396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003376:	4a0a      	ldr	r2, [pc, #40]	@ (80033a0 <SysTick_Config+0x40>)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800337e:	210f      	movs	r1, #15
 8003380:	f04f 30ff 	mov.w	r0, #4294967295
 8003384:	f7ff ff8e 	bl	80032a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003388:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <SysTick_Config+0x40>)
 800338a:	2200      	movs	r2, #0
 800338c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800338e:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <SysTick_Config+0x40>)
 8003390:	2207      	movs	r2, #7
 8003392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	e000e010 	.word	0xe000e010

080033a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff29 	bl	8003204 <__NVIC_SetPriorityGrouping>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033cc:	f7ff ff3e 	bl	800324c <__NVIC_GetPriorityGrouping>
 80033d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f7ff ff8e 	bl	80032f8 <NVIC_EncodePriority>
 80033dc:	4602      	mov	r2, r0
 80033de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff ff5d 	bl	80032a4 <__NVIC_SetPriority>
}
 80033ea:	bf00      	nop
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b082      	sub	sp, #8
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	4603      	mov	r3, r0
 80033fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff31 	bl	8003268 <__NVIC_EnableIRQ>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f7ff ffa2 	bl	8003360 <SysTick_Config>
 800341c:	4603      	mov	r3, r0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e098      	b.n	800356c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	4b4d      	ldr	r3, [pc, #308]	@ (8003578 <HAL_DMA_Init+0x150>)
 8003442:	429a      	cmp	r2, r3
 8003444:	d80f      	bhi.n	8003466 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	4b4b      	ldr	r3, [pc, #300]	@ (800357c <HAL_DMA_Init+0x154>)
 800344e:	4413      	add	r3, r2
 8003450:	4a4b      	ldr	r2, [pc, #300]	@ (8003580 <HAL_DMA_Init+0x158>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	009a      	lsls	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a48      	ldr	r2, [pc, #288]	@ (8003584 <HAL_DMA_Init+0x15c>)
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40
 8003464:	e00e      	b.n	8003484 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	4b46      	ldr	r3, [pc, #280]	@ (8003588 <HAL_DMA_Init+0x160>)
 800346e:	4413      	add	r3, r2
 8003470:	4a43      	ldr	r2, [pc, #268]	@ (8003580 <HAL_DMA_Init+0x158>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	009a      	lsls	r2, r3, #2
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a42      	ldr	r2, [pc, #264]	@ (800358c <HAL_DMA_Init+0x164>)
 8003482:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800349a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800349e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80034a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034de:	d039      	beq.n	8003554 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	4a27      	ldr	r2, [pc, #156]	@ (8003584 <HAL_DMA_Init+0x15c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d11a      	bne.n	8003520 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034ea:	4b29      	ldr	r3, [pc, #164]	@ (8003590 <HAL_DMA_Init+0x168>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	f003 031c 	and.w	r3, r3, #28
 80034f6:	210f      	movs	r1, #15
 80034f8:	fa01 f303 	lsl.w	r3, r1, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	4924      	ldr	r1, [pc, #144]	@ (8003590 <HAL_DMA_Init+0x168>)
 8003500:	4013      	ands	r3, r2
 8003502:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003504:	4b22      	ldr	r3, [pc, #136]	@ (8003590 <HAL_DMA_Init+0x168>)
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6859      	ldr	r1, [r3, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003510:	f003 031c 	and.w	r3, r3, #28
 8003514:	fa01 f303 	lsl.w	r3, r1, r3
 8003518:	491d      	ldr	r1, [pc, #116]	@ (8003590 <HAL_DMA_Init+0x168>)
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]
 800351e:	e019      	b.n	8003554 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003520:	4b1c      	ldr	r3, [pc, #112]	@ (8003594 <HAL_DMA_Init+0x16c>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003528:	f003 031c 	and.w	r3, r3, #28
 800352c:	210f      	movs	r1, #15
 800352e:	fa01 f303 	lsl.w	r3, r1, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	4917      	ldr	r1, [pc, #92]	@ (8003594 <HAL_DMA_Init+0x16c>)
 8003536:	4013      	ands	r3, r2
 8003538:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800353a:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <HAL_DMA_Init+0x16c>)
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6859      	ldr	r1, [r3, #4]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003546:	f003 031c 	and.w	r3, r3, #28
 800354a:	fa01 f303 	lsl.w	r3, r1, r3
 800354e:	4911      	ldr	r1, [pc, #68]	@ (8003594 <HAL_DMA_Init+0x16c>)
 8003550:	4313      	orrs	r3, r2
 8003552:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40020407 	.word	0x40020407
 800357c:	bffdfff8 	.word	0xbffdfff8
 8003580:	cccccccd 	.word	0xcccccccd
 8003584:	40020000 	.word	0x40020000
 8003588:	bffdfbf8 	.word	0xbffdfbf8
 800358c:	40020400 	.word	0x40020400
 8003590:	400200a8 	.word	0x400200a8
 8003594:	400204a8 	.word	0x400204a8

08003598 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <HAL_DMA_Start_IT+0x20>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e04b      	b.n	8003650 <HAL_DMA_Start_IT+0xb8>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d13a      	bne.n	8003642 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2202      	movs	r2, #2
 80035d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0201 	bic.w	r2, r2, #1
 80035e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	68b9      	ldr	r1, [r7, #8]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 f95f 	bl	80038b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d008      	beq.n	8003610 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f042 020e 	orr.w	r2, r2, #14
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	e00f      	b.n	8003630 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0204 	bic.w	r2, r2, #4
 800361e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 020a 	orr.w	r2, r2, #10
 800362e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0201 	orr.w	r2, r2, #1
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	e005      	b.n	800364e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800364a:	2302      	movs	r3, #2
 800364c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800364e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003660:	2300      	movs	r3, #0
 8003662:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d008      	beq.n	8003682 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2204      	movs	r2, #4
 8003674:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e022      	b.n	80036c8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 020e 	bic.w	r2, r2, #14
 8003690:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0201 	bic.w	r2, r2, #1
 80036a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a6:	f003 021c 	and.w	r2, r3, #28
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	2101      	movs	r1, #1
 80036b0:	fa01 f202 	lsl.w	r2, r1, r2
 80036b4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d005      	beq.n	80036f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2204      	movs	r2, #4
 80036f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	73fb      	strb	r3, [r7, #15]
 80036f6:	e029      	b.n	800374c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 020e 	bic.w	r2, r2, #14
 8003706:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0201 	bic.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371c:	f003 021c 	and.w	r2, r3, #28
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003724:	2101      	movs	r1, #1
 8003726:	fa01 f202 	lsl.w	r2, r1, r2
 800372a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	4798      	blx	r3
    }
  }
  return status;
 800374c:	7bfb      	ldrb	r3, [r7, #15]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b084      	sub	sp, #16
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003772:	f003 031c 	and.w	r3, r3, #28
 8003776:	2204      	movs	r2, #4
 8003778:	409a      	lsls	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4013      	ands	r3, r2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d026      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x7a>
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b00      	cmp	r3, #0
 800378a:	d021      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0320 	and.w	r3, r3, #32
 8003796:	2b00      	cmp	r3, #0
 8003798:	d107      	bne.n	80037aa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0204 	bic.w	r2, r2, #4
 80037a8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ae:	f003 021c 	and.w	r2, r3, #28
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	2104      	movs	r1, #4
 80037b8:	fa01 f202 	lsl.w	r2, r1, r2
 80037bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d071      	beq.n	80038aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80037ce:	e06c      	b.n	80038aa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d4:	f003 031c 	and.w	r3, r3, #28
 80037d8:	2202      	movs	r2, #2
 80037da:	409a      	lsls	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4013      	ands	r3, r2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d02e      	beq.n	8003842 <HAL_DMA_IRQHandler+0xec>
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d029      	beq.n	8003842 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0320 	and.w	r3, r3, #32
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 020a 	bic.w	r2, r2, #10
 800380a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003818:	f003 021c 	and.w	r2, r3, #28
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003820:	2102      	movs	r1, #2
 8003822:	fa01 f202 	lsl.w	r2, r1, r2
 8003826:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	2b00      	cmp	r3, #0
 8003836:	d038      	beq.n	80038aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003840:	e033      	b.n	80038aa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003846:	f003 031c 	and.w	r3, r3, #28
 800384a:	2208      	movs	r2, #8
 800384c:	409a      	lsls	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d02a      	beq.n	80038ac <HAL_DMA_IRQHandler+0x156>
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f003 0308 	and.w	r3, r3, #8
 800385c:	2b00      	cmp	r3, #0
 800385e:	d025      	beq.n	80038ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 020e 	bic.w	r2, r2, #14
 800386e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003874:	f003 021c 	and.w	r2, r3, #28
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	2101      	movs	r1, #1
 800387e:	fa01 f202 	lsl.w	r2, r1, r2
 8003882:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d004      	beq.n	80038ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
}
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c6:	f003 021c 	and.w	r2, r3, #28
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f202 	lsl.w	r2, r1, r2
 80038d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b10      	cmp	r3, #16
 80038e4:	d108      	bne.n	80038f8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038f6:	e007      	b.n	8003908 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	60da      	str	r2, [r3, #12]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003914:	b480      	push	{r7}
 8003916:	b087      	sub	sp, #28
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003922:	e154      	b.n	8003bce <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	2101      	movs	r1, #1
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	fa01 f303 	lsl.w	r3, r1, r3
 8003930:	4013      	ands	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8146 	beq.w	8003bc8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	2b01      	cmp	r3, #1
 8003946:	d005      	beq.n	8003954 <HAL_GPIO_Init+0x40>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 0303 	and.w	r3, r3, #3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d130      	bne.n	80039b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	2203      	movs	r2, #3
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	68da      	ldr	r2, [r3, #12]
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4313      	orrs	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800398a:	2201      	movs	r2, #1
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43db      	mvns	r3, r3
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	4013      	ands	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	091b      	lsrs	r3, r3, #4
 80039a0:	f003 0201 	and.w	r2, r3, #1
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d017      	beq.n	80039f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	2203      	movs	r2, #3
 80039ce:	fa02 f303 	lsl.w	r3, r2, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	4013      	ands	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d123      	bne.n	8003a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	08da      	lsrs	r2, r3, #3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3208      	adds	r2, #8
 8003a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	220f      	movs	r2, #15
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	691a      	ldr	r2, [r3, #16]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	08da      	lsrs	r2, r3, #3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3208      	adds	r2, #8
 8003a40:	6939      	ldr	r1, [r7, #16]
 8003a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	2203      	movs	r2, #3
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	43db      	mvns	r3, r3
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0203 	and.w	r2, r3, #3
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80a0 	beq.w	8003bc8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a88:	4b58      	ldr	r3, [pc, #352]	@ (8003bec <HAL_GPIO_Init+0x2d8>)
 8003a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8c:	4a57      	ldr	r2, [pc, #348]	@ (8003bec <HAL_GPIO_Init+0x2d8>)
 8003a8e:	f043 0301 	orr.w	r3, r3, #1
 8003a92:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a94:	4b55      	ldr	r3, [pc, #340]	@ (8003bec <HAL_GPIO_Init+0x2d8>)
 8003a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003aa0:	4a53      	ldr	r2, [pc, #332]	@ (8003bf0 <HAL_GPIO_Init+0x2dc>)
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	089b      	lsrs	r3, r3, #2
 8003aa6:	3302      	adds	r3, #2
 8003aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f003 0303 	and.w	r3, r3, #3
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	220f      	movs	r2, #15
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003aca:	d019      	beq.n	8003b00 <HAL_GPIO_Init+0x1ec>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a49      	ldr	r2, [pc, #292]	@ (8003bf4 <HAL_GPIO_Init+0x2e0>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d013      	beq.n	8003afc <HAL_GPIO_Init+0x1e8>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a48      	ldr	r2, [pc, #288]	@ (8003bf8 <HAL_GPIO_Init+0x2e4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d00d      	beq.n	8003af8 <HAL_GPIO_Init+0x1e4>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a47      	ldr	r2, [pc, #284]	@ (8003bfc <HAL_GPIO_Init+0x2e8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d007      	beq.n	8003af4 <HAL_GPIO_Init+0x1e0>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a46      	ldr	r2, [pc, #280]	@ (8003c00 <HAL_GPIO_Init+0x2ec>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d101      	bne.n	8003af0 <HAL_GPIO_Init+0x1dc>
 8003aec:	2304      	movs	r3, #4
 8003aee:	e008      	b.n	8003b02 <HAL_GPIO_Init+0x1ee>
 8003af0:	2307      	movs	r3, #7
 8003af2:	e006      	b.n	8003b02 <HAL_GPIO_Init+0x1ee>
 8003af4:	2303      	movs	r3, #3
 8003af6:	e004      	b.n	8003b02 <HAL_GPIO_Init+0x1ee>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e002      	b.n	8003b02 <HAL_GPIO_Init+0x1ee>
 8003afc:	2301      	movs	r3, #1
 8003afe:	e000      	b.n	8003b02 <HAL_GPIO_Init+0x1ee>
 8003b00:	2300      	movs	r3, #0
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	f002 0203 	and.w	r2, r2, #3
 8003b08:	0092      	lsls	r2, r2, #2
 8003b0a:	4093      	lsls	r3, r2
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b12:	4937      	ldr	r1, [pc, #220]	@ (8003bf0 <HAL_GPIO_Init+0x2dc>)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	089b      	lsrs	r3, r3, #2
 8003b18:	3302      	adds	r3, #2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b20:	4b38      	ldr	r3, [pc, #224]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b44:	4a2f      	ldr	r2, [pc, #188]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b6e:	4a25      	ldr	r2, [pc, #148]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b74:	4b23      	ldr	r3, [pc, #140]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	4013      	ands	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b98:	4a1a      	ldr	r2, [pc, #104]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b9e:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4013      	ands	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003bc2:	4a10      	ldr	r2, [pc, #64]	@ (8003c04 <HAL_GPIO_Init+0x2f0>)
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f47f aea3 	bne.w	8003924 <HAL_GPIO_Init+0x10>
  }
}
 8003bde:	bf00      	nop
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	40010000 	.word	0x40010000
 8003bf4:	48000400 	.word	0x48000400
 8003bf8:	48000800 	.word	0x48000800
 8003bfc:	48000c00 	.word	0x48000c00
 8003c00:	48001000 	.word	0x48001000
 8003c04:	40010400 	.word	0x40010400

08003c08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	887b      	ldrh	r3, [r7, #2]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c20:	2301      	movs	r3, #1
 8003c22:	73fb      	strb	r3, [r7, #15]
 8003c24:	e001      	b.n	8003c2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c26:	2300      	movs	r3, #0
 8003c28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	460b      	mov	r3, r1
 8003c42:	807b      	strh	r3, [r7, #2]
 8003c44:	4613      	mov	r3, r2
 8003c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c48:	787b      	ldrb	r3, [r7, #1]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c4e:	887a      	ldrh	r2, [r7, #2]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c54:	e002      	b.n	8003c5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c56:	887a      	ldrh	r2, [r7, #2]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c72:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	88fb      	ldrh	r3, [r7, #6]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d006      	beq.n	8003c8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c7e:	4a05      	ldr	r2, [pc, #20]	@ (8003c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c80:	88fb      	ldrh	r3, [r7, #6]
 8003c82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 f806 	bl	8003c98 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40010400 	.word	0x40010400

08003c98 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e08d      	b.n	8003ddc <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d106      	bne.n	8003cda <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7fd fcb5 	bl	8001644 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2224      	movs	r2, #36	@ 0x24
 8003cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0201 	bic.w	r2, r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cfe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d0e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d107      	bne.n	8003d28 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d24:	609a      	str	r2, [r3, #8]
 8003d26:	e006      	b.n	8003d36 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003d34:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d108      	bne.n	8003d50 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d4c:	605a      	str	r2, [r3, #4]
 8003d4e:	e007      	b.n	8003d60 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d5e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d72:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d82:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69d9      	ldr	r1, [r3, #28]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1a      	ldr	r2, [r3, #32]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0201 	orr.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b088      	sub	sp, #32
 8003de8:	af02      	add	r7, sp, #8
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	607a      	str	r2, [r7, #4]
 8003dee:	461a      	mov	r2, r3
 8003df0:	460b      	mov	r3, r1
 8003df2:	817b      	strh	r3, [r7, #10]
 8003df4:	4613      	mov	r3, r2
 8003df6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	f040 80fd 	bne.w	8004000 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_I2C_Master_Transmit+0x30>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e0f6      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e1c:	f7fd fe2c 	bl	8001a78 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	2319      	movs	r3, #25
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f914 	bl	800405c <I2C_WaitOnFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e0e1      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2221      	movs	r2, #33	@ 0x21
 8003e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2210      	movs	r2, #16
 8003e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	893a      	ldrh	r2, [r7, #8]
 8003e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2bff      	cmp	r3, #255	@ 0xff
 8003e6e:	d906      	bls.n	8003e7e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	22ff      	movs	r2, #255	@ 0xff
 8003e74:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003e76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	e007      	b.n	8003e8e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003e88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e8c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d024      	beq.n	8003ee0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9a:	781a      	ldrb	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	3301      	adds	r3, #1
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	8979      	ldrh	r1, [r7, #10]
 8003ed2:	4b4e      	ldr	r3, [pc, #312]	@ (800400c <HAL_I2C_Master_Transmit+0x228>)
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fa83 	bl	80043e4 <I2C_TransferConfig>
 8003ede:	e066      	b.n	8003fae <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	8979      	ldrh	r1, [r7, #10]
 8003ee8:	4b48      	ldr	r3, [pc, #288]	@ (800400c <HAL_I2C_Master_Transmit+0x228>)
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 fa78 	bl	80043e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003ef4:	e05b      	b.n	8003fae <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	6a39      	ldr	r1, [r7, #32]
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 f907 	bl	800410e <I2C_WaitOnTXISFlagUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e07b      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0e:	781a      	ldrb	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d034      	beq.n	8003fae <HAL_I2C_Master_Transmit+0x1ca>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d130      	bne.n	8003fae <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	2200      	movs	r2, #0
 8003f54:	2180      	movs	r1, #128	@ 0x80
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f880 	bl	800405c <I2C_WaitOnFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e04d      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2bff      	cmp	r3, #255	@ 0xff
 8003f6e:	d90e      	bls.n	8003f8e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	22ff      	movs	r2, #255	@ 0xff
 8003f74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	8979      	ldrh	r1, [r7, #10]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 fa2c 	bl	80043e4 <I2C_TransferConfig>
 8003f8c:	e00f      	b.n	8003fae <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	8979      	ldrh	r1, [r7, #10]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fa1b 	bl	80043e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d19e      	bne.n	8003ef6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	6a39      	ldr	r1, [r7, #32]
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 f8ed 	bl	800419c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e01a      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6859      	ldr	r1, [r3, #4]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	4b0c      	ldr	r3, [pc, #48]	@ (8004010 <HAL_I2C_Master_Transmit+0x22c>)
 8003fe0:	400b      	ands	r3, r1
 8003fe2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	e000      	b.n	8004002 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004000:	2302      	movs	r3, #2
  }
}
 8004002:	4618      	mov	r0, r3
 8004004:	3718      	adds	r7, #24
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	80002000 	.word	0x80002000
 8004010:	fe00e800 	.word	0xfe00e800

08004014 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b02      	cmp	r3, #2
 8004028:	d103      	bne.n	8004032 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2200      	movs	r2, #0
 8004030:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b01      	cmp	r3, #1
 800403e:	d007      	beq.n	8004050 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699a      	ldr	r2, [r3, #24]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	619a      	str	r2, [r3, #24]
  }
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	603b      	str	r3, [r7, #0]
 8004068:	4613      	mov	r3, r2
 800406a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800406c:	e03b      	b.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	6839      	ldr	r1, [r7, #0]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f8d6 	bl	8004224 <I2C_IsErrorOccurred>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e041      	b.n	8004106 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004088:	d02d      	beq.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800408a:	f7fd fcf5 	bl	8001a78 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d302      	bcc.n	80040a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d122      	bne.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	4013      	ands	r3, r2
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	bf0c      	ite	eq
 80040b0:	2301      	moveq	r3, #1
 80040b2:	2300      	movne	r3, #0
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	461a      	mov	r2, r3
 80040b8:	79fb      	ldrb	r3, [r7, #7]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d113      	bne.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040c2:	f043 0220 	orr.w	r2, r3, #32
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2220      	movs	r2, #32
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e00f      	b.n	8004106 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699a      	ldr	r2, [r3, #24]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	4013      	ands	r3, r2
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	bf0c      	ite	eq
 80040f6:	2301      	moveq	r3, #1
 80040f8:	2300      	movne	r3, #0
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	429a      	cmp	r2, r3
 8004102:	d0b4      	beq.n	800406e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800411a:	e033      	b.n	8004184 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	68b9      	ldr	r1, [r7, #8]
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 f87f 	bl	8004224 <I2C_IsErrorOccurred>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e031      	b.n	8004194 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004136:	d025      	beq.n	8004184 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004138:	f7fd fc9e 	bl	8001a78 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	429a      	cmp	r2, r3
 8004146:	d302      	bcc.n	800414e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d11a      	bne.n	8004184 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b02      	cmp	r3, #2
 800415a:	d013      	beq.n	8004184 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004160:	f043 0220 	orr.w	r2, r3, #32
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e007      	b.n	8004194 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b02      	cmp	r3, #2
 8004190:	d1c4      	bne.n	800411c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041a8:	e02f      	b.n	800420a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 f838 	bl	8004224 <I2C_IsErrorOccurred>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e02d      	b.n	800421a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041be:	f7fd fc5b 	bl	8001a78 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d302      	bcc.n	80041d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d11a      	bne.n	800420a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d013      	beq.n	800420a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	f043 0220 	orr.w	r2, r3, #32
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2220      	movs	r2, #32
 80041f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e007      	b.n	800421a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b20      	cmp	r3, #32
 8004216:	d1c8      	bne.n	80041aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b08a      	sub	sp, #40	@ 0x28
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800423e:	2300      	movs	r3, #0
 8004240:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	d068      	beq.n	8004322 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2210      	movs	r2, #16
 8004256:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004258:	e049      	b.n	80042ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d045      	beq.n	80042ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004262:	f7fd fc09 	bl	8001a78 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	429a      	cmp	r2, r3
 8004270:	d302      	bcc.n	8004278 <I2C_IsErrorOccurred+0x54>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d13a      	bne.n	80042ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004282:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800428a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800429a:	d121      	bne.n	80042e0 <I2C_IsErrorOccurred+0xbc>
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042a2:	d01d      	beq.n	80042e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80042a4:	7cfb      	ldrb	r3, [r7, #19]
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	d01a      	beq.n	80042e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80042ba:	f7fd fbdd 	bl	8001a78 <HAL_GetTick>
 80042be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c0:	e00e      	b.n	80042e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80042c2:	f7fd fbd9 	bl	8001a78 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b19      	cmp	r3, #25
 80042ce:	d907      	bls.n	80042e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80042d0:	6a3b      	ldr	r3, [r7, #32]
 80042d2:	f043 0320 	orr.w	r3, r3, #32
 80042d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80042de:	e006      	b.n	80042ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b20      	cmp	r3, #32
 80042ec:	d1e9      	bne.n	80042c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	f003 0320 	and.w	r3, r3, #32
 80042f8:	2b20      	cmp	r3, #32
 80042fa:	d003      	beq.n	8004304 <I2C_IsErrorOccurred+0xe0>
 80042fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0aa      	beq.n	800425a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004304:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004308:	2b00      	cmp	r3, #0
 800430a:	d103      	bne.n	8004314 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2220      	movs	r2, #32
 8004312:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	f043 0304 	orr.w	r3, r3, #4
 800431a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00b      	beq.n	800434c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f043 0301 	orr.w	r3, r3, #1
 800433a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004344:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00b      	beq.n	800436e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	f043 0308 	orr.w	r3, r3, #8
 800435c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004366:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00b      	beq.n	8004390 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f043 0302 	orr.w	r3, r3, #2
 800437e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004388:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004394:	2b00      	cmp	r3, #0
 8004396:	d01c      	beq.n	80043d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f7ff fe3b 	bl	8004014 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6859      	ldr	r1, [r3, #4]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <I2C_IsErrorOccurred+0x1bc>)
 80043aa:	400b      	ands	r3, r1
 80043ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	431a      	orrs	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2220      	movs	r2, #32
 80043be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80043d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3728      	adds	r7, #40	@ 0x28
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	fe00e800 	.word	0xfe00e800

080043e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	607b      	str	r3, [r7, #4]
 80043ee:	460b      	mov	r3, r1
 80043f0:	817b      	strh	r3, [r7, #10]
 80043f2:	4613      	mov	r3, r2
 80043f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043f6:	897b      	ldrh	r3, [r7, #10]
 80043f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043fc:	7a7b      	ldrb	r3, [r7, #9]
 80043fe:	041b      	lsls	r3, r3, #16
 8004400:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004404:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	4313      	orrs	r3, r2
 800440e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004412:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	0d5b      	lsrs	r3, r3, #21
 800441e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004422:	4b08      	ldr	r3, [pc, #32]	@ (8004444 <I2C_TransferConfig+0x60>)
 8004424:	430b      	orrs	r3, r1
 8004426:	43db      	mvns	r3, r3
 8004428:	ea02 0103 	and.w	r1, r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	430a      	orrs	r2, r1
 8004434:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004436:	bf00      	nop
 8004438:	371c      	adds	r7, #28
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	03ff63ff 	.word	0x03ff63ff

08004448 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b20      	cmp	r3, #32
 800445c:	d138      	bne.n	80044d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004464:	2b01      	cmp	r3, #1
 8004466:	d101      	bne.n	800446c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004468:	2302      	movs	r3, #2
 800446a:	e032      	b.n	80044d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2224      	movs	r2, #36	@ 0x24
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0201 	bic.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800449a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6819      	ldr	r1, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	430a      	orrs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 0201 	orr.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2220      	movs	r2, #32
 80044c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	e000      	b.n	80044d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80044d0:	2302      	movs	r3, #2
  }
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
 80044e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d139      	bne.n	8004568 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044fe:	2302      	movs	r3, #2
 8004500:	e033      	b.n	800456a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2224      	movs	r2, #36	@ 0x24
 800450e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 0201 	bic.w	r2, r2, #1
 8004520:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004530:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0201 	orr.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004564:	2300      	movs	r3, #0
 8004566:	e000      	b.n	800456a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004568:	2302      	movs	r3, #2
  }
}
 800456a:	4618      	mov	r0, r3
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
	...

08004578 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800457c:	4b04      	ldr	r3, [pc, #16]	@ (8004590 <HAL_PWREx_GetVoltageRange+0x18>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004584:	4618      	mov	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40007000 	.word	0x40007000

08004594 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045a2:	d130      	bne.n	8004606 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80045a4:	4b23      	ldr	r3, [pc, #140]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b0:	d038      	beq.n	8004624 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045b2:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2232      	movs	r2, #50	@ 0x32
 80045c8:	fb02 f303 	mul.w	r3, r2, r3
 80045cc:	4a1b      	ldr	r2, [pc, #108]	@ (800463c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045ce:	fba2 2303 	umull	r2, r3, r2, r3
 80045d2:	0c9b      	lsrs	r3, r3, #18
 80045d4:	3301      	adds	r3, #1
 80045d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045d8:	e002      	b.n	80045e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	3b01      	subs	r3, #1
 80045de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045e0:	4b14      	ldr	r3, [pc, #80]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ec:	d102      	bne.n	80045f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1f2      	bne.n	80045da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004600:	d110      	bne.n	8004624 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e00f      	b.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004606:	4b0b      	ldr	r3, [pc, #44]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800460e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004612:	d007      	beq.n	8004624 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004614:	4b07      	ldr	r3, [pc, #28]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800461c:	4a05      	ldr	r2, [pc, #20]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800461e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004622:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	40007000 	.word	0x40007000
 8004638:	20000074 	.word	0x20000074
 800463c:	431bde83 	.word	0x431bde83

08004640 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b088      	sub	sp, #32
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d102      	bne.n	8004654 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	f000 bc02 	b.w	8004e58 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004654:	4b96      	ldr	r3, [pc, #600]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 030c 	and.w	r3, r3, #12
 800465c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800465e:	4b94      	ldr	r3, [pc, #592]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 80e4 	beq.w	800483e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_RCC_OscConfig+0x4c>
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	2b0c      	cmp	r3, #12
 8004680:	f040 808b 	bne.w	800479a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2b01      	cmp	r3, #1
 8004688:	f040 8087 	bne.w	800479a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800468c:	4b88      	ldr	r3, [pc, #544]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_RCC_OscConfig+0x64>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e3d9      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1a      	ldr	r2, [r3, #32]
 80046a8:	4b81      	ldr	r3, [pc, #516]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d004      	beq.n	80046be <HAL_RCC_OscConfig+0x7e>
 80046b4:	4b7e      	ldr	r3, [pc, #504]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046bc:	e005      	b.n	80046ca <HAL_RCC_OscConfig+0x8a>
 80046be:	4b7c      	ldr	r3, [pc, #496]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d223      	bcs.n	8004716 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fd54 	bl	8005180 <RCC_SetFlashLatencyFromMSIRange>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e3ba      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046e2:	4b73      	ldr	r3, [pc, #460]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a72      	ldr	r2, [pc, #456]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046e8:	f043 0308 	orr.w	r3, r3, #8
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	4b70      	ldr	r3, [pc, #448]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	496d      	ldr	r1, [pc, #436]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004700:	4b6b      	ldr	r3, [pc, #428]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	021b      	lsls	r3, r3, #8
 800470e:	4968      	ldr	r1, [pc, #416]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
 8004714:	e025      	b.n	8004762 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004716:	4b66      	ldr	r3, [pc, #408]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a65      	ldr	r2, [pc, #404]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800471c:	f043 0308 	orr.w	r3, r3, #8
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	4b63      	ldr	r3, [pc, #396]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	4960      	ldr	r1, [pc, #384]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004734:	4b5e      	ldr	r3, [pc, #376]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	495b      	ldr	r1, [pc, #364]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	4618      	mov	r0, r3
 8004754:	f000 fd14 	bl	8005180 <RCC_SetFlashLatencyFromMSIRange>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e37a      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004762:	f000 fc81 	bl	8005068 <HAL_RCC_GetSysClockFreq>
 8004766:	4602      	mov	r2, r0
 8004768:	4b51      	ldr	r3, [pc, #324]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	4950      	ldr	r1, [pc, #320]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004774:	5ccb      	ldrb	r3, [r1, r3]
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	fa22 f303 	lsr.w	r3, r2, r3
 800477e:	4a4e      	ldr	r2, [pc, #312]	@ (80048b8 <HAL_RCC_OscConfig+0x278>)
 8004780:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004782:	4b4e      	ldr	r3, [pc, #312]	@ (80048bc <HAL_RCC_OscConfig+0x27c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f7fd f926 	bl	80019d8 <HAL_InitTick>
 800478c:	4603      	mov	r3, r0
 800478e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d052      	beq.n	800483c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004796:	7bfb      	ldrb	r3, [r7, #15]
 8004798:	e35e      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d032      	beq.n	8004808 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047a2:	4b43      	ldr	r3, [pc, #268]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a42      	ldr	r2, [pc, #264]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047a8:	f043 0301 	orr.w	r3, r3, #1
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047ae:	f7fd f963 	bl	8001a78 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047b6:	f7fd f95f 	bl	8001a78 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e347      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047c8:	4b39      	ldr	r3, [pc, #228]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047d4:	4b36      	ldr	r3, [pc, #216]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a35      	ldr	r2, [pc, #212]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047da:	f043 0308 	orr.w	r3, r3, #8
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	4b33      	ldr	r3, [pc, #204]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	4930      	ldr	r1, [pc, #192]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047f2:	4b2f      	ldr	r3, [pc, #188]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	492b      	ldr	r1, [pc, #172]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004802:	4313      	orrs	r3, r2
 8004804:	604b      	str	r3, [r1, #4]
 8004806:	e01a      	b.n	800483e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004808:	4b29      	ldr	r3, [pc, #164]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a28      	ldr	r2, [pc, #160]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800480e:	f023 0301 	bic.w	r3, r3, #1
 8004812:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004814:	f7fd f930 	bl	8001a78 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800481c:	f7fd f92c 	bl	8001a78 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e314      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800482e:	4b20      	ldr	r3, [pc, #128]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x1dc>
 800483a:	e000      	b.n	800483e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800483c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d073      	beq.n	8004932 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	2b08      	cmp	r3, #8
 800484e:	d005      	beq.n	800485c <HAL_RCC_OscConfig+0x21c>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	2b0c      	cmp	r3, #12
 8004854:	d10e      	bne.n	8004874 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b03      	cmp	r3, #3
 800485a:	d10b      	bne.n	8004874 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800485c:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d063      	beq.n	8004930 <HAL_RCC_OscConfig+0x2f0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d15f      	bne.n	8004930 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e2f1      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800487c:	d106      	bne.n	800488c <HAL_RCC_OscConfig+0x24c>
 800487e:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a0b      	ldr	r2, [pc, #44]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	e025      	b.n	80048d8 <HAL_RCC_OscConfig+0x298>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004894:	d114      	bne.n	80048c0 <HAL_RCC_OscConfig+0x280>
 8004896:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a05      	ldr	r2, [pc, #20]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 800489c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	4b03      	ldr	r3, [pc, #12]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a02      	ldr	r2, [pc, #8]	@ (80048b0 <HAL_RCC_OscConfig+0x270>)
 80048a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	e013      	b.n	80048d8 <HAL_RCC_OscConfig+0x298>
 80048b0:	40021000 	.word	0x40021000
 80048b4:	08006990 	.word	0x08006990
 80048b8:	20000074 	.word	0x20000074
 80048bc:	20000078 	.word	0x20000078
 80048c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a9c      	ldr	r2, [pc, #624]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d013      	beq.n	8004908 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e0:	f7fd f8ca 	bl	8001a78 <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e8:	f7fd f8c6 	bl	8001a78 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b64      	cmp	r3, #100	@ 0x64
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e2ae      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fa:	4b92      	ldr	r3, [pc, #584]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0x2a8>
 8004906:	e014      	b.n	8004932 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fd f8b6 	bl	8001a78 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004910:	f7fd f8b2 	bl	8001a78 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	@ 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e29a      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004922:	4b88      	ldr	r3, [pc, #544]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x2d0>
 800492e:	e000      	b.n	8004932 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d060      	beq.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	2b04      	cmp	r3, #4
 8004942:	d005      	beq.n	8004950 <HAL_RCC_OscConfig+0x310>
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	2b0c      	cmp	r3, #12
 8004948:	d119      	bne.n	800497e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b02      	cmp	r3, #2
 800494e:	d116      	bne.n	800497e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004950:	4b7c      	ldr	r3, [pc, #496]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004958:	2b00      	cmp	r3, #0
 800495a:	d005      	beq.n	8004968 <HAL_RCC_OscConfig+0x328>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e277      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004968:	4b76      	ldr	r3, [pc, #472]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	061b      	lsls	r3, r3, #24
 8004976:	4973      	ldr	r1, [pc, #460]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004978:	4313      	orrs	r3, r2
 800497a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800497c:	e040      	b.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d023      	beq.n	80049ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004986:	4b6f      	ldr	r3, [pc, #444]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a6e      	ldr	r2, [pc, #440]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 800498c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004992:	f7fd f871 	bl	8001a78 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800499a:	f7fd f86d 	bl	8001a78 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e255      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ac:	4b65      	ldr	r3, [pc, #404]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b8:	4b62      	ldr	r3, [pc, #392]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	061b      	lsls	r3, r3, #24
 80049c6:	495f      	ldr	r1, [pc, #380]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	604b      	str	r3, [r1, #4]
 80049cc:	e018      	b.n	8004a00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ce:	4b5d      	ldr	r3, [pc, #372]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049da:	f7fd f84d 	bl	8001a78 <HAL_GetTick>
 80049de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e2:	f7fd f849 	bl	8001a78 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e231      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049f4:	4b53      	ldr	r3, [pc, #332]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1f0      	bne.n	80049e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d03c      	beq.n	8004a86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d01c      	beq.n	8004a4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a14:	4b4b      	ldr	r3, [pc, #300]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a24:	f7fd f828 	bl	8001a78 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a2c:	f7fd f824 	bl	8001a78 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e20c      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a3e:	4b41      	ldr	r3, [pc, #260]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0ef      	beq.n	8004a2c <HAL_RCC_OscConfig+0x3ec>
 8004a4c:	e01b      	b.n	8004a86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a54:	4a3b      	ldr	r2, [pc, #236]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a56:	f023 0301 	bic.w	r3, r3, #1
 8004a5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5e:	f7fd f80b 	bl	8001a78 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a64:	e008      	b.n	8004a78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a66:	f7fd f807 	bl	8001a78 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e1ef      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a78:	4b32      	ldr	r3, [pc, #200]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1ef      	bne.n	8004a66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 80a6 	beq.w	8004be0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a94:	2300      	movs	r3, #0
 8004a96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a98:	4b2a      	ldr	r3, [pc, #168]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	4b27      	ldr	r3, [pc, #156]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa8:	4a26      	ldr	r2, [pc, #152]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ab0:	4b24      	ldr	r3, [pc, #144]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004abc:	2301      	movs	r3, #1
 8004abe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ac0:	4b21      	ldr	r3, [pc, #132]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d118      	bne.n	8004afe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004acc:	4b1e      	ldr	r3, [pc, #120]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ad6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad8:	f7fc ffce 	bl	8001a78 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae0:	f7fc ffca 	bl	8001a78 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e1b2      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004af2:	4b15      	ldr	r3, [pc, #84]	@ (8004b48 <HAL_RCC_OscConfig+0x508>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d108      	bne.n	8004b18 <HAL_RCC_OscConfig+0x4d8>
 8004b06:	4b0f      	ldr	r3, [pc, #60]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b0e:	f043 0301 	orr.w	r3, r3, #1
 8004b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b16:	e029      	b.n	8004b6c <HAL_RCC_OscConfig+0x52c>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b05      	cmp	r3, #5
 8004b1e:	d115      	bne.n	8004b4c <HAL_RCC_OscConfig+0x50c>
 8004b20:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	4a07      	ldr	r2, [pc, #28]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b28:	f043 0304 	orr.w	r3, r3, #4
 8004b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b30:	4b04      	ldr	r3, [pc, #16]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b36:	4a03      	ldr	r2, [pc, #12]	@ (8004b44 <HAL_RCC_OscConfig+0x504>)
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b40:	e014      	b.n	8004b6c <HAL_RCC_OscConfig+0x52c>
 8004b42:	bf00      	nop
 8004b44:	40021000 	.word	0x40021000
 8004b48:	40007000 	.word	0x40007000
 8004b4c:	4b9a      	ldr	r3, [pc, #616]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b52:	4a99      	ldr	r2, [pc, #612]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b5c:	4b96      	ldr	r3, [pc, #600]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b62:	4a95      	ldr	r2, [pc, #596]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004b64:	f023 0304 	bic.w	r3, r3, #4
 8004b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d016      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b74:	f7fc ff80 	bl	8001a78 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b7c:	f7fc ff7c 	bl	8001a78 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e162      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b92:	4b89      	ldr	r3, [pc, #548]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0ed      	beq.n	8004b7c <HAL_RCC_OscConfig+0x53c>
 8004ba0:	e015      	b.n	8004bce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba2:	f7fc ff69 	bl	8001a78 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ba8:	e00a      	b.n	8004bc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004baa:	f7fc ff65 	bl	8001a78 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e14b      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bc0:	4b7d      	ldr	r3, [pc, #500]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1ed      	bne.n	8004baa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bce:	7ffb      	ldrb	r3, [r7, #31]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d105      	bne.n	8004be0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bd4:	4b78      	ldr	r3, [pc, #480]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd8:	4a77      	ldr	r2, [pc, #476]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bde:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0320 	and.w	r3, r3, #32
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d03c      	beq.n	8004c66 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01c      	beq.n	8004c2e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bf4:	4b70      	ldr	r3, [pc, #448]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bfa:	4a6f      	ldr	r2, [pc, #444]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c04:	f7fc ff38 	bl	8001a78 <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c0c:	f7fc ff34 	bl	8001a78 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e11c      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c1e:	4b66      	ldr	r3, [pc, #408]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d0ef      	beq.n	8004c0c <HAL_RCC_OscConfig+0x5cc>
 8004c2c:	e01b      	b.n	8004c66 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c2e:	4b62      	ldr	r3, [pc, #392]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c34:	4a60      	ldr	r2, [pc, #384]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c3e:	f7fc ff1b 	bl	8001a78 <HAL_GetTick>
 8004c42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c44:	e008      	b.n	8004c58 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c46:	f7fc ff17 	bl	8001a78 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e0ff      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c58:	4b57      	ldr	r3, [pc, #348]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1ef      	bne.n	8004c46 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80f3 	beq.w	8004e56 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	f040 80c9 	bne.w	8004e0c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f003 0203 	and.w	r2, r3, #3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d12c      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d123      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004caa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d11b      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d113      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d109      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d06b      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	2b0c      	cmp	r3, #12
 8004cec:	d062      	beq.n	8004db4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004cee:	4b32      	ldr	r3, [pc, #200]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e0ac      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a2d      	ldr	r2, [pc, #180]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d08:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d0a:	f7fc feb5 	bl	8001a78 <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d12:	f7fc feb1 	bl	8001a78 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e099      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d24:	4b24      	ldr	r3, [pc, #144]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1f0      	bne.n	8004d12 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d30:	4b21      	ldr	r3, [pc, #132]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	4b21      	ldr	r3, [pc, #132]	@ (8004dbc <HAL_RCC_OscConfig+0x77c>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d40:	3a01      	subs	r2, #1
 8004d42:	0112      	lsls	r2, r2, #4
 8004d44:	4311      	orrs	r1, r2
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d4a:	0212      	lsls	r2, r2, #8
 8004d4c:	4311      	orrs	r1, r2
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d52:	0852      	lsrs	r2, r2, #1
 8004d54:	3a01      	subs	r2, #1
 8004d56:	0552      	lsls	r2, r2, #21
 8004d58:	4311      	orrs	r1, r2
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d5e:	0852      	lsrs	r2, r2, #1
 8004d60:	3a01      	subs	r2, #1
 8004d62:	0652      	lsls	r2, r2, #25
 8004d64:	4311      	orrs	r1, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d6a:	06d2      	lsls	r2, r2, #27
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	4912      	ldr	r1, [pc, #72]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d74:	4b10      	ldr	r3, [pc, #64]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a0f      	ldr	r2, [pc, #60]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d80:	4b0d      	ldr	r3, [pc, #52]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	4a0c      	ldr	r2, [pc, #48]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d8c:	f7fc fe74 	bl	8001a78 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d94:	f7fc fe70 	bl	8001a78 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e058      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da6:	4b04      	ldr	r3, [pc, #16]	@ (8004db8 <HAL_RCC_OscConfig+0x778>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0f0      	beq.n	8004d94 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004db2:	e050      	b.n	8004e56 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e04f      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dc0:	4b27      	ldr	r3, [pc, #156]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d144      	bne.n	8004e56 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004dcc:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a23      	ldr	r2, [pc, #140]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004dd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004dd8:	4b21      	ldr	r3, [pc, #132]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	4a20      	ldr	r2, [pc, #128]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004dde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004de2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004de4:	f7fc fe48 	bl	8001a78 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dec:	f7fc fe44 	bl	8001a78 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e02c      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dfe:	4b18      	ldr	r3, [pc, #96]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0f0      	beq.n	8004dec <HAL_RCC_OscConfig+0x7ac>
 8004e0a:	e024      	b.n	8004e56 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	d01f      	beq.n	8004e52 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e12:	4b13      	ldr	r3, [pc, #76]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a12      	ldr	r2, [pc, #72]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1e:	f7fc fe2b 	bl	8001a78 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e26:	f7fc fe27 	bl	8001a78 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e00f      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e38:	4b09      	ldr	r3, [pc, #36]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f0      	bne.n	8004e26 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004e44:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e46:	68da      	ldr	r2, [r3, #12]
 8004e48:	4905      	ldr	r1, [pc, #20]	@ (8004e60 <HAL_RCC_OscConfig+0x820>)
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <HAL_RCC_OscConfig+0x824>)
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	60cb      	str	r3, [r1, #12]
 8004e50:	e001      	b.n	8004e56 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e000      	b.n	8004e58 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3720      	adds	r7, #32
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40021000 	.word	0x40021000
 8004e64:	feeefffc 	.word	0xfeeefffc

08004e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0e7      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e7c:	4b75      	ldr	r3, [pc, #468]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d910      	bls.n	8004eac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e8a:	4b72      	ldr	r3, [pc, #456]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f023 0207 	bic.w	r2, r3, #7
 8004e92:	4970      	ldr	r1, [pc, #448]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e9a:	4b6e      	ldr	r3, [pc, #440]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0307 	and.w	r3, r3, #7
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d001      	beq.n	8004eac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e0cf      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d010      	beq.n	8004eda <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	4b66      	ldr	r3, [pc, #408]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d908      	bls.n	8004eda <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ec8:	4b63      	ldr	r3, [pc, #396]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	4960      	ldr	r1, [pc, #384]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d04c      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d107      	bne.n	8004efe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004eee:	4b5a      	ldr	r3, [pc, #360]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d121      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e0a6      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d107      	bne.n	8004f16 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f06:	4b54      	ldr	r3, [pc, #336]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d115      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e09a      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d107      	bne.n	8004f2e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f1e:	4b4e      	ldr	r3, [pc, #312]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d109      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e08e      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e086      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f3e:	4b46      	ldr	r3, [pc, #280]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f023 0203 	bic.w	r2, r3, #3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4943      	ldr	r1, [pc, #268]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f50:	f7fc fd92 	bl	8001a78 <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f56:	e00a      	b.n	8004f6e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f58:	f7fc fd8e 	bl	8001a78 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e06e      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 020c 	and.w	r2, r3, #12
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d1eb      	bne.n	8004f58 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d010      	beq.n	8004fae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	4b31      	ldr	r3, [pc, #196]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d208      	bcs.n	8004fae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f9c:	4b2e      	ldr	r3, [pc, #184]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	492b      	ldr	r1, [pc, #172]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fae:	4b29      	ldr	r3, [pc, #164]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0307 	and.w	r3, r3, #7
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d210      	bcs.n	8004fde <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fbc:	4b25      	ldr	r3, [pc, #148]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f023 0207 	bic.w	r2, r3, #7
 8004fc4:	4923      	ldr	r1, [pc, #140]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fcc:	4b21      	ldr	r3, [pc, #132]	@ (8005054 <HAL_RCC_ClockConfig+0x1ec>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d001      	beq.n	8004fde <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e036      	b.n	800504c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d008      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fea:	4b1b      	ldr	r3, [pc, #108]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	4918      	ldr	r1, [pc, #96]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0308 	and.w	r3, r3, #8
 8005004:	2b00      	cmp	r3, #0
 8005006:	d009      	beq.n	800501c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005008:	4b13      	ldr	r3, [pc, #76]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	4910      	ldr	r1, [pc, #64]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8005018:	4313      	orrs	r3, r2
 800501a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800501c:	f000 f824 	bl	8005068 <HAL_RCC_GetSysClockFreq>
 8005020:	4602      	mov	r2, r0
 8005022:	4b0d      	ldr	r3, [pc, #52]	@ (8005058 <HAL_RCC_ClockConfig+0x1f0>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	091b      	lsrs	r3, r3, #4
 8005028:	f003 030f 	and.w	r3, r3, #15
 800502c:	490b      	ldr	r1, [pc, #44]	@ (800505c <HAL_RCC_ClockConfig+0x1f4>)
 800502e:	5ccb      	ldrb	r3, [r1, r3]
 8005030:	f003 031f 	and.w	r3, r3, #31
 8005034:	fa22 f303 	lsr.w	r3, r2, r3
 8005038:	4a09      	ldr	r2, [pc, #36]	@ (8005060 <HAL_RCC_ClockConfig+0x1f8>)
 800503a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800503c:	4b09      	ldr	r3, [pc, #36]	@ (8005064 <HAL_RCC_ClockConfig+0x1fc>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4618      	mov	r0, r3
 8005042:	f7fc fcc9 	bl	80019d8 <HAL_InitTick>
 8005046:	4603      	mov	r3, r0
 8005048:	72fb      	strb	r3, [r7, #11]

  return status;
 800504a:	7afb      	ldrb	r3, [r7, #11]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40022000 	.word	0x40022000
 8005058:	40021000 	.word	0x40021000
 800505c:	08006990 	.word	0x08006990
 8005060:	20000074 	.word	0x20000074
 8005064:	20000078 	.word	0x20000078

08005068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005068:	b480      	push	{r7}
 800506a:	b089      	sub	sp, #36	@ 0x24
 800506c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	61fb      	str	r3, [r7, #28]
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005076:	4b3e      	ldr	r3, [pc, #248]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 030c 	and.w	r3, r3, #12
 800507e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005080:	4b3b      	ldr	r3, [pc, #236]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f003 0303 	and.w	r3, r3, #3
 8005088:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d005      	beq.n	800509c <HAL_RCC_GetSysClockFreq+0x34>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d121      	bne.n	80050da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d11e      	bne.n	80050da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800509c:	4b34      	ldr	r3, [pc, #208]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d107      	bne.n	80050b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80050a8:	4b31      	ldr	r3, [pc, #196]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 80050aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050ae:	0a1b      	lsrs	r3, r3, #8
 80050b0:	f003 030f 	and.w	r3, r3, #15
 80050b4:	61fb      	str	r3, [r7, #28]
 80050b6:	e005      	b.n	80050c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80050b8:	4b2d      	ldr	r3, [pc, #180]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	091b      	lsrs	r3, r3, #4
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80050c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x10c>)
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10d      	bne.n	80050f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050d8:	e00a      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b04      	cmp	r3, #4
 80050de:	d102      	bne.n	80050e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050e0:	4b25      	ldr	r3, [pc, #148]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x110>)
 80050e2:	61bb      	str	r3, [r7, #24]
 80050e4:	e004      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	d101      	bne.n	80050f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050ec:	4b23      	ldr	r3, [pc, #140]	@ (800517c <HAL_RCC_GetSysClockFreq+0x114>)
 80050ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	2b0c      	cmp	r3, #12
 80050f4:	d134      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b02      	cmp	r3, #2
 8005104:	d003      	beq.n	800510e <HAL_RCC_GetSysClockFreq+0xa6>
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d003      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0xac>
 800510c:	e005      	b.n	800511a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800510e:	4b1a      	ldr	r3, [pc, #104]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x110>)
 8005110:	617b      	str	r3, [r7, #20]
      break;
 8005112:	e005      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005114:	4b19      	ldr	r3, [pc, #100]	@ (800517c <HAL_RCC_GetSysClockFreq+0x114>)
 8005116:	617b      	str	r3, [r7, #20]
      break;
 8005118:	e002      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	617b      	str	r3, [r7, #20]
      break;
 800511e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005120:	4b13      	ldr	r3, [pc, #76]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	3301      	adds	r3, #1
 800512c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800512e:	4b10      	ldr	r3, [pc, #64]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	0a1b      	lsrs	r3, r3, #8
 8005134:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	fb03 f202 	mul.w	r2, r3, r2
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	fbb2 f3f3 	udiv	r3, r2, r3
 8005144:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005146:	4b0a      	ldr	r3, [pc, #40]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x108>)
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	0e5b      	lsrs	r3, r3, #25
 800514c:	f003 0303 	and.w	r3, r3, #3
 8005150:	3301      	adds	r3, #1
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	fbb2 f3f3 	udiv	r3, r2, r3
 800515e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005160:	69bb      	ldr	r3, [r7, #24]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3724      	adds	r7, #36	@ 0x24
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	40021000 	.word	0x40021000
 8005174:	080069a0 	.word	0x080069a0
 8005178:	00f42400 	.word	0x00f42400
 800517c:	007a1200 	.word	0x007a1200

08005180 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005188:	2300      	movs	r3, #0
 800518a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800518c:	4b2a      	ldr	r3, [pc, #168]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800518e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005190:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005198:	f7ff f9ee 	bl	8004578 <HAL_PWREx_GetVoltageRange>
 800519c:	6178      	str	r0, [r7, #20]
 800519e:	e014      	b.n	80051ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051a0:	4b25      	ldr	r3, [pc, #148]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a4:	4a24      	ldr	r2, [pc, #144]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ac:	4b22      	ldr	r3, [pc, #136]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80051b8:	f7ff f9de 	bl	8004578 <HAL_PWREx_GetVoltageRange>
 80051bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80051be:	4b1e      	ldr	r3, [pc, #120]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005238 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d0:	d10b      	bne.n	80051ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b80      	cmp	r3, #128	@ 0x80
 80051d6:	d919      	bls.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2ba0      	cmp	r3, #160	@ 0xa0
 80051dc:	d902      	bls.n	80051e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051de:	2302      	movs	r3, #2
 80051e0:	613b      	str	r3, [r7, #16]
 80051e2:	e013      	b.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051e4:	2301      	movs	r3, #1
 80051e6:	613b      	str	r3, [r7, #16]
 80051e8:	e010      	b.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2b80      	cmp	r3, #128	@ 0x80
 80051ee:	d902      	bls.n	80051f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80051f0:	2303      	movs	r3, #3
 80051f2:	613b      	str	r3, [r7, #16]
 80051f4:	e00a      	b.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b80      	cmp	r3, #128	@ 0x80
 80051fa:	d102      	bne.n	8005202 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051fc:	2302      	movs	r3, #2
 80051fe:	613b      	str	r3, [r7, #16]
 8005200:	e004      	b.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b70      	cmp	r3, #112	@ 0x70
 8005206:	d101      	bne.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005208:	2301      	movs	r3, #1
 800520a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800520c:	4b0b      	ldr	r3, [pc, #44]	@ (800523c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f023 0207 	bic.w	r2, r3, #7
 8005214:	4909      	ldr	r1, [pc, #36]	@ (800523c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800521c:	4b07      	ldr	r3, [pc, #28]	@ (800523c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0307 	and.w	r3, r3, #7
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	429a      	cmp	r2, r3
 8005228:	d001      	beq.n	800522e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	40021000 	.word	0x40021000
 800523c:	40022000 	.word	0x40022000

08005240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005248:	2300      	movs	r3, #0
 800524a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800524c:	2300      	movs	r3, #0
 800524e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005258:	2b00      	cmp	r3, #0
 800525a:	d031      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005260:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005264:	d01a      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005266:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800526a:	d814      	bhi.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800526c:	2b00      	cmp	r3, #0
 800526e:	d009      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005274:	d10f      	bne.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005276:	4b5d      	ldr	r3, [pc, #372]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	4a5c      	ldr	r2, [pc, #368]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800527c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005280:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005282:	e00c      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3304      	adds	r3, #4
 8005288:	2100      	movs	r1, #0
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fa22 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005290:	4603      	mov	r3, r0
 8005292:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005294:	e003      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	74fb      	strb	r3, [r7, #19]
      break;
 800529a:	e000      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800529c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800529e:	7cfb      	ldrb	r3, [r7, #19]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d10b      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052a4:	4b51      	ldr	r3, [pc, #324]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b2:	494e      	ldr	r1, [pc, #312]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80052ba:	e001      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052bc:	7cfb      	ldrb	r3, [r7, #19]
 80052be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 809e 	beq.w	800540a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ce:	2300      	movs	r3, #0
 80052d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80052d2:	4b46      	ldr	r3, [pc, #280]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80052de:	2301      	movs	r3, #1
 80052e0:	e000      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80052e2:	2300      	movs	r3, #0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00d      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e8:	4b40      	ldr	r3, [pc, #256]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ec:	4a3f      	ldr	r2, [pc, #252]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80052f4:	4b3d      	ldr	r3, [pc, #244]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005300:	2301      	movs	r3, #1
 8005302:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005304:	4b3a      	ldr	r3, [pc, #232]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a39      	ldr	r2, [pc, #228]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800530a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800530e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005310:	f7fc fbb2 	bl	8001a78 <HAL_GetTick>
 8005314:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005316:	e009      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005318:	f7fc fbae 	bl	8001a78 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d902      	bls.n	800532c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	74fb      	strb	r3, [r7, #19]
        break;
 800532a:	e005      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800532c:	4b30      	ldr	r3, [pc, #192]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0ef      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d15a      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800533e:	4b2b      	ldr	r3, [pc, #172]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005344:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005348:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01e      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	429a      	cmp	r2, r3
 8005358:	d019      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800535a:	4b24      	ldr	r3, [pc, #144]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800535c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005360:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005364:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005366:	4b21      	ldr	r3, [pc, #132]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800536c:	4a1f      	ldr	r2, [pc, #124]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800536e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005372:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005376:	4b1d      	ldr	r3, [pc, #116]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537c:	4a1b      	ldr	r2, [pc, #108]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800537e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005382:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005386:	4a19      	ldr	r2, [pc, #100]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	d016      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005398:	f7fc fb6e 	bl	8001a78 <HAL_GetTick>
 800539c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800539e:	e00b      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a0:	f7fc fb6a 	bl	8001a78 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d902      	bls.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	74fb      	strb	r3, [r7, #19]
            break;
 80053b6:	e006      	b.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0ec      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80053c6:	7cfb      	ldrb	r3, [r7, #19]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10b      	bne.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053cc:	4b07      	ldr	r3, [pc, #28]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053da:	4904      	ldr	r1, [pc, #16]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80053e2:	e009      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053e4:	7cfb      	ldrb	r3, [r7, #19]
 80053e6:	74bb      	strb	r3, [r7, #18]
 80053e8:	e006      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80053ea:	bf00      	nop
 80053ec:	40021000 	.word	0x40021000
 80053f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f4:	7cfb      	ldrb	r3, [r7, #19]
 80053f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053f8:	7c7b      	ldrb	r3, [r7, #17]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d105      	bne.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005402:	4a8c      	ldr	r2, [pc, #560]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005404:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005408:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005416:	4b87      	ldr	r3, [pc, #540]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541c:	f023 0203 	bic.w	r2, r3, #3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	4983      	ldr	r1, [pc, #524]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00a      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005438:	4b7e      	ldr	r3, [pc, #504]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543e:	f023 020c 	bic.w	r2, r3, #12
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005446:	497b      	ldr	r1, [pc, #492]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0304 	and.w	r3, r3, #4
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800545a:	4b76      	ldr	r3, [pc, #472]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005460:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005468:	4972      	ldr	r1, [pc, #456]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800546a:	4313      	orrs	r3, r2
 800546c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800547c:	4b6d      	ldr	r3, [pc, #436]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005482:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548a:	496a      	ldr	r1, [pc, #424]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800549e:	4b65      	ldr	r3, [pc, #404]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ac:	4961      	ldr	r1, [pc, #388]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054c0:	4b5c      	ldr	r3, [pc, #368]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ce:	4959      	ldr	r1, [pc, #356]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054e2:	4b54      	ldr	r3, [pc, #336]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f0:	4950      	ldr	r1, [pc, #320]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005504:	4b4b      	ldr	r3, [pc, #300]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005512:	4948      	ldr	r1, [pc, #288]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005514:	4313      	orrs	r3, r2
 8005516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005526:	4b43      	ldr	r3, [pc, #268]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005534:	493f      	ldr	r1, [pc, #252]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d028      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005548:	4b3a      	ldr	r3, [pc, #232]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800554a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005556:	4937      	ldr	r1, [pc, #220]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005562:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005566:	d106      	bne.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005568:	4b32      	ldr	r3, [pc, #200]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	4a31      	ldr	r2, [pc, #196]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800556e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005572:	60d3      	str	r3, [r2, #12]
 8005574:	e011      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800557a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800557e:	d10c      	bne.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	3304      	adds	r3, #4
 8005584:	2101      	movs	r1, #1
 8005586:	4618      	mov	r0, r3
 8005588:	f000 f8a4 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800558c:	4603      	mov	r3, r0
 800558e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005590:	7cfb      	ldrb	r3, [r7, #19]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005596:	7cfb      	ldrb	r3, [r7, #19]
 8005598:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d028      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055a6:	4b23      	ldr	r3, [pc, #140]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b4:	491f      	ldr	r1, [pc, #124]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055c4:	d106      	bne.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80055cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055d0:	60d3      	str	r3, [r2, #12]
 80055d2:	e011      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055dc:	d10c      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	3304      	adds	r3, #4
 80055e2:	2101      	movs	r1, #1
 80055e4:	4618      	mov	r0, r3
 80055e6:	f000 f875 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 80055ea:	4603      	mov	r3, r0
 80055ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055ee:	7cfb      	ldrb	r3, [r7, #19]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d001      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80055f4:	7cfb      	ldrb	r3, [r7, #19]
 80055f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d02b      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005604:	4b0b      	ldr	r3, [pc, #44]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005612:	4908      	ldr	r1, [pc, #32]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800561e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005622:	d109      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005624:	4b03      	ldr	r3, [pc, #12]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	4a02      	ldr	r2, [pc, #8]	@ (8005634 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800562a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800562e:	60d3      	str	r3, [r2, #12]
 8005630:	e014      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005632:	bf00      	nop
 8005634:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800563c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005640:	d10c      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3304      	adds	r3, #4
 8005646:	2101      	movs	r1, #1
 8005648:	4618      	mov	r0, r3
 800564a:	f000 f843 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005658:	7cfb      	ldrb	r3, [r7, #19]
 800565a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d01c      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005668:	4b19      	ldr	r3, [pc, #100]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800566a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005676:	4916      	ldr	r1, [pc, #88]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005678:	4313      	orrs	r3, r2
 800567a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005682:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005686:	d10c      	bne.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3304      	adds	r3, #4
 800568c:	2102      	movs	r1, #2
 800568e:	4618      	mov	r0, r3
 8005690:	f000 f820 	bl	80056d4 <RCCEx_PLLSAI1_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005698:	7cfb      	ldrb	r3, [r7, #19]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800569e:	7cfb      	ldrb	r3, [r7, #19]
 80056a0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056ae:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056bc:	4904      	ldr	r1, [pc, #16]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3718      	adds	r7, #24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	40021000 	.word	0x40021000

080056d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056e2:	4b74      	ldr	r3, [pc, #464]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d018      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056ee:	4b71      	ldr	r3, [pc, #452]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f003 0203 	and.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d10d      	bne.n	800571a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
       ||
 8005702:	2b00      	cmp	r3, #0
 8005704:	d009      	beq.n	800571a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005706:	4b6b      	ldr	r3, [pc, #428]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	091b      	lsrs	r3, r3, #4
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
       ||
 8005716:	429a      	cmp	r2, r3
 8005718:	d047      	beq.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
 800571e:	e044      	b.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d018      	beq.n	800575a <RCCEx_PLLSAI1_Config+0x86>
 8005728:	2b03      	cmp	r3, #3
 800572a:	d825      	bhi.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
 800572c:	2b01      	cmp	r3, #1
 800572e:	d002      	beq.n	8005736 <RCCEx_PLLSAI1_Config+0x62>
 8005730:	2b02      	cmp	r3, #2
 8005732:	d009      	beq.n	8005748 <RCCEx_PLLSAI1_Config+0x74>
 8005734:	e020      	b.n	8005778 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005736:	4b5f      	ldr	r3, [pc, #380]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d11d      	bne.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005746:	e01a      	b.n	800577e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005748:	4b5a      	ldr	r3, [pc, #360]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005750:	2b00      	cmp	r3, #0
 8005752:	d116      	bne.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005758:	e013      	b.n	8005782 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800575a:	4b56      	ldr	r3, [pc, #344]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10f      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005766:	4b53      	ldr	r3, [pc, #332]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005776:	e006      	b.n	8005786 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      break;
 800577c:	e004      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800577e:	bf00      	nop
 8005780:	e002      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005782:	bf00      	nop
 8005784:	e000      	b.n	8005788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005786:	bf00      	nop
    }

    if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10d      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800578e:	4b49      	ldr	r3, [pc, #292]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	3b01      	subs	r3, #1
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	430b      	orrs	r3, r1
 80057a4:	4943      	ldr	r1, [pc, #268]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d17c      	bne.n	80058aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057b0:	4b40      	ldr	r3, [pc, #256]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a3f      	ldr	r2, [pc, #252]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057bc:	f7fc f95c 	bl	8001a78 <HAL_GetTick>
 80057c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057c2:	e009      	b.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057c4:	f7fc f958 	bl	8001a78 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d902      	bls.n	80057d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	73fb      	strb	r3, [r7, #15]
        break;
 80057d6:	e005      	b.n	80057e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057d8:	4b36      	ldr	r3, [pc, #216]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1ef      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d15f      	bne.n	80058aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d110      	bne.n	8005812 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057f0:	4b30      	ldr	r3, [pc, #192]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80057f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6892      	ldr	r2, [r2, #8]
 8005800:	0211      	lsls	r1, r2, #8
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68d2      	ldr	r2, [r2, #12]
 8005806:	06d2      	lsls	r2, r2, #27
 8005808:	430a      	orrs	r2, r1
 800580a:	492a      	ldr	r1, [pc, #168]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800580c:	4313      	orrs	r3, r2
 800580e:	610b      	str	r3, [r1, #16]
 8005810:	e027      	b.n	8005862 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d112      	bne.n	800583e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005818:	4b26      	ldr	r3, [pc, #152]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005820:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	6892      	ldr	r2, [r2, #8]
 8005828:	0211      	lsls	r1, r2, #8
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6912      	ldr	r2, [r2, #16]
 800582e:	0852      	lsrs	r2, r2, #1
 8005830:	3a01      	subs	r2, #1
 8005832:	0552      	lsls	r2, r2, #21
 8005834:	430a      	orrs	r2, r1
 8005836:	491f      	ldr	r1, [pc, #124]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005838:	4313      	orrs	r3, r2
 800583a:	610b      	str	r3, [r1, #16]
 800583c:	e011      	b.n	8005862 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800583e:	4b1d      	ldr	r3, [pc, #116]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005846:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6892      	ldr	r2, [r2, #8]
 800584e:	0211      	lsls	r1, r2, #8
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6952      	ldr	r2, [r2, #20]
 8005854:	0852      	lsrs	r2, r2, #1
 8005856:	3a01      	subs	r2, #1
 8005858:	0652      	lsls	r2, r2, #25
 800585a:	430a      	orrs	r2, r1
 800585c:	4915      	ldr	r1, [pc, #84]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800585e:	4313      	orrs	r3, r2
 8005860:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005862:	4b14      	ldr	r3, [pc, #80]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a13      	ldr	r2, [pc, #76]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005868:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800586c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800586e:	f7fc f903 	bl	8001a78 <HAL_GetTick>
 8005872:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005874:	e009      	b.n	800588a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005876:	f7fc f8ff 	bl	8001a78 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d902      	bls.n	800588a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	73fb      	strb	r3, [r7, #15]
          break;
 8005888:	e005      	b.n	8005896 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800588a:	4b0a      	ldr	r3, [pc, #40]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0ef      	beq.n	8005876 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005896:	7bfb      	ldrb	r3, [r7, #15]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d106      	bne.n	80058aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800589c:	4b05      	ldr	r3, [pc, #20]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	4903      	ldr	r1, [pc, #12]	@ (80058b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	40021000 	.word	0x40021000

080058b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e095      	b.n	80059f6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d108      	bne.n	80058e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058da:	d009      	beq.n	80058f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	61da      	str	r2, [r3, #28]
 80058e2:	e005      	b.n	80058f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7fb fef4 	bl	80016f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005926:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005930:	d902      	bls.n	8005938 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
 8005936:	e002      	b.n	800593e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005938:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800593c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005946:	d007      	beq.n	8005958 <HAL_SPI_Init+0xa0>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005950:	d002      	beq.n	8005958 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005968:	431a      	orrs	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	431a      	orrs	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	69db      	ldr	r3, [r3, #28]
 800598c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005990:	431a      	orrs	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800599a:	ea42 0103 	orr.w	r1, r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	0c1b      	lsrs	r3, r3, #16
 80059b4:	f003 0204 	and.w	r2, r3, #4
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059bc:	f003 0310 	and.w	r3, r3, #16
 80059c0:	431a      	orrs	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c6:	f003 0308 	and.w	r3, r3, #8
 80059ca:	431a      	orrs	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80059d4:	ea42 0103 	orr.w	r1, r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
 8005a0c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a14:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d00c      	beq.n	8005a3c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a28:	d106      	bne.n	8005a38 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d102      	bne.n	8005a38 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005a32:	7dfb      	ldrb	r3, [r7, #23]
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d001      	beq.n	8005a3c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005a38:	2302      	movs	r3, #2
 8005a3a:	e158      	b.n	8005cee <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d005      	beq.n	8005a4e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005a48:	887b      	ldrh	r3, [r7, #2]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e14d      	b.n	8005cee <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e146      	b.n	8005cee <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b04      	cmp	r3, #4
 8005a72:	d003      	beq.n	8005a7c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2205      	movs	r2, #5
 8005a78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	887a      	ldrh	r2, [r7, #2]
 8005a8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	887a      	ldrh	r2, [r7, #2]
 8005a92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	887a      	ldrh	r2, [r7, #2]
 8005a9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	887a      	ldrh	r2, [r7, #2]
 8005aa6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005ac4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ace:	d908      	bls.n	8005ae2 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ade:	605a      	str	r2, [r3, #4]
 8005ae0:	e06f      	b.n	8005bc2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005af0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afc:	d126      	bne.n	8005b4c <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10f      	bne.n	8005b2a <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b18:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	085b      	lsrs	r3, r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b28:	e010      	b.n	8005b4c <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b38:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	085b      	lsrs	r3, r3, #1
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	3301      	adds	r3, #1
 8005b46:	b29a      	uxth	r2, r3
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b56:	d134      	bne.n	8005bc2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b66:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d111      	bne.n	8005b9c <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b86:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	085b      	lsrs	r3, r3, #1
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005b9a:	e012      	b.n	8005bc2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005baa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	085b      	lsrs	r3, r3, #1
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3301      	adds	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	d108      	bne.n	8005be0 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd2:	4a49      	ldr	r2, [pc, #292]	@ (8005cf8 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005bd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bda:	4a48      	ldr	r2, [pc, #288]	@ (8005cfc <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005bde:	e007      	b.n	8005bf0 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005be4:	4a46      	ldr	r2, [pc, #280]	@ (8005d00 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8005be6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bec:	4a45      	ldr	r2, [pc, #276]	@ (8005d04 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005bee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf4:	4a44      	ldr	r2, [pc, #272]	@ (8005d08 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8005bf6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c10:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c18:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005c1a:	f7fd fcbd 	bl	8003598 <HAL_DMA_Start_IT>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00b      	beq.n	8005c3c <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c28:	f043 0210 	orr.w	r2, r3, #16
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e058      	b.n	8005cee <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0201 	orr.w	r2, r2, #1
 8005c4a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c58:	2200      	movs	r2, #0
 8005c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c60:	2200      	movs	r2, #0
 8005c62:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c68:	2200      	movs	r2, #0
 8005c6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c74:	4619      	mov	r1, r3
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c82:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005c84:	f7fd fc88 	bl	8003598 <HAL_DMA_Start_IT>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00b      	beq.n	8005ca6 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c92:	f043 0210 	orr.w	r2, r3, #16
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e023      	b.n	8005cee <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb0:	2b40      	cmp	r3, #64	@ 0x40
 8005cb2:	d007      	beq.n	8005cc4 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cc2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0220 	orr.w	r2, r2, #32
 8005cda:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0202 	orr.w	r2, r2, #2
 8005cea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3718      	adds	r7, #24
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	080062c1 	.word	0x080062c1
 8005cfc:	08006189 	.word	0x08006189
 8005d00:	080062dd 	.word	0x080062dd
 8005d04:	08006231 	.word	0x08006231
 8005d08:	080062f9 	.word	0x080062f9

08005d0c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b08a      	sub	sp, #40	@ 0x28
 8005d10:	af02      	add	r7, sp, #8
 8005d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005d18:	4b88      	ldr	r3, [pc, #544]	@ (8005f3c <HAL_SPI_Abort+0x230>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a88      	ldr	r2, [pc, #544]	@ (8005f40 <HAL_SPI_Abort+0x234>)
 8005d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d22:	0a5b      	lsrs	r3, r3, #9
 8005d24:	2264      	movs	r2, #100	@ 0x64
 8005d26:	fb02 f303 	mul.w	r3, r2, r3
 8005d2a:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0220 	bic.w	r2, r2, #32
 8005d3e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d4a:	2b80      	cmp	r3, #128	@ 0x80
 8005d4c:	d117      	bne.n	8005d7e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a7c      	ldr	r2, [pc, #496]	@ (8005f44 <HAL_SPI_Abort+0x238>)
 8005d52:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d5e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8005d66:	e008      	b.n	8005d7a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b07      	cmp	r3, #7
 8005d78:	d1ec      	bne.n	8005d54 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d88:	2b40      	cmp	r3, #64	@ 0x40
 8005d8a:	d117      	bne.n	8005dbc <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a6e      	ldr	r2, [pc, #440]	@ (8005f48 <HAL_SPI_Abort+0x23c>)
 8005d90:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d106      	bne.n	8005da6 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8005da4:	e008      	b.n	8005db8 <HAL_SPI_Abort+0xac>
      }
      count--;
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	3b01      	subs	r3, #1
 8005daa:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b07      	cmp	r3, #7
 8005db6:	d1ec      	bne.n	8005d92 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d141      	bne.n	8005e4e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d03d      	beq.n	8005e4e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fd fc3a 	bl	8003658 <HAL_DMA_Abort>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2240      	movs	r2, #64	@ 0x40
 8005dee:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 0202 	bic.w	r2, r2, #2
 8005dfe:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005e00:	f7fb fe3a 	bl	8001a78 <HAL_GetTick>
 8005e04:	4603      	mov	r3, r0
 8005e06:	461a      	mov	r2, r3
 8005e08:	2164      	movs	r1, #100	@ 0x64
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fc20 	bl	8006650 <SPI_EndRxTxTransaction>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2240      	movs	r2, #64	@ 0x40
 8005e1a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e2a:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8005e2c:	f7fb fe24 	bl	8001a78 <HAL_GetTick>
 8005e30:	4603      	mov	r3, r0
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	2364      	movs	r3, #100	@ 0x64
 8005e36:	2200      	movs	r2, #0
 8005e38:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 fb19 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2240      	movs	r2, #64	@ 0x40
 8005e4c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d143      	bne.n	8005ee4 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d03f      	beq.n	8005ee4 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e68:	2200      	movs	r2, #0
 8005e6a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7fd fbf1 	bl	8003658 <HAL_DMA_Abort>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d002      	beq.n	8005e82 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2240      	movs	r2, #64	@ 0x40
 8005e80:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e90:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005e92:	f7fb fdf1 	bl	8001a78 <HAL_GetTick>
 8005e96:	4603      	mov	r3, r0
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	2364      	movs	r3, #100	@ 0x64
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	2180      	movs	r1, #128	@ 0x80
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 fa5f 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2240      	movs	r2, #64	@ 0x40
 8005eb0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8005eb2:	f7fb fde1 	bl	8001a78 <HAL_GetTick>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	2364      	movs	r3, #100	@ 0x64
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fad6 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d002      	beq.n	8005ed4 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2240      	movs	r2, #64	@ 0x40
 8005ed2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	685a      	ldr	r2, [r3, #4]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0201 	bic.w	r2, r2, #1
 8005ee2:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ef6:	2b40      	cmp	r3, #64	@ 0x40
 8005ef8:	d102      	bne.n	8005f00 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	77fb      	strb	r3, [r7, #31]
 8005efe:	e002      	b.n	8005f06 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f06:	2300      	movs	r3, #0
 8005f08:	613b      	str	r3, [r7, #16]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	613b      	str	r3, [r7, #16]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	613b      	str	r3, [r7, #16]
 8005f1a:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8005f32:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3720      	adds	r7, #32
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	20000074 	.word	0x20000074
 8005f40:	057619f1 	.word	0x057619f1
 8005f44:	0800679d 	.word	0x0800679d
 8005f48:	080066dd 	.word	0x080066dd

08005f4c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f64:	69bb      	ldr	r3, [r7, #24]
 8005f66:	099b      	lsrs	r3, r3, #6
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10f      	bne.n	8005f90 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00a      	beq.n	8005f90 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	099b      	lsrs	r3, r3, #6
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d004      	beq.n	8005f90 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	4798      	blx	r3
    return;
 8005f8e:	e0d7      	b.n	8006140 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	085b      	lsrs	r3, r3, #1
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <HAL_SPI_IRQHandler+0x66>
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	09db      	lsrs	r3, r3, #7
 8005fa0:	f003 0301 	and.w	r3, r3, #1
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d004      	beq.n	8005fb2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	4798      	blx	r3
    return;
 8005fb0:	e0c6      	b.n	8006140 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10c      	bne.n	8005fd8 <HAL_SPI_IRQHandler+0x8c>
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	099b      	lsrs	r3, r3, #6
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	0a1b      	lsrs	r3, r3, #8
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 80b4 	beq.w	8006140 <HAL_SPI_IRQHandler+0x1f4>
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	095b      	lsrs	r3, r3, #5
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80ad 	beq.w	8006140 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	099b      	lsrs	r3, r3, #6
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d023      	beq.n	800603a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b03      	cmp	r3, #3
 8005ffc:	d011      	beq.n	8006022 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006002:	f043 0204 	orr.w	r2, r3, #4
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800600a:	2300      	movs	r3, #0
 800600c:	617b      	str	r3, [r7, #20]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	e00b      	b.n	800603a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006022:	2300      	movs	r3, #0
 8006024:	613b      	str	r3, [r7, #16]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	613b      	str	r3, [r7, #16]
 8006036:	693b      	ldr	r3, [r7, #16]
        return;
 8006038:	e082      	b.n	8006140 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d014      	beq.n	8006070 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800604a:	f043 0201 	orr.w	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006052:	2300      	movs	r3, #0
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800606c:	601a      	str	r2, [r3, #0]
 800606e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	0a1b      	lsrs	r3, r3, #8
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00c      	beq.n	8006096 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006080:	f043 0208 	orr.w	r2, r3, #8
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006088:	2300      	movs	r3, #0
 800608a:	60bb      	str	r3, [r7, #8]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	60bb      	str	r3, [r7, #8]
 8006094:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800609a:	2b00      	cmp	r3, #0
 800609c:	d04f      	beq.n	800613e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060ac:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d104      	bne.n	80060ca <HAL_SPI_IRQHandler+0x17e>
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d034      	beq.n	8006134 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f022 0203 	bic.w	r2, r2, #3
 80060d8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d011      	beq.n	8006106 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e6:	4a18      	ldr	r2, [pc, #96]	@ (8006148 <HAL_SPI_IRQHandler+0x1fc>)
 80060e8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7fd faf0 	bl	80036d4 <HAL_DMA_Abort_IT>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d005      	beq.n	8006106 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800610a:	2b00      	cmp	r3, #0
 800610c:	d016      	beq.n	800613c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006112:	4a0d      	ldr	r2, [pc, #52]	@ (8006148 <HAL_SPI_IRQHandler+0x1fc>)
 8006114:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800611a:	4618      	mov	r0, r3
 800611c:	f7fd fada 	bl	80036d4 <HAL_DMA_Abort_IT>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00a      	beq.n	800613c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800612a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006132:	e003      	b.n	800613c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fb f929 	bl	800138c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800613a:	e000      	b.n	800613e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800613c:	bf00      	nop
    return;
 800613e:	bf00      	nop
  }
}
 8006140:	3720      	adds	r7, #32
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	08006339 	.word	0x08006339

0800614c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006194:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006196:	f7fb fc6f 	bl	8001a78 <HAL_GetTick>
 800619a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b20      	cmp	r3, #32
 80061a8:	d03c      	beq.n	8006224 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f022 0220 	bic.w	r2, r2, #32
 80061b8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10d      	bne.n	80061de <SPI_DMAReceiveCplt+0x56>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ca:	d108      	bne.n	80061de <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 0203 	bic.w	r2, r2, #3
 80061da:	605a      	str	r2, [r3, #4]
 80061dc:	e007      	b.n	80061ee <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0201 	bic.w	r2, r2, #1
 80061ec:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	2164      	movs	r1, #100	@ 0x64
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 f9d4 	bl	80065a0 <SPI_EndRxTransaction>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d002      	beq.n	8006204 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2220      	movs	r2, #32
 8006202:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f7fb f8b5 	bl	800138c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006222:	e002      	b.n	800622a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f7ff ff91 	bl	800614c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800623e:	f7fb fc1b 	bl	8001a78 <HAL_GetTick>
 8006242:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0320 	and.w	r3, r3, #32
 800624e:	2b20      	cmp	r3, #32
 8006250:	d030      	beq.n	80062b4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0220 	bic.w	r2, r2, #32
 8006260:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	2164      	movs	r1, #100	@ 0x64
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 f9f2 	bl	8006650 <SPI_EndRxTxTransaction>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d005      	beq.n	800627e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006276:	f043 0220 	orr.w	r2, r3, #32
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0203 	bic.w	r2, r2, #3
 800628c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f7fb f86d 	bl	800138c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80062b2:	e002      	b.n	80062ba <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f7fb f84b 	bl	8001350 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f7ff ff46 	bl	8006160 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062d4:	bf00      	nop
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f7ff ff42 	bl	8006174 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062f0:	bf00      	nop
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 0203 	bic.w	r2, r2, #3
 8006314:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800631a:	f043 0210 	orr.w	r2, r3, #16
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f7fb f82e 	bl	800138c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006330:	bf00      	nop
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006344:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006354:	68f8      	ldr	r0, [r7, #12]
 8006356:	f7fb f819 	bl	800138c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800635a:	bf00      	nop
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
	...

08006364 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006374:	f7fb fb80 	bl	8001a78 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	1a9b      	subs	r3, r3, r2
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	4413      	add	r3, r2
 8006382:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006384:	f7fb fb78 	bl	8001a78 <HAL_GetTick>
 8006388:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800638a:	4b39      	ldr	r3, [pc, #228]	@ (8006470 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	015b      	lsls	r3, r3, #5
 8006390:	0d1b      	lsrs	r3, r3, #20
 8006392:	69fa      	ldr	r2, [r7, #28]
 8006394:	fb02 f303 	mul.w	r3, r2, r3
 8006398:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800639a:	e054      	b.n	8006446 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a2:	d050      	beq.n	8006446 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063a4:	f7fb fb68 	bl	8001a78 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	69fa      	ldr	r2, [r7, #28]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d902      	bls.n	80063ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d13d      	bne.n	8006436 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80063c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063d2:	d111      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063dc:	d004      	beq.n	80063e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063e6:	d107      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006400:	d10f      	bne.n	8006422 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006410:	601a      	str	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006420:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e017      	b.n	8006466 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d101      	bne.n	8006440 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	3b01      	subs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4013      	ands	r3, r2
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	429a      	cmp	r2, r3
 8006454:	bf0c      	ite	eq
 8006456:	2301      	moveq	r3, #1
 8006458:	2300      	movne	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	461a      	mov	r2, r3
 800645e:	79fb      	ldrb	r3, [r7, #7]
 8006460:	429a      	cmp	r2, r3
 8006462:	d19b      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	20000074 	.word	0x20000074

08006474 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	@ 0x28
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006486:	f7fb faf7 	bl	8001a78 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648e:	1a9b      	subs	r3, r3, r2
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	4413      	add	r3, r2
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006496:	f7fb faef 	bl	8001a78 <HAL_GetTick>
 800649a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	330c      	adds	r3, #12
 80064a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064a4:	4b3d      	ldr	r3, [pc, #244]	@ (800659c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	4613      	mov	r3, r2
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	4413      	add	r3, r2
 80064ae:	00da      	lsls	r2, r3, #3
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	0d1b      	lsrs	r3, r3, #20
 80064b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064b6:	fb02 f303 	mul.w	r3, r2, r3
 80064ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80064bc:	e060      	b.n	8006580 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064c4:	d107      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d104      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064dc:	d050      	beq.n	8006580 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064de:	f7fb facb 	bl	8001a78 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d902      	bls.n	80064f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d13d      	bne.n	8006570 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006502:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800650c:	d111      	bne.n	8006532 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006516:	d004      	beq.n	8006522 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006520:	d107      	bne.n	8006532 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006530:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800653a:	d10f      	bne.n	800655c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800655a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e010      	b.n	8006592 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d101      	bne.n	800657a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006576:	2300      	movs	r3, #0
 8006578:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	3b01      	subs	r3, #1
 800657e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	4013      	ands	r3, r2
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	429a      	cmp	r2, r3
 800658e:	d196      	bne.n	80064be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3728      	adds	r7, #40	@ 0x28
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000074 	.word	0x20000074

080065a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af02      	add	r7, sp, #8
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065b4:	d111      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065be:	d004      	beq.n	80065ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065c8:	d107      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	9300      	str	r3, [sp, #0]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	2200      	movs	r2, #0
 80065e2:	2180      	movs	r1, #128	@ 0x80
 80065e4:	68f8      	ldr	r0, [r7, #12]
 80065e6:	f7ff febd 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d007      	beq.n	8006600 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f4:	f043 0220 	orr.w	r2, r3, #32
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e023      	b.n	8006648 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006608:	d11d      	bne.n	8006646 <SPI_EndRxTransaction+0xa6>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006612:	d004      	beq.n	800661e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800661c:	d113      	bne.n	8006646 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2200      	movs	r2, #0
 8006626:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f7ff ff22 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d007      	beq.n	8006646 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800663a:	f043 0220 	orr.w	r2, r3, #32
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e000      	b.n	8006648 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006646:	2300      	movs	r3, #0
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af02      	add	r7, sp, #8
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2200      	movs	r2, #0
 8006664:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff ff03 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d007      	beq.n	8006684 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006678:	f043 0220 	orr.w	r2, r3, #32
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e027      	b.n	80066d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2200      	movs	r2, #0
 800668c:	2180      	movs	r1, #128	@ 0x80
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f7ff fe68 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d007      	beq.n	80066aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800669e:	f043 0220 	orr.w	r2, r3, #32
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e014      	b.n	80066d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f7ff fedc 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d007      	beq.n	80066d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c6:	f043 0220 	orr.w	r2, r3, #32
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e000      	b.n	80066d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066f2:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80066f4:	4b27      	ldr	r3, [pc, #156]	@ (8006794 <SPI_AbortRx_ISR+0xb8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a27      	ldr	r2, [pc, #156]	@ (8006798 <SPI_AbortRx_ISR+0xbc>)
 80066fa:	fba2 2303 	umull	r2, r3, r2, r3
 80066fe:	0a5b      	lsrs	r3, r3, #9
 8006700:	2264      	movs	r2, #100	@ 0x64
 8006702:	fb02 f303 	mul.w	r3, r2, r3
 8006706:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006716:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d106      	bne.n	800672c <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006722:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800672a:	e009      	b.n	8006740 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3b01      	subs	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673c:	2b40      	cmp	r3, #64	@ 0x40
 800673e:	d0eb      	beq.n	8006718 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006740:	f7fb f99a 	bl	8001a78 <HAL_GetTick>
 8006744:	4603      	mov	r3, r0
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	2364      	movs	r3, #100	@ 0x64
 800674a:	2200      	movs	r2, #0
 800674c:	2180      	movs	r1, #128	@ 0x80
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f7ff fe08 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2240      	movs	r2, #64	@ 0x40
 800675e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006760:	f7fb f98a 	bl	8001a78 <HAL_GetTick>
 8006764:	4603      	mov	r3, r0
 8006766:	9300      	str	r3, [sp, #0]
 8006768:	2364      	movs	r3, #100	@ 0x64
 800676a:	2200      	movs	r2, #0
 800676c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7ff fe7f 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2240      	movs	r2, #64	@ 0x40
 8006780:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2207      	movs	r2, #7
 8006786:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800678a:	bf00      	nop
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000074 	.word	0x20000074
 8006798:	057619f1 	.word	0x057619f1

0800679c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af02      	add	r7, sp, #8
 80067a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80067a4:	4b4c      	ldr	r3, [pc, #304]	@ (80068d8 <SPI_AbortTx_ISR+0x13c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a4c      	ldr	r2, [pc, #304]	@ (80068dc <SPI_AbortTx_ISR+0x140>)
 80067aa:	fba2 2303 	umull	r2, r3, r2, r3
 80067ae:	0a5b      	lsrs	r3, r3, #9
 80067b0:	2264      	movs	r2, #100	@ 0x64
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80067c6:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d106      	bne.n	80067dc <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80067da:	e009      	b.n	80067f0 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	3b01      	subs	r3, #1
 80067e0:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ec:	2b80      	cmp	r3, #128	@ 0x80
 80067ee:	d0eb      	beq.n	80067c8 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80067f0:	f7fb f942 	bl	8001a78 <HAL_GetTick>
 80067f4:	4603      	mov	r3, r0
 80067f6:	461a      	mov	r2, r3
 80067f8:	2164      	movs	r1, #100	@ 0x64
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f7ff ff28 	bl	8006650 <SPI_EndRxTxTransaction>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2240      	movs	r2, #64	@ 0x40
 800680a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800681a:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800681c:	f7fb f92c 	bl	8001a78 <HAL_GetTick>
 8006820:	4603      	mov	r3, r0
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	2364      	movs	r3, #100	@ 0x64
 8006826:	2200      	movs	r2, #0
 8006828:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fe21 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d002      	beq.n	800683e <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2240      	movs	r2, #64	@ 0x40
 800683c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006848:	2b40      	cmp	r3, #64	@ 0x40
 800684a:	d13c      	bne.n	80068c6 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800685a:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d106      	bne.n	8006870 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006866:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800686e:	e009      	b.n	8006884 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	3b01      	subs	r3, #1
 8006874:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006880:	2b40      	cmp	r3, #64	@ 0x40
 8006882:	d0eb      	beq.n	800685c <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006884:	f7fb f8f8 	bl	8001a78 <HAL_GetTick>
 8006888:	4603      	mov	r3, r0
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	2364      	movs	r3, #100	@ 0x64
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	@ 0x80
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff fd66 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2240      	movs	r2, #64	@ 0x40
 80068a2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80068a4:	f7fb f8e8 	bl	8001a78 <HAL_GetTick>
 80068a8:	4603      	mov	r3, r0
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	2364      	movs	r3, #100	@ 0x64
 80068ae:	2200      	movs	r2, #0
 80068b0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f7ff fddd 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2240      	movs	r2, #64	@ 0x40
 80068c4:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2207      	movs	r2, #7
 80068ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80068ce:	bf00      	nop
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20000074 	.word	0x20000074
 80068dc:	057619f1 	.word	0x057619f1

080068e0 <memset>:
 80068e0:	4402      	add	r2, r0
 80068e2:	4603      	mov	r3, r0
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d100      	bne.n	80068ea <memset+0xa>
 80068e8:	4770      	bx	lr
 80068ea:	f803 1b01 	strb.w	r1, [r3], #1
 80068ee:	e7f9      	b.n	80068e4 <memset+0x4>

080068f0 <__libc_init_array>:
 80068f0:	b570      	push	{r4, r5, r6, lr}
 80068f2:	4d0d      	ldr	r5, [pc, #52]	@ (8006928 <__libc_init_array+0x38>)
 80068f4:	4c0d      	ldr	r4, [pc, #52]	@ (800692c <__libc_init_array+0x3c>)
 80068f6:	1b64      	subs	r4, r4, r5
 80068f8:	10a4      	asrs	r4, r4, #2
 80068fa:	2600      	movs	r6, #0
 80068fc:	42a6      	cmp	r6, r4
 80068fe:	d109      	bne.n	8006914 <__libc_init_array+0x24>
 8006900:	4d0b      	ldr	r5, [pc, #44]	@ (8006930 <__libc_init_array+0x40>)
 8006902:	4c0c      	ldr	r4, [pc, #48]	@ (8006934 <__libc_init_array+0x44>)
 8006904:	f000 f826 	bl	8006954 <_init>
 8006908:	1b64      	subs	r4, r4, r5
 800690a:	10a4      	asrs	r4, r4, #2
 800690c:	2600      	movs	r6, #0
 800690e:	42a6      	cmp	r6, r4
 8006910:	d105      	bne.n	800691e <__libc_init_array+0x2e>
 8006912:	bd70      	pop	{r4, r5, r6, pc}
 8006914:	f855 3b04 	ldr.w	r3, [r5], #4
 8006918:	4798      	blx	r3
 800691a:	3601      	adds	r6, #1
 800691c:	e7ee      	b.n	80068fc <__libc_init_array+0xc>
 800691e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006922:	4798      	blx	r3
 8006924:	3601      	adds	r6, #1
 8006926:	e7f2      	b.n	800690e <__libc_init_array+0x1e>
 8006928:	080069d8 	.word	0x080069d8
 800692c:	080069d8 	.word	0x080069d8
 8006930:	080069d8 	.word	0x080069d8
 8006934:	080069dc 	.word	0x080069dc

08006938 <memcpy>:
 8006938:	440a      	add	r2, r1
 800693a:	4291      	cmp	r1, r2
 800693c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006940:	d100      	bne.n	8006944 <memcpy+0xc>
 8006942:	4770      	bx	lr
 8006944:	b510      	push	{r4, lr}
 8006946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800694a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800694e:	4291      	cmp	r1, r2
 8006950:	d1f9      	bne.n	8006946 <memcpy+0xe>
 8006952:	bd10      	pop	{r4, pc}

08006954 <_init>:
 8006954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006956:	bf00      	nop
 8006958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695a:	bc08      	pop	{r3}
 800695c:	469e      	mov	lr, r3
 800695e:	4770      	bx	lr

08006960 <_fini>:
 8006960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006962:	bf00      	nop
 8006964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006966:	bc08      	pop	{r3}
 8006968:	469e      	mov	lr, r3
 800696a:	4770      	bx	lr
