/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_a.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119408,
        0,
        10,
        soc_A9JTAG_M0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x41ff27ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118408,
        0,
        10,
        soc_A9JTAG_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00f00bc3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119500,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118500,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811990c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811991c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811da00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811980c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_A9JTAG_S0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACCEPTABLEFRAMETYPEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3abb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ACCEPTABLEFRAMETYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACCEPTABLEFRAMETYPETABLE_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ACCEPTABLEFRAMETYPETABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACCEPTABLEFRAMETYPETABLE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ACCEPTABLEFRAMETYPETABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACL_GENERAL_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b7,
        0,
        8,
        soc_ACL_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f11111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACL_RECEIVEDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3670,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ACL_RECEIVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACL_TCAM_ACCESSENABLERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b8,
        0,
        4,
        soc_ACL_TCAM_ACCESSENABLERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_CONTROL_REGr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016004,
        0,
        3,
        soc_ACPAL_ACPAL_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_ERR_RESP_ADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016010,
        SOC_REG_FLAG_RO,
        1,
        soc_ACPAL_ACPAL_ERR_RESP_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_ERR_RESP_AWIDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016014,
        SOC_REG_FLAG_RO,
        2,
        soc_ACPAL_ACPAL_ERR_RESP_AWIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00033fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_ERR_RESP_INTR_MASKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1801600c,
        0,
        1,
        soc_ACPAL_ACPAL_ERR_RESP_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_ERR_RESP_INTR_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016008,
        0,
        1,
        soc_ACPAL_ACPAL_ERR_RESP_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_ERR_RESP_OTHER_ATTRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016018,
        SOC_REG_FLAG_RO,
        7,
        soc_ACPAL_ACPAL_ERR_RESP_OTHER_ATTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ACPAL_ACPAL_SYNC_REGr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18016000,
        SOC_REG_FLAG_RO,
        1,
        soc_ACPAL_ACPAL_SYNC_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILE1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a4,
        0,
        8,
        soc_ACTIONPROFILE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILE2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a5,
        0,
        8,
        soc_ACTIONPROFILE2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILE3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a6,
        0,
        1,
        soc_ACTIONPROFILE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEACCEPTABLEFRAMETYPESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60e4,
        0,
        8,
        soc_ACTIONPROFILEACCEPTABLEFRAMETYPESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEDANOTFOUNDMAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a6,
        0,
        8,
        soc_ACTIONPROFILEDANOTFOUNDMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEGENERALr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6168,
        0,
        6,
        soc_ACTIONPROFILEGENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEMCRPFr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6167,
        0,
        8,
        soc_ACTIONPROFILEMCRPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEPBPSADROPMAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60df,
        0,
        8,
        soc_ACTIONPROFILEPBPSADROPMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILESADROPMAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a0,
        0,
        8,
        soc_ACTIONPROFILESADROPMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILESAMEINTERFACEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a5,
        0,
        2,
        soc_ACTIONPROFILESAMEINTERFACEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILESANOTFOUNDMAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a1,
        0,
        8,
        soc_ACTIONPROFILESANOTFOUNDMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIONPROFILEUCRPFr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6166,
        0,
        2,
        soc_ACTIONPROFILEUCRPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ACTION_CONTROL_TMr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010800,
        0,
        2,
        soc_ACTION_CONTROL_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ACTION_CONTROL_TM_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010800,
        0,
        2,
        soc_ACTION_CONTROL_TM_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIVATETIMERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x382,
        0,
        1,
        soc_ACTIVATETIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIVEPUSHQUEUEIDr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x346,
        0,
        1,
        soc_ACTIVEPUSHQUEUEIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ACTIVEQUEUECOUNTr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3a3,
        0,
        2,
        soc_ACTIVEQUEUECOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AC_OPERATINGCONDITIONS1r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1804,
        0,
        3,
        soc_AC_OPERATINGCONDITIONS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AC_OPERATINGCONDITIONS2r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1805,
        0,
        4,
        soc_AC_OPERATINGCONDITIONS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AC_OPERATINGCONDITIONS3r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1807,
        0,
        4,
        soc_AC_OPERATINGCONDITIONS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AC_OPERATINGCONDITIONS4r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x181a,
        0,
        3,
        soc_AC_OPERATINGCONDITIONS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ADVASTATISTICSENr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58e0,
        0,
        1,
        soc_ADVASTATISTICSENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_CONFIG0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_AGER_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000640, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_CONFIG1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001a,
        0,
        7,
        soc_AGER_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_EVENT_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80060,
        0,
        2,
        soc_AGER_EVENT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_EVENT_THRESHr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_AGER_EVENT_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_STATUSr */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8005f,
        0,
        1,
        soc_AGER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_0r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001d,
        0,
        2,
        soc_AGER_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_1r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001e,
        0,
        2,
        soc_AGER_THRESH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_2r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8001f,
        0,
        2,
        soc_AGER_THRESH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_3r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80020,
        0,
        2,
        soc_AGER_THRESH_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_4r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80021,
        0,
        2,
        soc_AGER_THRESH_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_5r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80022,
        0,
        2,
        soc_AGER_THRESH_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_6r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80023,
        0,
        2,
        soc_AGER_THRESH_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_7r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80024,
        0,
        2,
        soc_AGER_THRESH_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_8r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80025,
        0,
        2,
        soc_AGER_THRESH_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_9r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80026,
        0,
        2,
        soc_AGER_THRESH_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_10r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80027,
        0,
        2,
        soc_AGER_THRESH_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_11r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80028,
        0,
        2,
        soc_AGER_THRESH_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_12r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x80029,
        0,
        2,
        soc_AGER_THRESH_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_13r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002a,
        0,
        2,
        soc_AGER_THRESH_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_14r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002b,
        0,
        2,
        soc_AGER_THRESH_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGER_THRESH_15r */
        soc_block_list[20],
        soc_genreg,
        1,
        0x8002c,
        0,
        2,
        soc_AGER_THRESH_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003c,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80032,
        0,
        2,
        soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028b00,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028b00,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80042,
        0,
        4,
        soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80075,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003d,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028c00,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028c00,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80043,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80076,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_CTR_ECC_CONTROL_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080017,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001700,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_CTR_ECC_CONTROL_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080009,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_CTR_ECC_CONTROL_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000900,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGING_CTR_MEM_DEBUGr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_AGING_CTR_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_DFT_CNT_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080016,
        0,
        1,
        soc_AGING_DFT_CNT_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_DFT_CNT_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001600,
        0,
        1,
        soc_AGING_DFT_CNT_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_DFT_CNT_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080008,
        0,
        1,
        soc_AGING_DFT_CNT_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_DFT_CNT_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000800,
        0,
        1,
        soc_AGING_DFT_CNT_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_ERROR_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08001a,
        0,
        6,
        soc_AGING_ERROR_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_ERROR_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001a00,
        0,
        6,
        soc_AGING_ERROR_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_ERROR_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000c,
        0,
        6,
        soc_AGING_ERROR_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_ERROR_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000c00,
        0,
        6,
        soc_AGING_ERROR_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_ERROR_MASK_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08001b,
        0,
        6,
        soc_AGING_ERROR_MASK_EXTr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_ERROR_MASK_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001b00,
        0,
        6,
        soc_AGING_ERROR_MASK_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_ERROR_MASK_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000d,
        0,
        6,
        soc_AGING_ERROR_MASK_EXTr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_ERROR_MASK_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000d00,
        0,
        6,
        soc_AGING_ERROR_MASK_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_EXP_ECC_CONTROL_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080018,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_EXP_ECC_CONTROL_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001800,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_EXP_ECC_CONTROL_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000a,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_EXP_ECC_CONTROL_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000a00,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_AGING_EXP_MEM_DEBUGr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_AGING_CTR_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_LMT_ECC_CONTROL_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080019,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_LMT_ECC_CONTROL_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001900,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AGING_LMT_ECC_CONTROL_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd08000b,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AGING_LMT_ECC_CONTROL_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000b00,
        0,
        2,
        soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ALLESADIRBRIDGESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ALLESADIRBRIDGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ALLOWED_LINKSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3680,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ALLOWED_LINKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3683,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ALLRBRIDGESMACCONFIGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6187,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ALLRBRIDGESMACCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080267,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42012200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d36,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013600,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d34,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42012300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080268,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d37,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013700,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d35,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080269,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d38,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013800,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d36,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM0_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM0_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110408,
        0,
        11,
        soc_AMAC_IDM0_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x3fff07c5, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM0_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110408,
        0,
        13,
        soc_AMAC_IDM0_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ef00045, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM0_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110500,
        SOC_REG_FLAG_RO,
        1,
        soc_AMAC_IDM0_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0001b000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM0_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18110500,
        SOC_REG_FLAG_RO,
        1,
        soc_AMAC_IDM0_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001b000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811fa00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811f800,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM1_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811f804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM1_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111408,
        0,
        11,
        soc_AMAC_IDM0_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x3fff07c5, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM1_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811f408,
        0,
        13,
        soc_AMAC_IDM0_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ef00045, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AMAC_IDM1_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111500,
        SOC_REG_FLAG_RO,
        1,
        soc_AMAC_IDM0_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0001b000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AMAC_IDM1_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811f500,
        SOC_REG_FLAG_RO,
        1,
        soc_AMAC_IDM0_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001b000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080010,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000200,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000200,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080010,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060c,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000c00,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000600,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080012,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000300,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000300,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080012,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060d,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000d00,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000700,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08000c,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000000,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000000,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08000c,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060a,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000a00,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000f00,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08000e,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000100,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000100,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08000e,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060b,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000b00,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000400,
        0,
        3,
        soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AOPSTHr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80950,
        0,
        2,
        soc_AOPSTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810ea00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBR_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810e80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811ca00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBS_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811c80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812291c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18122804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBV_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812280c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813191c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131408,
        0,
        10,
        soc_APBW_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0ff37fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x4fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131500,
        SOC_REG_FLAG_RO,
        4,
        soc_APBW_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBW_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813180c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a90c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813090c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_CONTROL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a91c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813091c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_FLAGS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813291c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_ERROR_LOG_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811aa00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a408,
        0,
        2,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130408,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132408,
        0,
        2,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a408,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_CONTROL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_CONTROL_BCM88950_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a800,
        0,
        1,
        soc_ROM_S_0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_READ_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18130804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a80c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813080c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBX_IDM_IDM_RESET_WRITE_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813280c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813190c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813191c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131408,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18131804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBY_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813180c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810fa00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBY_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810f80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810890c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810891c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBY_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810880c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813290c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813291c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132408,
        0,
        2,
        soc_APBZ_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18132804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_APBZ_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813280c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812191c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_APBZ_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812180c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811890c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811891c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18118804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_APBZ_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811880c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ARBITERCONFIGURATIONr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b05,
        0,
        3,
        soc_ARBITERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ARB_EOP_DEBUGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000f,
        0,
        17,
        soc_ARB_EOP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000d00,
        0,
        17,
        soc_ARB_EOP_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000f,
        0,
        16,
        soc_ARB_EOP_DEBUG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000d00,
        0,
        17,
        soc_ARB_EOP_DEBUG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8070c,
        0,
        16,
        soc_ARB_EOP_DEBUG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010c00,
        0,
        16,
        soc_ARB_EOP_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000f,
        0,
        14,
        soc_ARB_EOP_DEBUG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8060a,
        0,
        17,
        soc_ARB_EOP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8070c,
        0,
        16,
        soc_ARB_EOP_DEBUG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ARB_EOP_DEBUG_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8070c,
        0,
        19,
        soc_ARB_EOP_DEBUG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ARB_RAM_1_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010100,
        0,
        1,
        soc_ARB_RAM_1_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80100,
        0,
        3,
        soc_ARB_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010000,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_ARB_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010000,
        0,
        4,
        soc_ARB_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80100,
        0,
        4,
        soc_ARB_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80312,
        0,
        6,
        soc_ARB_RAM_DBGCTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011000,
        0,
        6,
        soc_ARB_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010b00,
        0,
        7,
        soc_ARB_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80312,
        0,
        5,
        soc_ARB_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77120000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_ARB_RAM_DBGCTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ARP_RARP_ENABLEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x200001c,
        0,
        2,
        soc_ARP_RARP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ASDACPREFIXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6184,
        0,
        1,
        soc_ASDACPREFIXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ASFCONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80017,
        0,
        2,
        soc_ASFCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ASFPORTSPEEDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4c,
        0,
        1,
        soc_ASFPORTSPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ASF_PORT_CFGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4000100,
        0,
        4,
        soc_ASF_PORT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ASF_PORT_CFG_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4000100,
        0,
        3,
        soc_ASF_PORT_CFG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_ASF_PORT_SPEEDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x3000004,
        0,
        1,
        soc_ASF_PORT_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ASF_PORT_SPEED_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x3000000,
        0,
        1,
        soc_ASF_PORT_SPEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ASYNCFIFOCONFIGr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520c,
        0,
        11,
        soc_ASYNCFIFOCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf131ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ASYNCHRONOUSMODEINTERRUPTSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x22,
        0,
        2,
        soc_ASYNCHRONOUSMODEINTERRUPTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ASYNCHRONOUSMODEINTERRUPTSMASKREGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x23,
        0,
        2,
        soc_ASYNCHRONOUSMODEINTERRUPTSMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB1_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc30,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSB2_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc32,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSB1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSC_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc38,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSC_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM1_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc34,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ATSUM2_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc36,
        SOC_REG_FLAG_RO,
        1,
        soc_ATSUM1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4269,
        0,
        2,
        soc_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4268,
        0,
        4,
        soc_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8011ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTOCREDITMECHANISMQUEUEBOUNDARIESr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x304,
        0,
        2,
        soc_AUTOCREDITMECHANISMQUEUEBOUNDARIESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTOCREDITMECHANISMRATECONFIGURATIONr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x305,
        0,
        1,
        soc_AUTOCREDITMECHANISMRATECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEGCONFIG0r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5238,
        0,
        9,
        soc_AUTONEGCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEGCONFIG1r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523a,
        0,
        9,
        soc_AUTONEGCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEGCONFIG2r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523c,
        0,
        9,
        soc_AUTONEGCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEGCONFIG3r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523e,
        0,
        9,
        soc_AUTONEGCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEG_STATUS0r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5239,
        0,
        10,
        soc_AUTONEG_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEG_STATUS1r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523b,
        0,
        10,
        soc_AUTONEG_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEG_STATUS2r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523d,
        0,
        10,
        soc_AUTONEG_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AUTONEG_STATUS3r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x523f,
        0,
        10,
        soc_AUTONEG_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff777f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080011,
        0,
        1,
        soc_AUTOVOIP_OUI_1r_fields,
        SOC_RESET_VAL_DEC(0x0000036b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080012,
        0,
        1,
        soc_AUTOVOIP_OUI_2r_fields,
        SOC_RESET_VAL_DEC(0x0000040d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080013,
        0,
        1,
        soc_AUTOVOIP_OUI_3r_fields,
        SOC_RESET_VAL_DEC(0x0000e0bb, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080014,
        0,
        1,
        soc_AUTOVOIP_OUI_4r_fields,
        SOC_RESET_VAL_DEC(0x0000e075, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080015,
        0,
        1,
        soc_AUTOVOIP_OUI_5r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_AUTOVOIP_OUI_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080016,
        0,
        1,
        soc_AUTOVOIP_OUI_6r_fields,
        SOC_RESET_VAL_DEC(0x000060b9, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80000,
        0,
        4,
        soc_AUX_ARB_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80c01,
        0,
        2,
        soc_AUX_ARB_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_AUX_ARB_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x041ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80001,
        0,
        3,
        soc_AUX_ARB_CONTROL_2_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_AUX_ARB_CONTROL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x041ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80001,
        0,
        6,
        soc_AUX_ARB_CONTROL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80701,
        0,
        6,
        soc_AUX_ARB_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f897, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010100,
        0,
        7,
        soc_AUX_ARB_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f897, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80001,
        0,
        8,
        soc_AUX_ARB_CONTROL_2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fe18e, 0x00000000)
        SOC_RESET_MASK_DEC(0x087fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80001,
        0,
        6,
        soc_AUX_ARB_CONTROL_2_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x021fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010000,
        0,
        13,
        soc_AUX_ARB_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x1007f8a1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80601,
        0,
        2,
        soc_AUX_ARB_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80701,
        0,
        8,
        soc_AUX_ARB_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007f863, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_AUX_ARB_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ff40a3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000000,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000000,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010000,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80000,
        0,
        5,
        soc_AUX_ARB_CONTROL_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80000,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80200,
        0,
        2,
        soc_AUX_ARB_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80600,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80700,
        0,
        7,
        soc_AUX_ARB_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_AUX_ARB_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AUX_L2_BULK_CONTROLr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000700,
        0,
        8,
        soc_AUX_L2_BULK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AUX_L2_BULK_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000800,
        0,
        8,
        soc_AUX_L2_BULK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_AVAILABLEFREERESOURCESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x587d,
        SOC_REG_FLAG_RO,
        2,
        soc_AVAILABLEFREERESOURCESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_CTRL_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057800,
        0,
        10,
        soc_AVS_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200c000,
        0,
        2,
        soc_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2009400,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2009800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200ac00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_AVS_SPARE_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200c400,
        0,
        1,
        soc_AVS_REG_HW_MNTR_AVS_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_AVS_SPARE_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200c800,
        0,
        1,
        soc_AVS_REG_HW_MNTR_AVS_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2006c00,
        0,
        1,
        soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2007000,
        0,
        2,
        soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2006800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200b800,
        0,
        1,
        soc_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200bc00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2007c00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2008c00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2009000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2001000,
        0,
        2,
        soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2003400,
        0,
        2,
        soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2000800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2001400,
        0,
        2,
        soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2009c00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2007800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2007400,
        0,
        2,
        soc_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SEQUENCER_INITr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2003800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_SEQUENCER_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2004400,
        0,
        2,
        soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2003c00,
        0,
        2,
        soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2004800,
        0,
        2,
        soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SW_CONTROLSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2000000,
        0,
        4,
        soc_AVS_REG_HW_MNTR_SW_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2000400,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200b000,
        0,
        2,
        soc_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x200b400,
        0,
        2,
        soc_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000221, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_CONTROL_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e000,
        0,
        15,
        soc_AVS_REG_MISC_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_CONTROL_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e100,
        0,
        3,
        soc_AVS_REG_MISC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_CONTROL_2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e200,
        0,
        1,
        soc_AVS_REG_MISC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_CONTROL_3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e300,
        0,
        1,
        soc_AVS_REG_MISC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_STATUS_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e600,
        SOC_REG_FLAG_RO,
        1,
        soc_AVS_REG_MISC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_MISC_STATUS_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x209e700,
        SOC_REG_FLAG_RO,
        1,
        soc_AVS_REG_MISC_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x20a0400,
        0,
        2,
        soc_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x20a0800,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x20a0000,
        0,
        2,
        soc_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x2140000,
        SOC_REG_FLAG_ARRAY,
        7,
        soc_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x2130000,
        SOC_REG_FLAG_ARRAY,
        11,
        soc_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x20f0000,
        SOC_REG_FLAG_ARRAY,
        14,
        soc_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x2120000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x2100000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x2110000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x20c0000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_BPCM_CONTROLr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x20d0000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_BPCM_IDr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x20b0000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_AVS_REG_PMB_SLAVE_BPCM_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PMB_SLAVE_BPCM_STATUSr */
        soc_block_list[153],
        soc_genreg,
        12,
        0x20e0000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_PMB_SLAVE_BPCM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2012400,
        0,
        5,
        soc_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_fields,
        SOC_RESET_VAL_DEC(0x00000113, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000011f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2011400,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2011000,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2011c00,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2011800,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2012000,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2010800,
        0,
        2,
        soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204d000,
        0,
        1,
        soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204d400,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204fc00,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204d800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr */
        soc_block_list[153],
        soc_genreg,
        36,
        0x2040000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY4,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204f800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204c800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204cc00,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204c000,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x204c400,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206d000,
        0,
        1,
        soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206d400,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206fc00,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206d800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr */
        soc_block_list[153],
        soc_genreg,
        36,
        0x2060000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY4,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206f800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206c800,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206cc00,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206c000,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x206c400,
        0,
        2,
        soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x202e000,
        SOC_REG_FLAG_RO,
        3,
        soc_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr */
        soc_block_list[153],
        soc_genreg,
        36,
        0x2022000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY4 |
                          SOC_REG_FLAG_RO,
        3,
        soc_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2020400,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2020800,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2021400,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2020c00,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2021000,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2020000,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2021c00,
        SOC_REG_FLAG_RO,
        4,
        soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2030400,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        3,
        soc_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr */
        soc_block_list[153],
        soc_genreg,
        24,
        0x2032000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ARRAY4 |
                          SOC_REG_FLAG_RO,
        3,
        soc_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_AVS_STATUS_INr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2090400,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_AVS_STATUS_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2090000,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_ASSISTr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2080000,
        0,
        7,
        soc_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2080400,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208cc00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208d000,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208d400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208d800,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208c000,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208c400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208c800,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_OTP_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208ec00,
        SOC_REG_FLAG_RO,
        8,
        soc_AVS_REG_TOP_CTRL_OTP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_RMON_HZr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208f000,
        0,
        4,
        soc_AVS_REG_TOP_CTRL_RMON_HZr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_RMON_VTr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208f400,
        0,
        4,
        soc_AVS_REG_TOP_CTRL_RMON_VTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208dc00,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SPARE_HIGHr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208fc00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SPARE_HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SPARE_LOWr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208f800,
        0,
        1,
        soc_AVS_REG_TOP_CTRL_SPARE_LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208a400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208ac00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208b400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208bc00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2081400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2081c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2082400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2089c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2082c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2083c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2084400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2083400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2084c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2085400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2085c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2087c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2088400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2088c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2089400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2086400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2086c00,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2087400,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208a000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208a800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208b000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208b800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2081000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2081800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2082000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2089800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2082800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2083800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2084000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2083000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2084800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2085000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2085800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2087800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2088000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2088800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2089000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2086000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2086800,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2087000,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_START_AVS_CPUr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208e800,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_START_AVS_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2080800,
        0,
        2,
        soc_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x2080c00,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_VTRAP_STATUSr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208e000,
        SOC_REG_FLAG_RO,
        7,
        soc_AVS_REG_TOP_CTRL_VTRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr */
        soc_block_list[153],
        soc_genreg,
        1,
        0x208e400,
        0,
        7,
        soc_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f100,
        0,
        2,
        soc_AXIIC_A9JTAG_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f100,
        0,
        2,
        soc_AXIIC_A9JTAG_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f104,
        0,
        2,
        soc_AXIIC_A9JTAG_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04f104,
        0,
        2,
        soc_AXIIC_A9JTAG_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00f008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00003c,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_A9JTAG_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_A9JTAG_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00003c,
        0,
        2,
        soc_AXIIC_A9JTAG_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04812c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04811c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04810c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048100,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a048104,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04912c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04911c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04910c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049100,
        0,
        2,
        soc_AXIIC_AMAC_FA_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_FA_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a049104,
        0,
        2,
        soc_AXIIC_AMAC_FA_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04612c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04612c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04611c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04611c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04610c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04610c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046100,
        0,
        2,
        soc_AXIIC_AMAC_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046100,
        0,
        2,
        soc_AXIIC_AMAC_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046104,
        0,
        2,
        soc_AXIIC_AMAC_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a046104,
        0,
        2,
        soc_AXIIC_AMAC_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04712c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04712c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04711c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04711c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04710c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04710c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047100,
        0,
        2,
        soc_AXIIC_AMAC_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047100,
        0,
        2,
        soc_AXIIC_AMAC_M1_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047104,
        0,
        2,
        soc_AXIIC_AMAC_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_AMAC_M1_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a047104,
        0,
        2,
        soc_AXIIC_AMAC_M1_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APBR_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00006c,
        0,
        8,
        soc_AXIIC_APBR_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APBS_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000070,
        0,
        14,
        soc_AXIIC_APBS_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_APBV_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000058,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_APBV_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_APBW_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00005c,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_APBW_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_APBX_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000034,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_APBX_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APBX_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000034,
        0,
        16,
        soc_AXIIC_APBX_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_APBY_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00002c,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_APBY_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APBY_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00002c,
        0,
        13,
        soc_AXIIC_APBY_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_APBZ_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000030,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_APBZ_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APBZ_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000030,
        0,
        7,
        soc_AXIIC_APBZ_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APB_W1_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000040,
        0,
        16,
        soc_AXIIC_APB_W1_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APB_W2_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000044,
        0,
        4,
        soc_AXIIC_APB_W2_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APB_W3_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000048,
        0,
        17,
        soc_AXIIC_APB_W3_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_APB_W4_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00004c,
        0,
        8,
        soc_AXIIC_APB_W4_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045100,
        0,
        2,
        soc_AXIIC_CMCID_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045104,
        0,
        2,
        soc_AXIIC_CMCID_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05612c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05611c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05610c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056100,
        0,
        2,
        soc_AXIIC_CMCID_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMCID_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056104,
        0,
        2,
        soc_AXIIC_CMCID_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05612c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05611c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05610c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056100,
        0,
        2,
        soc_AXIIC_CMICD_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a056104,
        0,
        2,
        soc_AXIIC_CMICD_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01d008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000074,
        0,
        2,
        soc_AXIIC_CMICD_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CMICD_S_0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01d008,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_COMPONENT_ID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_COMPONENT_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CRYPTO_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a020008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_CRYPTO_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000080,
        0,
        2,
        soc_AXIIC_CRYPTO_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CR_5_JTAG_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05b100,
        0,
        2,
        soc_AXIIC_CR_5_JTAG_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_CR_5_JTAG_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05b104,
        0,
        2,
        soc_AXIIC_CR_5_JTAG_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DDR_S1_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a003008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DDR_S2_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a007008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a12c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a11c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a10c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a100,
        0,
        2,
        soc_AXIIC_DMA_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a100,
        0,
        2,
        soc_AXIIC_DMA_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a104,
        0,
        2,
        soc_AXIIC_DMA_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a104,
        0,
        2,
        soc_AXIIC_DMA_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a12c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a11c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a10c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a100,
        0,
        2,
        soc_AXIIC_DMA_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DMA_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04a104,
        0,
        2,
        soc_AXIIC_DMA_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMU_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05a108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMU_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05a100,
        0,
        2,
        soc_AXIIC_DMU_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMU_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05a104,
        0,
        2,
        soc_AXIIC_DMU_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DMU_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000084,
        0,
        2,
        soc_AXIIC_DMU_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a90c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812090c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_CONTROL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a91c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812091c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_FLAGS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814191c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_ERROR_LOG_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810aa00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_INTERRUPT_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_READ_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18120804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18141804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810a80c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812080c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_0_IDM_RESET_WRITE_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814180c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812190c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814291c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812191c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18142804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18121804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1814280c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_1_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812180c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811da00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_2_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811d80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811990c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSB_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812390c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_CONTROL_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811991c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_FLAGS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812391c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_ERROR_LOG_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811ea00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_INTERRUPT_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_READ_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18119804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_STATUS_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18123804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811980c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811e80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_3_IDM_RESET_WRITE_ID_BCM56450_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812380c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812490c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812491c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18124804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_DS_4_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1812480c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05712c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05711c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05710c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057100,
        0,
        2,
        soc_AXIIC_EXT_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057104,
        0,
        2,
        soc_AXIIC_EXT_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05812c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05811c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05810c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058100,
        0,
        2,
        soc_AXIIC_EXT_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a058104,
        0,
        2,
        soc_AXIIC_EXT_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05712c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05711c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05710c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057100,
        0,
        2,
        soc_AXIIC_EXT_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a057104,
        0,
        2,
        soc_AXIIC_EXT_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000088,
        0,
        17,
        soc_AXIIC_EXT_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_EXT_S1_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00008c,
        0,
        17,
        soc_AXIIC_EXT_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_EXT_S_0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a022008,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_I2S_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04e108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_I2S_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04e100,
        0,
        2,
        soc_AXIIC_I2S_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_I2S_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04e104,
        0,
        2,
        soc_AXIIC_I2S_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_ACP_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a002008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_ACP_FN_MOD_BM_ISS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a002008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_ACP_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000008,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_IHOST_ACP_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_ACP_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000008,
        0,
        2,
        soc_AXIIC_IHOST_ACP_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04212c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04211c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04210c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042100,
        0,
        2,
        soc_AXIIC_IHOST_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042104,
        0,
        2,
        soc_AXIIC_IHOST_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04212c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04211c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04210c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042100,
        0,
        2,
        soc_AXIIC_IHOST_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a042104,
        0,
        2,
        soc_AXIIC_IHOST_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_S0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00e108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00e008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_IHOST_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000038,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_IHOST_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_IHOST_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000038,
        0,
        2,
        soc_AXIIC_IHOST_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_JTAG_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a050108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_JTAG_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a050100,
        0,
        2,
        soc_AXIIC_JTAG_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_JTAG_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a050104,
        0,
        2,
        soc_AXIIC_JTAG_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05412c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05411c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05410c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054100,
        0,
        2,
        soc_AXIIC_MHOST0_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054104,
        0,
        2,
        soc_AXIIC_MHOST0_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01e008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST0_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000078,
        0,
        2,
        soc_AXIIC_MHOST0_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05512c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05511c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05510c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055100,
        0,
        2,
        soc_AXIIC_MHOST1_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055104,
        0,
        2,
        soc_AXIIC_MHOST1_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01f008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_MHOST1_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00007c,
        0,
        2,
        soc_AXIIC_MHOST1_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05412c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05411c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05410c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054100,
        0,
        2,
        soc_AXIIC_MHOST_0_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a054104,
        0,
        2,
        soc_AXIIC_MHOST_0_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_0_S_0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01e008,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05512c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05511c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05510c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055100,
        0,
        2,
        soc_AXIIC_MHOST_1_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a055104,
        0,
        2,
        soc_AXIIC_MHOST_1_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_MHOST_1_S_0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01f008,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_NAND_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a009008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_NAND_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000024,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_NAND_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04312c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04312c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04311c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04311c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04310c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04310c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043100,
        0,
        2,
        soc_AXIIC_PCIE0_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043100,
        0,
        2,
        soc_AXIIC_PCIE0_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043104,
        0,
        2,
        soc_AXIIC_PCIE0_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043104,
        0,
        2,
        soc_AXIIC_PCIE0_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a004008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_S0_FN_MOD_BM_ISS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a004008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE0_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000010,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_PCIE0_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE0_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000010,
        0,
        2,
        soc_AXIIC_PCIE0_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04412c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04412c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04411c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04411c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04410c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04410c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044100,
        0,
        2,
        soc_AXIIC_PCIE1_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044100,
        0,
        2,
        soc_AXIIC_PCIE1_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044104,
        0,
        2,
        soc_AXIIC_PCIE1_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a044104,
        0,
        2,
        soc_AXIIC_PCIE1_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a005008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_S0_FN_MOD_BM_ISS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a005008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE1_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000014,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_PCIE1_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PCIE1_S0_SECURITY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000014,
        0,
        2,
        soc_AXIIC_PCIE1_S0_SECURITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04512c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04511c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04510c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045100,
        0,
        2,
        soc_AXIIC_PCIE2_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a045104,
        0,
        2,
        soc_AXIIC_PCIE2_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a006008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PCIE2_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000018,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_PCIE2_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043128,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043124,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04312c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04311c,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043118,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043120,
        0,
        2,
        soc_AXIIC_CMCID_M_0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043134,
        0,
        4,
        soc_AXIIC_CMCID_M_0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043114,
        0,
        3,
        soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043110,
        0,
        6,
        soc_AXIIC_CMCID_M_0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04310c,
        0,
        9,
        soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043138,
        0,
        8,
        soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043100,
        0,
        2,
        soc_AXIIC_PC_IE_0_M_0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043130,
        0,
        4,
        soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_M_0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a043104,
        0,
        2,
        soc_AXIIC_PC_IE_0_M_0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PC_IE_0_S_0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a004008,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID1r_fields,
        SOC_RESET_VAL_DEC(0x000000b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID2r_fields,
        SOC_RESET_VAL_DEC(0x0000007b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fec,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID4r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fec,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x0000007b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fec,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_4r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_PERIPHERAL_ID_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a001fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_AXIIC_PERIPHERAL_ID_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_AXIIC_PNOR_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a018008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_QSPI_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a00a008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_QSPI_S0_SECURITYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000028,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_QSPI_S0_SECURITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a000000,
        SOC_REG_FLAG_RO,
        2,
        soc_AXIIC_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_ROM_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a008008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05112c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05111c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05110c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051100,
        0,
        2,
        soc_AXIIC_SATA_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SATA_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a051104,
        0,
        2,
        soc_AXIIC_SATA_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d12c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d11c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d10c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d100,
        0,
        2,
        soc_AXIIC_SDIO_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d100,
        0,
        2,
        soc_AXIIC_SDIO_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d104,
        0,
        2,
        soc_AXIIC_SDIO_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04d104,
        0,
        2,
        soc_AXIIC_SDIO_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05912c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05911c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05910c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059100,
        0,
        2,
        soc_AXIIC_SDIO_M1_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SDIO_M1_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a059104,
        0,
        2,
        soc_AXIIC_SDIO_M1_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_SMAU_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a01a008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_SRAM_S0_FN_MOD_BM_ISSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a015008,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXIIC_SRAM_S_0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a015108,
        0,
        3,
        soc_AXIIC_CMCID_M_0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05212c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05212c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05211c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05211c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05210c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a05210c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052100,
        0,
        2,
        soc_AXIIC_USB2D_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052100,
        0,
        2,
        soc_AXIIC_USB2D_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052104,
        0,
        2,
        soc_AXIIC_USB2D_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2D_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a052104,
        0,
        2,
        soc_AXIIC_USB2D_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b128,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b124,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b12c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AR_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b12c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b11c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_B_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b11c,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_P_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b118,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_AW_R_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b120,
        0,
        2,
        soc_AXIIC_AMAC_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_FN_MOD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_KI_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b134,
        0,
        4,
        soc_AXIIC_AMAC_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_MAX_COMB_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b114,
        0,
        3,
        soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_MAX_OT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b110,
        0,
        6,
        soc_AXIIC_AMAC_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b10c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_QOS_CNTL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b10c,
        0,
        9,
        soc_AXIIC_AMAC_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_QOS_RANGE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b138,
        0,
        8,
        soc_AXIIC_AMAC_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b100,
        0,
        2,
        soc_AXIIC_USB2H_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_READ_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b100,
        0,
        2,
        soc_AXIIC_USB2H_M0_READ_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_TGT_LATENCY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b130,
        0,
        4,
        soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b104,
        0,
        2,
        soc_AXIIC_USB2H_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXIIC_USB2H_M0_WRITE_QOS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04b104,
        0,
        2,
        soc_AXIIC_USB2H_M0_WRITE_QOS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AR_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c128,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AR_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c124,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AR_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c12c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AR_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AW_Br */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c11c,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AW_Pr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c118,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_AW_Rr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c120,
        0,
        2,
        soc_AXIIC_AMAC_FA_M0_AW_Rr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_FN_MODr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c108,
        0,
        3,
        soc_AXIIC_A9JTAG_M0_FN_MODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_KIr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c134,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_KIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_MAX_COMB_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c114,
        0,
        3,
        soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_MAX_OTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c110,
        0,
        6,
        soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_QOS_CNTLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c10c,
        0,
        9,
        soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_QOS_RANGEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c138,
        0,
        8,
        soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_READ_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c100,
        0,
        2,
        soc_AXIIC_USB3H_M0_READ_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_TGT_LATENCYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c130,
        0,
        4,
        soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXIIC_USB3H_M0_WRITE_QOSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1a04c104,
        0,
        2,
        soc_AXIIC_USB3H_M0_WRITE_QOSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101408,
        0,
        4,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101408,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101500,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101500,
        SOC_REG_FLAG_RO,
        1,
        soc_AXI_PCIE_M0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102408,
        0,
        4,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102408,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102500,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102500,
        SOC_REG_FLAG_RO,
        1,
        soc_AXI_PCIE_M0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_M_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_M_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_M_0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102408,
        0,
        7,
        soc_AXI_PCIE_M_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x40004223, 0x00000000)
        SOC_RESET_MASK_DEC(0xc007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_M_0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102500,
        SOC_REG_FLAG_RO,
        1,
        soc_AXI_PCIE_M_0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_M_0_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18102800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810890c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810891c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810ba00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810880c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810b800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18108800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810990c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810991c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810ca00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810980c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_AXI_PCIE_S1_IDM_S_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18109800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810690c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810691c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810680c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_AXI_PCIE_S_0_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18106800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_AXI_SRAM_MEMC_CONFIGr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006010,
        0,
        3,
        soc_AXI_SRAM_MEMC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_AXI_SRAM_MEMC_CONFIG_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006010,
        0,
        3,
        soc_AXI_SRAM_MEMC_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_AXI_SRAM_MEMC_CONFIG_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006010,
        0,
        3,
        soc_AXI_SRAM_MEMC_CONFIG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_AXI_SRAM_MEMC_CONFIG_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006010,
        0,
        3,
        soc_AXI_SRAM_MEMC_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_DEBUG_PKT_DROPr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e003000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_INBUF_ECC_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000600,
        0,
        4,
        soc_AXP_CH_INBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_INBUF_ECC_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000900,
        0,
        4,
        soc_AXP_CH_INBUF_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_INT_MASKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000100,
        0,
        6,
        soc_AXP_CH_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_INT_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000400,
        SOC_REG_FLAG_RO,
        6,
        soc_AXP_CH_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_IP_CREDIT_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000300,
        0,
        1,
        soc_AXP_CH_IP_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_LCL_INT_MASKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000200,
        0,
        1,
        soc_AXP_CH_LCL_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_LCL_INT_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000700,
        SOC_REG_FLAG_RO,
        1,
        soc_AXP_CH_LCL_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_MAX_MMU_REQr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e001400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_MAX_MMU_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_MEM_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000a00,
        0,
        2,
        soc_AXP_CH_MEM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_MMU_REQ_COUNTr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e001000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_MMU_REQ_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_MMU_REQ_ENr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000000,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLFIB_CREDIT_COUNTr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e002400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_NLFIB_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLFIB_PTRr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e001800,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_CH_NLFIB_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLFOB_CREDIT_COUNTr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_NLFIB_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLFOB_CTRLr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e001c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_CH_NLFOB_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLF_CLK_DISABLEr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000b00,
        0,
        2,
        soc_AXP_CH_NLF_CLK_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLF_FLUSHr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000500,
        0,
        1,
        soc_AXP_CH_NLF_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_NLF_PORT_MAPPINGr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e000c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_NLF_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_OUTPUT_ARB_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x3e000800,
        0,
        2,
        soc_AXP_CH_OUTPUT_ARB_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_OUTPUT_ARB_STRICTPr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e002800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_CH_OUTPUT_ARB_STRICTPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_CH_OUTPUT_ARB_WERRr */
        soc_block_list[129],
        soc_genreg,
        4,
        0x3e002c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_CH_OUTPUT_ARB_WERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_BULK_CLEAR_CONTROL0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001c00,
        0,
        1,
        soc_AXP_SM_BULK_CLEAR_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_BULK_CLEAR_CONTROL1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001d00,
        0,
        2,
        soc_AXP_SM_BULK_CLEAR_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_BULK_CLEAR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001e00,
        SOC_REG_FLAG_RO,
        1,
        soc_AXP_SM_BULK_CLEAR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_BYTES_MATCHED_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002200,
        0,
        1,
        soc_AXP_SM_BYTES_MATCHED_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001700,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001600,
        0,
        5,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_BESTMATCH_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe028100,
        SOC_REG_FLAG_RO,
        4,
        soc_AXP_SM_DEBUG_BESTMATCH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_FLAGDATA_STATUSr */
        soc_block_list[129],
        soc_genreg,
        16,
        0xe026b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_AXP_SM_DEBUG_FLAGDATA_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_FLOWDATA_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026900,
        SOC_REG_FLAG_RO,
        5,
        soc_AXP_SM_DEBUG_FLOWDATA_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_FLOWDATA_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026a00,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_FLOWDATA_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00013fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_HEADERDATA_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026300,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_HEADERDATA_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_HEADERDATA_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026400,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_HEADERDATA_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_MATCHBUF_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe027c00,
        0,
        1,
        soc_AXP_SM_DEBUG_MATCHBUF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_MATCHDATA_STATUSr */
        soc_block_list[129],
        soc_genreg,
        4,
        0xe027d00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        7,
        soc_AXP_SM_DEBUG_MATCHDATA_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_MATCH_PROC_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe027b00,
        0,
        2,
        soc_AXP_SM_DEBUG_MATCH_PROC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_METADATA_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026500,
        SOC_REG_FLAG_RO,
        4,
        soc_AXP_SM_DEBUG_METADATA_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_METADATA_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026600,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_METADATA_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_METADATA_STATUS2r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026700,
        SOC_REG_FLAG_RO,
        3,
        soc_AXP_SM_DEBUG_METADATA_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffff0ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_METADATA_STATUS3r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026800,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_METADATA_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026100,
        0,
        5,
        soc_AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000804, 0x00000000)
        SOC_RESET_MASK_DEC(0x60001f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_PACKET_BUFFER_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026200,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_DEBUG_PACKET_BUFFER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_REGEX_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe020000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_SM_DEBUG_REGEX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe022000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe024000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_DEBUG_REGEX_PAUSE_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe026000,
        SOC_REG_FLAG_RO,
        1,
        soc_AXP_SM_DEBUG_REGEX_PAUSE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_ECC_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002f00,
        0,
        1,
        soc_AXP_SM_BYTES_MATCHED_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002c00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002e00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000f00,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000e00,
        0,
        4,
        soc_AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002d00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FLOW_TRACKER_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002900,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_FRAGMENTS_RECEIVED_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002700,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_IN_PACKET_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002800,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_L4_CHECKSUM_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002b00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MATCHED_FLOWS_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002300,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001300,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001200,
        0,
        5,
        soc_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001100,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001000,
        0,
        5,
        soc_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MEMORY_BULK_RESETr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001b00,
        0,
        2,
        soc_AXP_SM_MEMORY_BULK_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MEM_ECC_GEN_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001800,
        0,
        20,
        soc_AXP_SM_MEM_ECC_GEN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MEM_PDA_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001a00,
        0,
        4,
        soc_AXP_SM_MEM_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_MEM_TM_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001900,
        0,
        4,
        soc_AXP_SM_MEM_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKETS_DROPPED_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002100,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKETS_RECEIVED_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001f00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKETS_SENT_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001500,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe001400,
        0,
        4,
        soc_AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_PACKET_LENGTH_ERROR_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_CONTROL0r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe010000,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_AXP_SM_REGEX_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_CONTROL1r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe012000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_REGEX_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_CONTROL2r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe014000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_REGEX_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_CONTROL3r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe016000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_REGEX_CONTROL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_CONTROL4r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe018000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_AXP_SM_REGEX_CONTROL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000b00,
        0,
        1,
        soc_AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATE_INTR_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000900,
        0,
        1,
        soc_AXP_SM_REGEX_STATE_INTR_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATE_INTR_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000a00,
        SOC_REG_FLAG_RO,
        3,
        soc_AXP_SM_REGEX_STATE_INTR_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f0f0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe01a000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_REGEX_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe01c000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_AXP_SM_REGEX_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REGEX_STATUS2r */
        soc_block_list[129],
        soc_genreg,
        32,
        0xe01e000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_AXP_SM_REGEX_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000103ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REPORT_PACKET_CONTROL0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000100,
        0,
        1,
        soc_AXP_SM_REPORT_PACKET_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REPORT_PACKET_CONTROL1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000200,
        0,
        2,
        soc_AXP_SM_REPORT_PACKET_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REPORT_PACKET_CONTROL2r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000300,
        0,
        1,
        soc_AXP_SM_REPORT_PACKET_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_REPORT_PACKET_CONTROL3r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000400,
        0,
        2,
        soc_AXP_SM_REPORT_PACKET_CONTROL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000500,
        SOC_REG_FLAG_RO,
        1,
        soc_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000600,
        SOC_REG_FLAG_RO,
        3,
        soc_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_SIGNATURE_MATCH_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000000,
        0,
        14,
        soc_AXP_SM_SIGNATURE_MATCH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x01fc4800, 0x00000000)
        SOC_RESET_MASK_DEC(0xfbffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000800,
        0,
        10,
        soc_AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f37, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_SIGNATURE_MATCH_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000700,
        0,
        10,
        soc_AXP_SM_SIGNATURE_MATCH_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f37, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000d00,
        0,
        3,
        soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_STATE_TABLE_ECC_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe000c00,
        0,
        5,
        soc_AXP_SM_STATE_TABLE_ECC_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002600,
        0,
        1,
        soc_AXP_SM_BYTES_MATCHED_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_TOTAL_MATCH_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002500,
        0,
        1,
        soc_AXP_SM_BYTES_MATCHED_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_SM_UNMATCHED_FLOWS_COUNTERr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xe002400,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_CREDIT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000b00,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_WRX_CREDIT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_DEBUG1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000c00,
        SOC_REG_FLAG_RO,
        1,
        soc_AXP_WRX_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_ERR_PKT_DROP_STAT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000700,
        0,
        1,
        soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_ERR_STAT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000600,
        0,
        1,
        soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_INTR_ENABLEr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001300,
        0,
        2,
        soc_AXP_WRX_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_INTR_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001200,
        SOC_REG_FLAG_RO,
        2,
        soc_AXP_WRX_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_MASTER_CTRLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000000,
        0,
        12,
        soc_AXP_WRX_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_MEMORY_BULK_RESETr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001400,
        0,
        2,
        soc_AXP_WRX_MEMORY_BULK_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_MEMORY_TMr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001500,
        0,
        1,
        soc_AXP_WRX_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_PARITY_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000d00,
        0,
        2,
        soc_AXP_WRX_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_PKT_IN_STAT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000200,
        0,
        1,
        soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_PKT_OUT_STAT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000100,
        0,
        2,
        soc_AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_REASSEMBLED_PKT_STAT_CNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000800,
        0,
        1,
        soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_SVP_HASH_CTRLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000900,
        0,
        2,
        soc_AXP_WRX_SVP_HASH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_SVP_PARITY_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001000,
        0,
        4,
        soc_AXP_WRX_SVP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_SVP_PARITY_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6001100,
        0,
        4,
        soc_AXP_WRX_SVP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_WCD_HASH_CTRLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000a00,
        0,
        2,
        soc_AXP_WRX_SVP_HASH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_WCD_PARITY_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000e00,
        0,
        4,
        soc_AXP_WRX_WCD_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WRX_WCD_PARITY_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0x6000f00,
        0,
        4,
        soc_AXP_WRX_WCD_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_COPY_TO_CPU_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000b00,
        0,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001500,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001600,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000d00,
        0,
        4,
        soc_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000e00,
        0,
        4,
        soc_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_ENCAP_CONFIGr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000200,
        0,
        3,
        soc_AXP_WTX_ENCAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_ERR_CHK_ENr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000600,
        0,
        7,
        soc_AXP_WTX_ERR_CHK_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_FRAG_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000c00,
        0,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001100,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_FRAG_ID_PAR_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001200,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_ICREDIT_CTLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000000,
        0,
        1,
        soc_AXP_WTX_ICREDIT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_INBUF_CREDIT_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000100,
        0,
        1,
        soc_AXP_WTX_INBUF_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_INT_MASKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001d00,
        0,
        7,
        soc_AXP_WTX_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_INT_STATUSr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001c00,
        SOC_REG_FLAG_RO,
        7,
        soc_AXP_WTX_INT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_LKUP_DROP_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_MEMORY_BULK_RESETr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000700,
        0,
        2,
        soc_AXP_WTX_MEMORY_BULK_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_MEM_CONTROL_0r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001e00,
        0,
        5,
        soc_AXP_WTX_MEM_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_MEM_CONTROL_1r */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001f00,
        0,
        2,
        soc_AXP_WTX_MEM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_MEM_PDA_CONTROLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa002000,
        0,
        7,
        soc_AXP_WTX_MEM_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_MTU_DROP_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000900,
        0,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_OUTBUF_CREDIT_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_AXP_WTX_OUTBUF_CREDIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_OUTBUF_FLOW_CTLr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000400,
        0,
        3,
        soc_AXP_WTX_OUTBUF_FLOW_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_PRI_MAP_PAR_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001300,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_PRI_MAP_PAR_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001400,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_SOFT_RESETr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001b00,
        0,
        1,
        soc_AXP_WTX_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001700,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001800,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TRUNK_DROP_COUNTr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000a00,
        0,
        1,
        soc_AXP_CH_DEBUG_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001900,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001a00,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TUNNEL_ECC_STATUS_INTRr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000f00,
        0,
        4,
        soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TUNNEL_ECC_STATUS_NACKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa001000,
        0,
        4,
        soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TUNNEL_ID_MASKr */
        soc_block_list[129],
        soc_genreg,
        1,
        0xa000500,
        0,
        2,
        soc_AXP_WTX_TUNNEL_ID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_AXP_WTX_TUNNEL_TPIDr */
        soc_block_list[129],
        soc_genreg,
        4,
        0xa002100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_AXP_WTX_TUNNEL_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_M_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_M_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_M_0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112408,
        0,
        10,
        soc_A_9_JTAG_M_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00f00bc3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_M_0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112500,
        SOC_REG_FLAG_RO,
        1,
        soc_AXI_PCIE_M_0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_M_0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811790c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811791c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811780c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_A_9_JTAG_S_0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18117800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

