Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Apr  6 16:32:29 2022
| Host             : DESKTOP-661ESVO running 64-bit major release  (build 9200)
| Command          : report_power -file m3_for_arty_a7_wrapper_power_routed.rpt -pb m3_for_arty_a7_wrapper_power_summary_routed.pb -rpx m3_for_arty_a7_wrapper_power_routed.rpx
| Design           : m3_for_arty_a7_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.280        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.181        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.023 |       12 |       --- |             --- |
| Slice Logic             |     0.017 |    30379 |       --- |             --- |
|   LUT as Logic          |     0.016 |    18835 |     63400 |           29.71 |
|   CARRY4                |    <0.001 |      367 |     15850 |            2.32 |
|   Register              |    <0.001 |     9869 |    126800 |            7.78 |
|   F7/F8 Muxes           |    <0.001 |      190 |     63400 |            0.30 |
|   LUT as Shift Register |    <0.001 |       50 |     19000 |            0.26 |
|   Others                |     0.000 |      723 |       --- |             --- |
| Signals                 |     0.026 |    24803 |       --- |             --- |
| Block RAM               |     0.010 |       22 |       135 |           16.30 |
| MMCM                    |     0.096 |        1 |         6 |           16.67 |
| DSPs                    |     0.001 |        3 |       240 |            1.25 |
| I/O                     |     0.008 |       64 |       210 |           30.48 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.280 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.077 |      0.016 |
| Vccaux    |       1.800 |     0.071 |       0.053 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                | Constraint (ns) |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| SWCLK                               | DAPLink_tri_o[15]                                                                     |            50.0 |
| base_qspi_clk                       | qspi_flash_sck_iobuf/IO                                                               |            20.0 |
| clk_out3_m3_for_arty_a7_clk_wiz_0_0 | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0 |            12.5 |
| clkfbout_m3_for_arty_a7_clk_wiz_0_0 | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkfbout_m3_for_arty_a7_clk_wiz_0_0 |            10.0 |
| cpu_clk                             | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0 |            20.0 |
| dap_qspi_clk                        | DAPLink_tri_o[9]                                                                      |             inf |
| dap_spi_clk                         | DAPLink_tri_o[3]                                                                      |             inf |
| qspi_clk                            | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0 |            20.0 |
| sys_clock                           | sys_clock                                                                             |            10.0 |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| m3_for_arty_a7_wrapper                                                                              |     0.181 |
|   m3_for_arty_a7_i                                                                                  |     0.173 |
|     Clocks_and_Resets                                                                               |     0.097 |
|       clk_wiz_0                                                                                     |     0.097 |
|         inst                                                                                        |     0.097 |
|       i_interconnect_aresetn                                                                        |    <0.001 |
|       i_inv_dbgresetn                                                                               |     0.000 |
|       i_inv_sysresetn1                                                                              |     0.000 |
|       i_peripheral_aresetn1                                                                         |    <0.001 |
|       i_sysresetn_or                                                                                |    <0.001 |
|       proc_sys_reset_DAPLink                                                                        |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       proc_sys_reset_base                                                                           |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|     Cortex_M3_0                                                                                     |     0.061 |
|       inst                                                                                          |     0.061 |
|         u_CORTEXM3INTEGRATION                                                                       |     0.050 |
|           uCM3ETM                                                                                   |     0.003 |
|             u_etm_apb_if                                                                            |    <0.001 |
|             u_etm_control_reg                                                                       |    <0.001 |
|             u_etm_trace                                                                             |     0.003 |
|               u_control                                                                             |     0.002 |
|               u_fifo                                                                                |     0.001 |
|               u_sync_count                                                                          |    <0.001 |
|             u_etm_trace_out                                                                         |    <0.001 |
|             u_etm_trigger                                                                           |    <0.001 |
|               u_res_control                                                                         |    <0.001 |
|               u_trc_en                                                                              |    <0.001 |
|               u_trig_gen                                                                            |    <0.001 |
|           uCORTEXM3                                                                                 |     0.045 |
|             u_cm3_bus_matrix                                                                        |     0.004 |
|               u_cm3_mtx_bit_master                                                                  |     0.004 |
|               u_cm3_mtx_decode_dap                                                                  |    <0.001 |
|               u_cm3_mtx_decode_dcore                                                                |    <0.001 |
|               u_cm3_mtx_decode_icore                                                                |    <0.001 |
|               u_cm3_mtx_input_stage_dap                                                             |    <0.001 |
|               u_cm3_mtx_input_stage_dcore                                                           |    <0.001 |
|               u_cm3_mtx_input_stage_icore                                                           |    <0.001 |
|               u_cm3_mtx_output_stage_dcode                                                          |    <0.001 |
|               u_cm3_mtx_output_stage_ppb                                                            |    <0.001 |
|               u_cm3_mtx_output_stage_sys                                                            |    <0.001 |
|             u_cm3_dap_ahb_ap                                                                        |    <0.001 |
|               u_cm3_dap_ahb_ap_mst                                                                  |    <0.001 |
|               u_cm3_dap_ahb_ap_slv                                                                  |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_end_trans                                                       |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_habort                                                          |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_htrans                                                          |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_idle                                                            |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_tra                                                             |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_trans_rtn                                                       |    <0.001 |
|             u_cm3_dpu                                                                               |     0.031 |
|               u_cm3_dpu_alu                                                                         |     0.007 |
|                 u_cm3_dpu_alu_ctl                                                                   |     0.004 |
|                 u_cm3_dpu_alu_dp                                                                    |     0.004 |
|               u_cm3_dpu_dec                                                                         |    <0.001 |
|                 u_cm3_dpu_br_dec                                                                    |    <0.001 |
|               u_cm3_dpu_etmintf                                                                     |    <0.001 |
|               u_cm3_dpu_exec                                                                        |    <0.001 |
|               u_cm3_dpu_fetch                                                                       |     0.006 |
|                 u_cm3_dpu_fetch_ahbintf                                                             |     0.003 |
|                 u_cm3_dpu_fetch_ctl                                                                 |     0.003 |
|               u_cm3_dpu_lsu                                                                         |     0.011 |
|                 u_cm3_dpu_lsu_ahbintf                                                               |     0.004 |
|                 u_cm3_dpu_lsu_ctl                                                                   |     0.008 |
|               u_cm3_dpu_regbank                                                                     |     0.004 |
|                 u_cm3_dpu_regfile                                                                   |     0.003 |
|               u_cm3_dpu_status                                                                      |     0.001 |
|             u_cm3_dwt                                                                               |     0.001 |
|               u_cm3_dwt_comp0                                                                       |    <0.001 |
|               u_cm3_dwt_comp1                                                                       |    <0.001 |
|               u_cm3_dwt_comp2                                                                       |    <0.001 |
|               u_cm3_dwt_comp3                                                                       |    <0.001 |
|               u_cm3_dwt_packet_gen                                                                  |    <0.001 |
|                 u_dwt_state_data                                                                    |    <0.001 |
|                 u_dwt_state_events                                                                  |    <0.001 |
|                 u_dwt_state_int_trace                                                               |    <0.001 |
|                 u_dwt_state_pc_periodic                                                             |    <0.001 |
|                 u_dwt_state_pc_sample                                                               |    <0.001 |
|               u_dwt_apb_if                                                                          |     0.001 |
|             u_cm3_fpb                                                                               |    <0.001 |
|             u_cm3_itm                                                                               |     0.001 |
|               u_itm_arb                                                                             |    <0.001 |
|               u_itm_emit                                                                            |    <0.001 |
|               u_itm_fifo                                                                            |    <0.001 |
|                 u_itm_fifo_byte_0                                                                   |    <0.001 |
|                 u_itm_fifo_byte_1                                                                   |    <0.001 |
|                 u_itm_fifo_byte_2                                                                   |    <0.001 |
|                 u_itm_fifo_byte_3                                                                   |    <0.001 |
|                 u_itm_fifo_byte_4                                                                   |    <0.001 |
|               u_itm_if                                                                              |    <0.001 |
|               u_itm_ts                                                                              |    <0.001 |
|             u_cm3_mpu                                                                               |     0.004 |
|               u_cm3_mpu_full                                                                        |     0.004 |
|                 u_cm3_mpu_ahb_ctl                                                                   |    <0.001 |
|                 u_cm3_mpu_align                                                                     |     0.001 |
|                 u_cm3_mpu_ppb_intf                                                                  |    <0.001 |
|                 u_cm3_mpu_regions                                                                   |     0.002 |
|                   u_cm3_mpu_region_0                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_1                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_2                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_3                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_4                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_5                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_6                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|                   u_cm3_mpu_region_7                                                                |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                 |    <0.001 |
|                     u_cm3_mpu_icomp                                                                 |    <0.001 |
|                     u_cm3_mpu_maskgen                                                               |    <0.001 |
|             u_cm3_nvic                                                                              |     0.002 |
|               u_cm3_nvic_main                                                                       |    <0.001 |
|                 u_cm3_nvic_int_state                                                                |    <0.001 |
|               u_cm3_nvic_ppb_intf                                                                   |    <0.001 |
|               u_cm3_nvic_reg                                                                        |     0.001 |
|             u_cm3_ppb_ahb_to_apb                                                                    |    <0.001 |
|             u_cm3_ppb_decoder                                                                       |    <0.001 |
|             u_cm3_sync_dbg_en                                                                       |    <0.001 |
|           uDAPSWJDP                                                                                 |    <0.001 |
|             uDAPDpApbIf                                                                             |    <0.001 |
|             uDAPDpApbSync                                                                           |    <0.001 |
|               uSyncBusAbort                                                                         |    <0.001 |
|               uSyncBusReq                                                                           |    <0.001 |
|             uDAPDpIMux                                                                              |    <0.001 |
|             uDAPJtagDpProtocol                                                                      |    <0.001 |
|             uDAPSwDpProtocol                                                                        |    <0.001 |
|             uDAPSwDpSync                                                                            |    <0.001 |
|               uCDBGPWRUPACK                                                                         |    <0.001 |
|               uCSYSPWRUPACK                                                                         |    <0.001 |
|               uSyncBusAck                                                                           |    <0.001 |
|             uDAPSwjWatcher                                                                          |    <0.001 |
|           u_cm3_rom_table                                                                           |    <0.001 |
|           u_cm3_sync_dappwrup                                                                       |    <0.001 |
|           u_cm3_sync_dbgen                                                                          |    <0.001 |
|           u_cm3_sync_hclken                                                                         |    <0.001 |
|           u_cm3_tpiu                                                                                |    <0.001 |
|             u_cm3_tpiu_apb_if                                                                       |    <0.001 |
|             u_cm3_tpiu_atb_fifo1                                                                    |    <0.001 |
|             u_cm3_tpiu_atb_fifo2                                                                    |    <0.001 |
|             u_cm3_tpiu_atb_sync                                                                     |    <0.001 |
|               u_read_pointer1_gray0                                                                 |    <0.001 |
|               u_read_pointer1_gray1                                                                 |    <0.001 |
|               u_read_pointer1_gray2                                                                 |    <0.001 |
|               u_read_pointer2_gray0                                                                 |    <0.001 |
|               u_read_pointer2_gray1                                                                 |    <0.001 |
|               u_read_pointer2_gray2                                                                 |    <0.001 |
|               u_sync_ack_async                                                                      |    <0.001 |
|               u_tpiu_baud                                                                           |    <0.001 |
|               u_trace_out_idle                                                                      |    <0.001 |
|               u_trigger_ack_async                                                                   |    <0.001 |
|             u_cm3_tpiu_trace_fifo1                                                                  |    <0.001 |
|             u_cm3_tpiu_trace_fifo2                                                                  |    <0.001 |
|             u_cm3_tpiu_trace_out                                                                    |    <0.001 |
|             u_cm3_tpiu_trace_sync                                                                   |    <0.001 |
|               u_baud_div_reset                                                                      |    <0.001 |
|               u_sync_valid_async                                                                    |    <0.001 |
|               u_trigger_valid_async                                                                 |    <0.001 |
|               u_write_pointer1_gray0                                                                |    <0.001 |
|               u_write_pointer1_gray1                                                                |    <0.001 |
|               u_write_pointer1_gray2                                                                |    <0.001 |
|               u_write_pointer2_gray0                                                                |    <0.001 |
|               u_write_pointer2_gray1                                                                |    <0.001 |
|               u_write_pointer2_gray2                                                                |    <0.001 |
|             u_tpiu_formatter                                                                        |    <0.001 |
|         u_c_AhbSToAxi                                                                               |    <0.001 |
|           uA11AhbLiteMToAxi                                                                         |    <0.001 |
|         u_cm3_code_mux                                                                              |    <0.001 |
|         u_cm3_tscnt_48                                                                              |    <0.001 |
|         u_cmsdk_ahb_to_dtcm                                                                         |    <0.001 |
|         u_cmsdk_ahb_to_itcm                                                                         |    <0.001 |
|         u_s_AhbSToAxi                                                                               |    <0.001 |
|           uA11AhbLiteMToAxi                                                                         |    <0.001 |
|         u_x_dtcm                                                                                    |     0.008 |
|         u_x_itcm                                                                                    |     0.001 |
|     axi_bram_ctrl_0                                                                                 |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                  |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                   |    <0.001 |
|     axi_gpio_0                                                                                      |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|             I_DECODER                                                                               |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                          |    <0.001 |
|         gpio_core_1                                                                                 |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                   |    <0.001 |
|     axi_gpio_1                                                                                      |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|             I_DECODER                                                                               |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                          |    <0.001 |
|         gpio_core_1                                                                                 |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                   |    <0.001 |
|     axi_gpio_2                                                                                      |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|             I_DECODER                                                                               |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                          |    <0.001 |
|         gpio_core_1                                                                                 |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                   |    <0.001 |
|     axi_interconnect_0                                                                              |     0.002 |
|       s00_couplers                                                                                  |     0.001 |
|         auto_pc                                                                                     |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.001 |
|               RD.ar_channel_0                                                                       |    <0.001 |
|                 ar_cmd_fsm_0                                                                        |    <0.001 |
|                 cmd_translator_0                                                                    |    <0.001 |
|                   incr_cmd_0                                                                        |    <0.001 |
|                   wrap_cmd_0                                                                        |     0.000 |
|               RD.r_channel_0                                                                        |    <0.001 |
|                 rd_data_fifo_0                                                                      |    <0.001 |
|                 transaction_fifo_0                                                                  |    <0.001 |
|               SI_REG                                                                                |    <0.001 |
|                 ar.ar_pipe                                                                          |    <0.001 |
|                 aw.aw_pipe                                                                          |    <0.001 |
|                 b.b_pipe                                                                            |    <0.001 |
|                 r.r_pipe                                                                            |    <0.001 |
|               WR.aw_channel_0                                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                                        |    <0.001 |
|                 cmd_translator_0                                                                    |    <0.001 |
|                   incr_cmd_0                                                                        |    <0.001 |
|                   wrap_cmd_0                                                                        |     0.000 |
|               WR.b_channel_0                                                                        |    <0.001 |
|                 bid_fifo_0                                                                          |    <0.001 |
|                 bresp_fifo_0                                                                        |    <0.001 |
|       xbar                                                                                          |    <0.001 |
|         inst                                                                                        |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                  |    <0.001 |
|             addr_arbiter_inst                                                                       |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                            |    <0.001 |
|             reg_slice_r                                                                             |    <0.001 |
|             splitter_ar                                                                             |    <0.001 |
|             splitter_aw                                                                             |    <0.001 |
|     axi_quad_spi_0                                                                                  |     0.003 |
|       U0                                                                                            |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.003 |
|             CONTROL_REG_I                                                                           |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                  |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                 |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                   rdp_inst                                                                          |    <0.001 |
|                   rdpp1_inst                                                                        |    <0.001 |
|                   rst_d1_inst                                                                       |    <0.001 |
|                   wrp_inst                                                                          |    <0.001 |
|                   wrpp1_inst                                                                        |    <0.001 |
|                   wrpp2_inst                                                                        |    <0.001 |
|                   xpm_fifo_rst_inst                                                                 |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                  |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                 |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                   rdp_inst                                                                          |    <0.001 |
|                   rdpp1_inst                                                                        |    <0.001 |
|                   rst_d1_inst                                                                       |    <0.001 |
|                   wrp_inst                                                                          |    <0.001 |
|                   wrpp1_inst                                                                        |    <0.001 |
|                   wrpp2_inst                                                                        |    <0.001 |
|                   xpm_fifo_rst_inst                                                                 |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                              |    <0.001 |
|               QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                            |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|             SOFT_RESET_I                                                                            |    <0.001 |
|             STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                           |    <0.001 |
|     axi_single_spi_1                                                                                |     0.003 |
|       U0                                                                                            |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.003 |
|             CONTROL_REG_I                                                                           |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|               LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1                                              |    <0.001 |
|               LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                             |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                              |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                              |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                              |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                                |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                        |    <0.001 |
|               LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                             |    <0.001 |
|               LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                         |    <0.001 |
|               LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                 |    <0.001 |
|               LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                         |    <0.001 |
|               LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                           |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                  |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                 |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                   rdp_inst                                                                          |    <0.001 |
|                   rdpp1_inst                                                                        |    <0.001 |
|                   rst_d1_inst                                                                       |    <0.001 |
|                   wrp_inst                                                                          |    <0.001 |
|                   wrpp1_inst                                                                        |    <0.001 |
|                   wrpp2_inst                                                                        |    <0.001 |
|                   xpm_fifo_rst_inst                                                                 |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                   rdp_inst                                                                          |    <0.001 |
|                   rdpp1_inst                                                                        |    <0.001 |
|                   rst_d1_inst                                                                       |    <0.001 |
|                   wrp_inst                                                                          |    <0.001 |
|                   wrpp1_inst                                                                        |    <0.001 |
|                   wrpp2_inst                                                                        |    <0.001 |
|                   xpm_fifo_rst_inst                                                                 |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|             SOFT_RESET_I                                                                            |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|     axi_timer_0                                                                                     |     0.001 |
|       U0                                                                                            |     0.001 |
|         AXI4_LITE_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|             I_DECODER                                                                               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |     0.000 |
|         TC_CORE_I                                                                                   |    <0.001 |
|           COUNTER_0_I                                                                               |    <0.001 |
|             COUNTER_I                                                                               |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                              |    <0.001 |
|             COUNTER_I                                                                               |    <0.001 |
|           READ_MUX_I                                                                                |    <0.001 |
|           TIMER_CONTROL_I                                                                           |    <0.001 |
|             INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|     axi_uartlite_0                                                                                  |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|             I_DECODER                                                                               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|         UARTLITE_CORE_I                                                                             |    <0.001 |
|           BAUD_RATE_I                                                                               |    <0.001 |
|           UARTLITE_RX_I                                                                             |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|             SRL_FIFO_I                                                                              |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                 DYNSHREG_F_I                                                                        |    <0.001 |
|           UARTLITE_TX_I                                                                             |    <0.001 |
|             SRL_FIFO_I                                                                              |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                 DYNSHREG_F_I                                                                        |    <0.001 |
|     blk_mem_gen_0                                                                                   |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         inst_blk_mem_gen                                                                            |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |    <0.001 |
|             valid.cstr                                                                              |    <0.001 |
|               ramloop[0].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                     |    <0.001 |
|               ramloop[1].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                     |    <0.001 |
|     daplink_if_0                                                                                    |     0.004 |
|       DAPLink_to_Arty_shield_0                                                                      |    <0.001 |
|         inst                                                                                        |     0.000 |
|         shield_41_to_26_IOBUF[30]_inst                                                              |     0.000 |
|         shield_41_to_26_IOBUF[31]_inst                                                              |     0.000 |
|         shield_41_to_26_IOBUF[32]_inst                                                              |     0.000 |
|         shield_41_to_26_IOBUF[33]_inst                                                              |     0.000 |
|         shield_41_to_26_IOBUF[40]_inst                                                              |    <0.001 |
|       axi_gpio_0                                                                                    |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           gpio_core_1                                                                               |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|       axi_interconnect_0                                                                            |    <0.001 |
|         xbar                                                                                        |    <0.001 |
|           inst                                                                                      |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|       axi_protocol_convert_0                                                                        |     0.000 |
|       axi_quad_spi_0                                                                                |     0.001 |
|         U0                                                                                          |     0.001 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                             |     0.001 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                |    <0.001 |
|               CONTROL_REG_I                                                                         |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                               |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                    |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                     rdp_inst                                                                        |    <0.001 |
|                     rdpp1_inst                                                                      |    <0.001 |
|                     wrp_inst                                                                        |     0.000 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                      |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                          |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |     0.000 |
|                     rdp_inst                                                                        |     0.000 |
|                     rst_d1_inst                                                                     |    <0.001 |
|                     wrp_inst                                                                        |    <0.001 |
|                     wrpp1_inst                                                                      |    <0.001 |
|                     wrpp2_inst                                                                      |    <0.001 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                          |     0.000 |
|               SOFT_RESET_I                                                                          |    <0.001 |
|               STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                         |    <0.001 |
|       axi_single_spi_0                                                                              |     0.001 |
|         U0                                                                                          |     0.001 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                             |     0.001 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                |    <0.001 |
|               CONTROL_REG_I                                                                         |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                               |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                    |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                     rdp_inst                                                                        |    <0.001 |
|                     rdpp1_inst                                                                      |    <0.001 |
|                     wrp_inst                                                                        |     0.000 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                      |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                          |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |     0.000 |
|                     rdp_inst                                                                        |     0.000 |
|                     rst_d1_inst                                                                     |    <0.001 |
|                     wrp_inst                                                                        |    <0.001 |
|                     wrpp1_inst                                                                      |    <0.001 |
|                     wrpp2_inst                                                                      |    <0.001 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                       |     0.000 |
|               SOFT_RESET_I                                                                          |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                          |    <0.001 |
|       axi_xip_quad_spi_0                                                                            |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                             |    <0.001 |
|             XIP_MODE_GEN.AXI_LITE_IPIF_I                                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|             XIP_MODE_GEN.AXI_QSPI_XIP_I                                                             |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI4_2_AXI_CDC                                                     |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                      |     0.000 |
|               XIP_CLK_DOMAIN_SIGNALS                                                                |    <0.001 |
|               XIP_RECEIVE_FIFO_II                                                                   |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                     rdp_inst                                                                        |    <0.001 |
|                     rdpp1_inst                                                                      |    <0.001 |
|                     wrp_inst                                                                        |     0.000 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|             XIP_MODE_GEN.XIP_CR_I                                                                   |    <0.001 |
|             XIP_MODE_GEN.XIP_SR_I                                                                   |    <0.001 |
|     tri_io_buf_0                                                                                    |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         genblk1[0].IOBUF_inst                                                                       |    <0.001 |
|     xlconcat_0                                                                                      |     0.000 |
|     xlconcat_1                                                                                      |     0.000 |
|   qspi_flash_io0_iobuf                                                                              |    <0.001 |
|   qspi_flash_io1_iobuf                                                                              |    <0.001 |
|   qspi_flash_io2_iobuf                                                                              |    <0.001 |
|   qspi_flash_io3_iobuf                                                                              |    <0.001 |
|   qspi_flash_sck_iobuf                                                                              |     0.006 |
|   qspi_flash_ss_iobuf                                                                               |    <0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


