Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Tue May 22 14:44:52 2018
| Host         : DESKTOP-55DQDG3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file Single_CPU_utilization_synth.rpt -pb Single_CPU_utilization_synth.pb
| Design       : Single_CPU
| Device       : xc7a35t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 2979 |     0 |     20800 | 14.32 |
|   LUT as Logic             | 2931 |     0 |     20800 | 14.09 |
|   LUT as Memory            |   48 |     0 |      9600 |  0.50 |
|     LUT as Distributed RAM |   48 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            |  631 |     0 |     41600 |  1.51 |
|   Register as Flip Flop    |  553 |     0 |     41600 |  1.32 |
|   Register as Latch        |   78 |     0 |     41600 |  0.18 |
| F7 Muxes                   |  188 |     0 |     16300 |  1.15 |
| F8 Muxes                   |   25 |     0 |      8150 |  0.30 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  539 |     0 |       106 | 508.49 |
| Bonded IPADs                |    0 |     0 |        10 |   0.00 |
| Bonded OPADs                |    0 |     0 |         4 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |   0.00 |
| PHASER_REF                  |    0 |     0 |         5 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |   0.00 |
| IN_FIFO                     |    0 |     0 |        20 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |   0.00 |
| IBUFGDS                     |    0 |     0 |       104 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |   0.00 |
| ILOGIC                      |    0 |     0 |       106 |   0.00 |
| OLOGIC                      |    0 |     0 |       106 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    2 |     0 |        32 |  6.25 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1940 |                 LUT |
| LUT5     |  554 |                 LUT |
| FDRE     |  521 |        Flop & Latch |
| OBUF     |  497 |                  IO |
| LUT3     |  358 |                 LUT |
| LUT2     |  255 |                 LUT |
| MUXF7    |  188 |               MuxFx |
| LUT4     |  102 |                 LUT |
| LDCE     |   77 |        Flop & Latch |
| RAMD32   |   72 |  Distributed Memory |
| OBUFT    |   40 |                  IO |
| LUT1     |   38 |                 LUT |
| FDPE     |   32 |        Flop & Latch |
| CARRY4   |   28 |          CarryLogic |
| MUXF8    |   25 |               MuxFx |
| RAMS32   |   24 |  Distributed Memory |
| IBUF     |    2 |                  IO |
| BUFG     |    2 |               Clock |
| LDPE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


