# Reading pref.tcl
# do alu_8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/DigitExtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:44 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/DigitExtractor.sv 
# -- Compiling module DigitExtractor
# 
# Top level modules:
# 	DigitExtractor
# End time: 23:51:45 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/adder_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:45 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/adder_8bit.sv 
# -- Compiling module adder_8bit
# 
# Top level modules:
# 	adder_8bit
# End time: 23:51:45 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:45 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv 
# -- Compiling module alu_8bit
# 
# Top level modules:
# 	alu_8bit
# End time: 23:51:45 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/and_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:45 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/and_8bit.sv 
# -- Compiling module and_8bit
# 
# Top level modules:
# 	and_8bit
# End time: 23:51:46 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/divider_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:46 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/divider_8bit.sv 
# -- Compiling module divider_8bit
# 
# Top level modules:
# 	divider_8bit
# End time: 23:51:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/multiplier_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:46 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/multiplier_8bit.sv 
# -- Compiling module multiplier_8bit
# 
# Top level modules:
# 	multiplier_8bit
# End time: 23:51:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/or_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:46 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/or_8bit.sv 
# -- Compiling module or_8bit
# 
# Top level modules:
# 	or_8bit
# End time: 23:51:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:46 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv 
# -- Compiling module segmentOutput
# 
# Top level modules:
# 	segmentOutput
# End time: 23:51:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftLeft_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:46 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftLeft_8bit.sv 
# -- Compiling module shiftLeft_8bit
# 
# Top level modules:
# 	shiftLeft_8bit
# End time: 23:51:47 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftRight_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:47 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftRight_8bit.sv 
# -- Compiling module shiftRight_8bit
# 
# Top level modules:
# 	shiftRight_8bit
# End time: 23:51:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/subtractor_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:47 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/subtractor_8bit.sv 
# -- Compiling module subtractor_8bit
# 
# Top level modules:
# 	subtractor_8bit
# End time: 23:51:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/xor_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:47 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/xor_8bit.sv 
# -- Compiling module xor_8bit
# ** Warning: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/xor_8bit.sv(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	xor_8bit
# End time: 23:51:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:47 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit_tb.sv 
# -- Compiling module alu_8bit_tb
# 
# Top level modules:
# 	alu_8bit_tb
# End time: 23:51:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_8bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_8bit_tb 
# Start time: 23:51:47 on Mar 05,2024
# Loading sv_std.std
# Loading work.alu_8bit_tb
# Loading work.alu_8bit
# Loading work.adder_8bit
# Loading work.subtractor_8bit
# Loading work.multiplier_8bit
# Loading work.divider_8bit
# Loading work.and_8bit
# Loading work.or_8bit
# Loading work.xor_8bit
# Loading work.shiftLeft_8bit
# Loading work.shiftRight_8bit
# Loading work.DigitExtractor
# Loading work.segmentOutput
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'op'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit_tb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (10) for port 'sum'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/adder_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/adder File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'diff'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/subtractor_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/subtractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'quotient'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/divider_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/divider File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'result'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/and_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/andd File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'result'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/or_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/orr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'result'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/xor_8bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/xorr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'result'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftLeft_8bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/left File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'result'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/shiftRight_8bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/right File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'input_number'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/DigitExtractor.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/extractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'digit_1'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/DigitExtractor.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/extractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'digit_2'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/DigitExtractor.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/extractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'digit'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/segment1 File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/segment1 File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'digit'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/segment2 File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'seg'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/segmentOutput.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_8bit_tb/dut/segment2 File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/8bits/alu_8bit.sv Line: 26
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 23:51:57 on Mar 05,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 16
