CRC_BLUE_MASK_MASK 0xff
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK__SHIFT 0x0
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK_MASK 0xff00
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK__SHIFT 0x8
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK_MASK 0xff0000
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK__SHIFT 0x10
#define MVP_CRC_CNTL__MVP_CRC_EN_MASK 0x10000000
#define MVP_CRC_CNTL__MVP_CRC_EN__SHIFT 0x1c
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN_MASK 0x20000000
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN__SHIFT 0x1d
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL_MASK 0x40000000
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL__SHIFT 0x1e
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT_MASK 0xffff
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT__SHIFT 0x0
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT_MASK 0xffff0000
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT__SHIFT 0x10
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT_MASK 0xffff
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT__SHIFT 0x0
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES_MASK 0x1
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES__SHIFT 0x0
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL_MASK 0x10
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL__SHIFT 0x4
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE_MASK 0x100
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE__SHIFT 0x8
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE_MASK 0x1000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE__SHIFT 0xc
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO_MASK 0x10000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO__SHIFT 0x10
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN_MASK 0x100000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN__SHIFT 0x14
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN_MASK 0x1000000
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN__SHIFT 0x18
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP_MASK 0x10000000
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP__SHIFT 0x1c
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT_MASK 0x1fff
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT__SHIFT 0x0
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT_MASK 0x1fff0000
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT__SHIFT 0x10
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN_MASK 0x80000000
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN__SHIFT 0x1f
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_MASK 0x1fff
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT__SHIFT 0x0
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET_MASK 0x80000000
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET__SHIFT 0x1f
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN_MASK 0x1
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN__SHIFT 0x0
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN_MASK 0x2
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN__SHIFT 0x1
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL_MASK 0x4
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL__SHIFT 0x2
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL_MASK 0x8
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL__SHIFT 0x3
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP_MASK 0x10
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP__SHIFT 0x4
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP_MASK 0x20
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP__SHIFT 0x5
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR_MASK 0x40
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR__SHIFT 0x6
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY_MASK 0x80
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY__SHIFT 0x7
#define MVP_DEBUG__MVP_DEBUG_BITS_MASK 0xffffff00
#define MVP_DEBUG__MVP_DEBUG_BITS__SHIFT 0x8
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX_MASK 0xff
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX__SHIFT 0x0
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN_MASK 0x100
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA_MASK 0xffffffff
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA__SHIFT 0x0
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION_MASK 0x6
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION__SHIFT 0x1
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION_MASK 0x6
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION__SHIFT 0x1
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H_MASK 0x1
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H__SHIFT 0x0
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_MASK 0x1fffffe
#define MVP_DEBUG_12__IDEC_MVP_DATA_A__SHIFT 0x1
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H_MASK 0x1
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H__SHIFT 0x0
#define MVP_DEBUG_13__IDED_MVP_DATA_B_MASK 0x1fffffe
#define MVP_DEBUG_13__IDED_MVP_DATA_B__SHIFT 0x1
#define MVP_DEBUG_13__IDED_START_READ_B_MASK 0x2000000
#define MVP_DEBUG_13__IDED_START_READ_B__SHIFT 0x19
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B_MASK 0x4000000
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B__SHIFT 0x1a
#define MVP_DEBUG_13__IDED_WRITE_ADD_B_MASK 0x38000000
#define MVP_DEBUG_13__IDED_WRITE_ADD_B__SHIFT 0x1b
#define MVP_DEBUG_14__IDEE_READ_ADD_MASK 0x7
#define MVP_DEBUG_14__IDEE_READ_ADD__SHIFT 0x0
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A_MASK 0x38
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A__SHIFT 0x3
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B_MASK 0x1c0
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B__SHIFT 0x6
#define MVP_DEBUG_14__IDEE_START_READ_MASK 0x200
#define MVP_DEBUG_14__IDEE_START_READ__SHIFT 0x9
#define MVP_DEBUG_14__IDEE_START_READ_B_MASK 0x400
#define MVP_DEBUG_14__IDEE_START_READ_B__SHIFT 0xa
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A_MASK 0x800
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A__SHIFT 0xb
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B_MASK 0x1000
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B__SHIFT 0xc
#define MVP_DEBUG_14__IDEE_WRITE2FIFO_MASK 0x2000
#define MVP_DEBUG_14__IDEE_WRITE2FIFO__SHIFT 0xd
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_MASK 0x4000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE__SHIFT 0xe
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B_MASK 0x8000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B__SHIFT 0xf
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_MASK 0x10000
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE__SHIFT 0x10
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B_MASK 0x20000
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B__SHIFT 0x11
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE_MASK 0x40000
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE__SHIFT 0x12
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A_MASK 0x80000
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A__SHIFT 0x13
#define MVP_DEBUG_14__IDEE_CRC_PHASE_MASK 0x100000
#define MVP_DEBUG_14__IDEE_CRC_PHASE__SHIFT 