#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Nov 18 20:25:08 2015
# Process ID: 424
# Log file: C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/planAhead_run_2/planAhead.log
# Journal file: C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C11 [get_ports {Q_outputs[0]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {Q_outputs[1]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {Q_outputs[2]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {Q_outputs[3]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {Q_outputs[4]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {Q_outputs[5]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {Q_outputs[6]}]
endgroup
startgroup
set_property package_pin B14 [get_ports {Q_outputs[7]}]
endgroup
startgroup
set_property package_pin C13 [get_ports reset]
endgroup
startgroup
set_property package_pin D12 [get_ports count_enable]
endgroup
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin J11 [get_ports {M_value[0]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {M_value[1]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {M_value[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {M_value[3]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {M_value[4]}]
endgroup
startgroup
set_property package_pin E14 [get_ports {M_value[5]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {M_value[6]}]
endgroup
startgroup
set_property package_pin B16 [get_ports {M_value[7]}]
endgroup
save_constraints
