use aarch64_cpu::registers::*;
use alloc::{format, string::String};
use kspin::SpinNoIrq;
use alloc::boxed::Box;
use core::ptr::NonNull;
use arm_gic_driver::*;
use crate::config::devices::{GICD_PADDR, GICR_PADDR};
use crate::mem::phys_to_virt;
use memory_addr::PhysAddr;
use memory_addr::pa;

const GICD_BASE: PhysAddr = pa!(GICD_PADDR);
const GICR_BASE: PhysAddr = pa!(GICR_PADDR);

use axplat::irq::{HandlerTable, IrqHandler, IrqIf};
// use lazyinit::LazyInit;
use log::{debug, trace, warn};


const SPI_START: usize = 32;
/// The maximum number of IRQs.
const MAX_IRQ_COUNT: usize = 1024;

fn is_irq_private(irq_num: usize) -> bool {
    irq_num < SPI_START
}

// per-CPU, no lock
// static CPU_IF: LazyInit<local::Boxed> = LazyInit::new();
static IRQ_HANDLER_TABLE: HandlerTable<MAX_IRQ_COUNT> = HandlerTable::new();

static GICD: SpinNoIrq<Option<arm_gic_driver::v3::Gic>> = SpinNoIrq::new(None);
static GICR: SpinNoIrq<Option<Box<dyn arm_gic_driver::local::Interface>>> = SpinNoIrq::new(None);

struct IrqIfImpl;

#[impl_plat_interface]
impl IrqIf for IrqIfImpl {
    /// Enables or disables the given IRQ.
    fn set_enable(irq_raw: usize, enabled: bool) {
        set_enable(irq_raw, enabled);
    }

    /// Registers an IRQ handler for the given IRQ.
    ///
    /// It also enables the IRQ if the registration succeeds. It returns `false`
    /// if the registration failed.
    fn register(irq_num: usize, handler: IrqHandler) -> bool {
        trace!("register handler IRQ {}", irq_num);
        if IRQ_HANDLER_TABLE.register_handler(irq_num, handler) {
            Self::set_enable(irq_num, true);
            return true;
        }
        warn!("register handler for IRQ {} failed", irq_num);
        false
    }

    /// Unregisters the IRQ handler for the given IRQ.
    ///
    /// It also disables the IRQ if the unregistration succeeds. It returns the
    /// existing handler if it is registered, `None` otherwise.
    fn unregister(irq_num: usize) -> Option<IrqHandler> {
        trace!("unregister handler IRQ {}", irq_num);
        Self::set_enable(irq_num, false);
        IRQ_HANDLER_TABLE.unregister_handler(irq_num)
    }

    /// Handles the IRQ.
    ///
    /// It is called by the common interrupt handler. It should look up in the
    /// IRQ handler table and calls the corresponding handler. If necessary, it
    /// also acknowledges the interrupt controller after handling.
    fn handle(_unused: usize) {
        let Some(irq) =  GICR.lock().as_mut().unwrap().ack() else {
            return;
        };
        let irq_num: usize = irq.into();
        // trace!("IRQ {}", irq_num);
        if !IRQ_HANDLER_TABLE.handle(irq_num as _) {
            warn!("Unhandled IRQ {irq_num}");
        }

        GICR.lock().as_mut().unwrap().eoi(irq);
        if GICR.lock().as_mut().unwrap().get_eoi_mode() {
            GICR.lock().as_mut().unwrap().dir(irq);
        }
    }
}

pub(crate) fn init() {
 let mut gicd = arm_gic_driver::v3::Gic::new(
        NonNull::new(phys_to_virt(GICD_BASE).as_mut_ptr()).unwrap(),
        NonNull::new(phys_to_virt(GICR_BASE).as_mut_ptr()).unwrap(),
    );

     debug!("Initializing GICD at {:#x}", GICD_BASE);
    gicd.open().unwrap();

    info!(
        "Initializing GICR for BSP. Global GICR base at {:#x}",
        GICR_BASE
    );
    let mut interface = gicd.cpu_local().unwrap();
    interface.open().unwrap();

    GICD.lock().replace(gicd);
    GICR.lock().replace(interface);
    info!("GIC initialized {}",current_cpu());
}

pub(crate) fn init_current_cpu() {
    debug!("Initializing GICR for current CPU {}",current_cpu());
    let mut interface = GICD.lock().as_mut().unwrap().cpu_local().unwrap();
    interface.open().unwrap();
    GICR.lock().replace(interface);
    debug!(  "Initialized GICR for current CPU {}",current_cpu());
}



fn current_cpu() -> usize {
    MPIDR_EL1.get() as usize & 0xffffff
}

pub(crate) fn set_enable(irq_num: usize, enabled: bool) {
    use arm_gic_driver::local::cap::ConfigLocalIrq;

    let mut gicd = GICD.lock();
    let d = gicd.as_mut().unwrap();

    if irq_num < 32 {
        trace!("GICR set enable: {} {}", irq_num, enabled);

        if enabled {
            d.get_gicr().irq_enable(irq_num.into()).unwrap();
        } else {
            d.get_gicr().irq_disable(irq_num.into()).unwrap();
        }
    } else {
        trace!("GICD set enable: {} {}", irq_num, enabled);

        if enabled {
            d.irq_enable(irq_num.into()).unwrap();
        } else {
            d.irq_disable(irq_num.into()).unwrap();
        }
    }
}