From: Tony Luck <tony.luck@intel.com>
Date: Thu, 3 Nov 2022 13:33:10 -0700
Subject: x86/cpu: Add several Intel server CPU model numbers
Git-commit: 7beade0dd41d42d797ccb7791b134a77fcebf35b
Patch-mainline: v6.1-rc4
References: jsc#PED-6469

These servers are all on the public versions of the roadmap. The model
numbers for Grand Ridge, Granite Rapids, and Sierra Forest were included
in the September 2022 edition of the Instruction Set Extensions document.

Signed-off-by: Tony Luck <tony.luck@intel.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Acked-by: Dave Hansen <dave.hansen@linux.intel.com>
Link: https://lore.kernel.org/r/20221103203310.5058-1-tony.luck@intel.com

Acked-by: Nikolay Borisov <nik.borisov@suse.com>
---
 arch/x86/include/asm/intel-family.h |    9 +++++++++
 1 file changed, 9 insertions(+)

--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@ -112,6 +112,11 @@
 #define INTEL_FAM6_GRANITERAPIDS_X	0xAD
 #define INTEL_FAM6_GRANITERAPIDS_D	0xAE
 
+#define INTEL_FAM6_EMERALDRAPIDS_X	0xCF
+
+#define INTEL_FAM6_GRANITERAPIDS_X	0xAD
+#define INTEL_FAM6_GRANITERAPIDS_D	0xAE
+
 #define INTEL_FAM6_ALDERLAKE		0x97	/* Golden Cove / Gracemont */
 #define INTEL_FAM6_ALDERLAKE_L		0x9A	/* Golden Cove / Gracemont */
 #define INTEL_FAM6_ALDERLAKE_N		0xBE
@@ -156,6 +161,10 @@
 
 #define INTEL_FAM6_SIERRAFOREST_X	0xAF
 
+#define INTEL_FAM6_GRANDRIDGE		0xB6
+
+#define INTEL_FAM6_SIERRAFOREST_X	0xAF
+
 #define INTEL_FAM6_GRANDRIDGE		0xB6
 
 /* Xeon Phi */
