---
collection: chip
permalink: /chip/
---
* **49 JSSC Papers (20 are Invited Papers)**

* **39 ISSCC Papers (10 are Highlight Papers, 5 Live Demos)**

* **4 SSCL Papers**

* **32 Papers in VLSI/A-SSCC/CICC/ESSCIRC/RFIC**

* **7 SSCS Predoctoral Achievement Awards**

* **4 ISSCC Awards (Top Paper Contributors, Silkroad, Student Research Preview, Student Design Contest)**

* **1 A-SSCC Distinguished Design Award**

* **1 RFIC Student Paper Award**


<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片1-A 90.7-nW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell</strong></p>
    <p>Z. Zhang, W.-H. Yu, Z. Yang, K.-F. Un, J. Yin, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片2-A 16-MHz.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 16-MHz Crystal Oscillator with 17.5-μs Startup Time under 10 4 -ppm-∆F Injection Using Automatic Phase-Error Correction</strong></p>
    <p>Z. Wang, X. Wang, K.-M. Lei, W. Zhang, Y. Yin, T. Xu, Z. Cai, Y. Guo, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片3-A 28-nm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-memory Macro with Bit-wise Sparsity Aware and Kernel-wise Weight Update/Refresh</strong></p>
    <p>Y. Zhan, W.-H. Yu, K.-F. Un, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片4-A 24 V-Input.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 24 V-Input 1-to-3.5 V-Output Interleaved-Inductor Multiple Step-Down Hybrid DC-DC Converter with Enhanced Power Density </strong></p>
    <p>X. Zhang, A. Zhao, Q. Ma, Y. Jiang, M.-K. Law, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片5-FLEX-CIM.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.6-TOPS/mm2 Analog Compute-in-Memory Macro</strong></p>
    <p>Y. Fu, W.-H. Yu, K.-F. Un, C.-H. Chan, Y. Zhu, M. Zhang, R. P. Martins and P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片6-A Cross-Coupled.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Cross-Coupled Hybrid Switched-Capacitor Buck Converter with Extended Conversion Range and Enhanced DCR Loss Reduction</strong></p>
    <p>Q. Ma, H. Li, X. Zhang, Y. Jiang, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'23] [Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片7-A BW-Extended.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A BW-Extended 4th-Order Gain-Boosted N-Path Filter Employing a Switched gm-C Network</strong></p>
    <p>G. Qi, H. Guo, Y. Li, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'23] [Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片8-A 167uW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 167μW 71.7dB-SFDR 2.4GHz BLE Receiver Using a Passive Quadrature-Front-End, a Double-Sided Double-Balanced Cascaded Mixer and a Dual-Transformer-Coupled Class-D VCO</strong></p>
    <p>H. Shao, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24] [Invited JSSC'24]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片9-A FAR.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 1.8% FAR, 2ms Decision Latency, 1.73nJ/Decision Keywords Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-Domain Computing and Scalable 5T-SRAM</strong></p>
    <p>F. Tan, W.-H. Yu, J. Lin, K.-F. Un, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>
