0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v,1587193912,verilog,,,,tb_module_counter_test,,,,,,,,
D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v,1587194976,verilog,,D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v,,module_counter_test,,,,,,,,
