Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/Peter/Desktop/New folder/battleship/battleship_isim_beh.exe -prj C:/Users/Peter/Desktop/New folder/battleship/battleship_beh.prj work.battleship work.glbl 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Peter/Desktop/New folder/battleship/battleship.v" into library work
Analyzing Verilog file "C:/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module battleship
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/Users/Peter/Desktop/New folder/battleship/battleship_isim_beh.exe
Fuse Memory Usage: 28004 KB
Fuse CPU Usage: 436 ms
