{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606061253330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606061253330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 13:07:33 2020 " "Processing started: Sun Nov 22 13:07:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606061253330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061253330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061253330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606061253656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606061253656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b-description " "Found design unit 1: register32b-description" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262442 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b " "Found entity 1: register32b" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061262442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262444 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061262444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 1 1 " "Found 1 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061262445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061262446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fpga-riscv32-minimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fpga-riscv32-minimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_riscv32_minimal-behavioral " "Found design unit 1: fpga_riscv32_minimal-behavioral" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262447 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_riscv32_minimal " "Found entity 1: fpga_riscv32_minimal" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606061262447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061262447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_riscv32_minimal " "Elaborating entity \"fpga_riscv32_minimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606061262475 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "next_pc_count fpga-riscv32-minimal.vhd(14) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(14): used explicit default value for signal \"next_pc_count\" because signal was never assigned a value" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606061262573 "|fpga_riscv32_minimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "components/fpga-riscv32-minimal.vhd" "program_counter" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606061263270 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "count_address pc.vhd(16) " "VHDL Signal Declaration warning at pc.vhd(16): used explicit default value for signal \"count_address\" because signal was never assigned a value" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606061263282 "|fpga_riscv32_minimal|pc:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32b pc:program_counter\|register32b:count_register " "Elaborating entity \"register32b\" for hierarchy \"pc:program_counter\|register32b:count_register\"" {  } { { "components/pc.vhd" "count_register" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606061263325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[0\] GND " "Pin \"pc_count\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[1\] GND " "Pin \"pc_count\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[2\] GND " "Pin \"pc_count\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[3\] GND " "Pin \"pc_count\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[4\] GND " "Pin \"pc_count\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[5\] GND " "Pin \"pc_count\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[6\] GND " "Pin \"pc_count\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[7\] GND " "Pin \"pc_count\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[8\] GND " "Pin \"pc_count\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[9\] GND " "Pin \"pc_count\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[10\] GND " "Pin \"pc_count\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[11\] GND " "Pin \"pc_count\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[12\] GND " "Pin \"pc_count\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[13\] GND " "Pin \"pc_count\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[14\] GND " "Pin \"pc_count\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[15\] GND " "Pin \"pc_count\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[16\] GND " "Pin \"pc_count\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[17\] GND " "Pin \"pc_count\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[18\] GND " "Pin \"pc_count\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[19\] GND " "Pin \"pc_count\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[20\] GND " "Pin \"pc_count\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[21\] GND " "Pin \"pc_count\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[22\] GND " "Pin \"pc_count\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[23\] GND " "Pin \"pc_count\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[24\] GND " "Pin \"pc_count\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[25\] GND " "Pin \"pc_count\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[26\] GND " "Pin \"pc_count\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[27\] GND " "Pin \"pc_count\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[28\] GND " "Pin \"pc_count\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[29\] GND " "Pin \"pc_count\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[30\] GND " "Pin \"pc_count\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_count\[31\] GND " "Pin \"pc_count\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606061265814 "|fpga_riscv32_minimal|pc_count[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606061265814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606061267554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606061267554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606061268707 "|fpga_riscv32_minimal|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606061268707 "|fpga_riscv32_minimal|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606061268707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606061268729 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606061268729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606061268729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606061268772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 13:07:48 2020 " "Processing ended: Sun Nov 22 13:07:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606061268772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606061268772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606061268772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606061268772 ""}
