<profile>

<section name = "Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'" level="0">
<item name = "Date">Mon May 12 21:48:18 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sparse_matrix_multiply_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.460 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 69, 25.000 ns, 0.345 us, 5, 69, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_3">3, 67, 3, 2, 1, 1 ~ 33, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 98, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_7ns_9ns_15_1_1_U137">mul_7ns_9ns_15_1_1, 0, 0, 0, 49, 0</column>
<column name="mul_7ns_9ns_15_1_1_U138">mul_7ns_9ns_15_1_1, 0, 0, 0, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_fu_209_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln54_1_fu_239_p2">+, 0, 0, 13, 6, 5</column>
<column name="add_ln54_fu_166_p2">+, 0, 0, 13, 6, 5</column>
<column name="ap_condition_292">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_1_fu_198_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln52_fu_139_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln54_1_fu_234_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="icmp_ln54_fu_160_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="or_ln52_fu_188_p2">or, 0, 0, 7, 7, 1</column>
<column name="select_ln54_1_fu_244_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln54_fu_172_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 7, 14</column>
<column name="i_2_fu_54">9, 2, 7, 14</column>
<column name="local_col_ptr_B_1_address0">14, 3, 6, 18</column>
<column name="local_col_ptr_B_1_d0">14, 3, 32, 96</column>
<column name="local_col_ptr_B_address0">14, 3, 6, 18</column>
<column name="local_col_ptr_B_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_ptr_B_load_1_reg_310">32, 0, 32, 0</column>
<column name="i_2_fu_54">7, 0, 7, 0</column>
<column name="icmp_ln52_1_reg_301">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_271">1, 0, 1, 0</column>
<column name="or_ln52_reg_289">6, 0, 7, 1</column>
<column name="select_ln54_1_reg_316">6, 0, 6, 0</column>
<column name="select_ln54_reg_280">6, 0, 6, 0</column>
<column name="tmp_1_reg_321">1, 0, 1, 0</column>
<column name="tmp_reg_285">1, 0, 1, 0</column>
<column name="trunc_ln52_reg_295">5, 0, 6, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3, return value</column>
<column name="col_ptr_B_address0">out, 7, ap_memory, col_ptr_B, array</column>
<column name="col_ptr_B_ce0">out, 1, ap_memory, col_ptr_B, array</column>
<column name="col_ptr_B_q0">in, 32, ap_memory, col_ptr_B, array</column>
<column name="col_ptr_B_address1">out, 7, ap_memory, col_ptr_B, array</column>
<column name="col_ptr_B_ce1">out, 1, ap_memory, col_ptr_B, array</column>
<column name="col_ptr_B_q1">in, 32, ap_memory, col_ptr_B, array</column>
<column name="local_col_ptr_B_address0">out, 6, ap_memory, local_col_ptr_B, array</column>
<column name="local_col_ptr_B_ce0">out, 1, ap_memory, local_col_ptr_B, array</column>
<column name="local_col_ptr_B_we0">out, 1, ap_memory, local_col_ptr_B, array</column>
<column name="local_col_ptr_B_d0">out, 32, ap_memory, local_col_ptr_B, array</column>
<column name="local_col_ptr_B_1_address0">out, 6, ap_memory, local_col_ptr_B_1, array</column>
<column name="local_col_ptr_B_1_ce0">out, 1, ap_memory, local_col_ptr_B_1, array</column>
<column name="local_col_ptr_B_1_we0">out, 1, ap_memory, local_col_ptr_B_1, array</column>
<column name="local_col_ptr_B_1_d0">out, 32, ap_memory, local_col_ptr_B_1, array</column>
</table>
</item>
</section>
</profile>
