RISCV WRC+fence.rw.rw+po
"Rfe Fence.rw.rwdRW Rfe PodRR Fre"
Cycle=Rfe PodRR Fre Rfe Fence.rw.rwdRW
Relax=
Safe=Rfe Fre PodRR Fence.rw.rwdRW
Generator=diy7 (version 7.55)
Prefetch=1:x=F,1:y=W,2:y=F,2:x=T
Com=Rf Rf Fr
Orig=Rfe Fence.rw.rwdRW Rfe PodRR Fre
{
uint64_t y; uint64_t x; uint64_t 2:x7; uint64_t 2:x5; uint64_t 1:x5;

0:x5=1; 0:x6=x;
1:x6=x; 1:x7=1; 1:x8=y;
2:x6=y; 2:x8=x;
}
 P0          | P1          | P2          ;
 sd x5,0(x6) | ld x5,0(x6) | ld x5,0(x6) ;
             | fence rw,rw | ld x7,0(x8) ;
             | sd x7,0(x8) |             ;
exists (1:x5=1 /\ 2:x5=1 /\ 2:x7=0)
