library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity ALU is
port (Clock : in std_logic;
		A, B 	: in unsigned(7 downto 0);
		student_id : in unsigned(3 downto 0);
		OP	 	: in unsigned(15 downto 0);
		neg 	: out std_logic;
		r1 	: out unsigned(3 downto 0);
		r2 	: out unsigned(3 downto 0));
end ALU;