vendor_name = ModelSim
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/test_modules/queue_precharge_data.txt
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.cbx.xml
design_name = top_module
instance = comp, \output_1[0]~output , output_1[0]~output, top_module, 1
instance = comp, \output_1[1]~output , output_1[1]~output, top_module, 1
instance = comp, \output_1[2]~output , output_1[2]~output, top_module, 1
instance = comp, \output_1[3]~output , output_1[3]~output, top_module, 1
instance = comp, \output_1[4]~output , output_1[4]~output, top_module, 1
instance = comp, \output_1[5]~output , output_1[5]~output, top_module, 1
instance = comp, \output_1[6]~output , output_1[6]~output, top_module, 1
instance = comp, \output_1[7]~output , output_1[7]~output, top_module, 1
instance = comp, \output_1[8]~output , output_1[8]~output, top_module, 1
instance = comp, \output_1[9]~output , output_1[9]~output, top_module, 1
instance = comp, \output_1[10]~output , output_1[10]~output, top_module, 1
instance = comp, \output_1[11]~output , output_1[11]~output, top_module, 1
instance = comp, \output_1[12]~output , output_1[12]~output, top_module, 1
instance = comp, \output_1[13]~output , output_1[13]~output, top_module, 1
instance = comp, \output_1[14]~output , output_1[14]~output, top_module, 1
instance = comp, \output_1[15]~output , output_1[15]~output, top_module, 1
instance = comp, \clk~input , clk~input, top_module, 1
instance = comp, \entry_1[0]~input , entry_1[0]~input, top_module, 1
instance = comp, \entry_1[1]~input , entry_1[1]~input, top_module, 1
instance = comp, \entry_1[2]~input , entry_1[2]~input, top_module, 1
instance = comp, \entry_1[3]~input , entry_1[3]~input, top_module, 1
instance = comp, \entry_1[4]~input , entry_1[4]~input, top_module, 1
instance = comp, \entry_1[5]~input , entry_1[5]~input, top_module, 1
instance = comp, \entry_1[6]~input , entry_1[6]~input, top_module, 1
instance = comp, \entry_1[7]~input , entry_1[7]~input, top_module, 1
instance = comp, \entry_1[8]~input , entry_1[8]~input, top_module, 1
instance = comp, \entry_1[9]~input , entry_1[9]~input, top_module, 1
instance = comp, \entry_1[10]~input , entry_1[10]~input, top_module, 1
instance = comp, \entry_1[11]~input , entry_1[11]~input, top_module, 1
instance = comp, \entry_1[12]~input , entry_1[12]~input, top_module, 1
instance = comp, \entry_1[13]~input , entry_1[13]~input, top_module, 1
instance = comp, \entry_1[14]~input , entry_1[14]~input, top_module, 1
instance = comp, \entry_1[15]~input , entry_1[15]~input, top_module, 1
instance = comp, \entry_2[0]~input , entry_2[0]~input, top_module, 1
instance = comp, \entry_2[1]~input , entry_2[1]~input, top_module, 1
instance = comp, \entry_2[2]~input , entry_2[2]~input, top_module, 1
instance = comp, \entry_2[3]~input , entry_2[3]~input, top_module, 1
instance = comp, \entry_2[4]~input , entry_2[4]~input, top_module, 1
instance = comp, \entry_2[5]~input , entry_2[5]~input, top_module, 1
instance = comp, \entry_2[6]~input , entry_2[6]~input, top_module, 1
instance = comp, \entry_2[7]~input , entry_2[7]~input, top_module, 1
instance = comp, \entry_2[8]~input , entry_2[8]~input, top_module, 1
instance = comp, \entry_2[9]~input , entry_2[9]~input, top_module, 1
instance = comp, \entry_2[10]~input , entry_2[10]~input, top_module, 1
instance = comp, \entry_2[11]~input , entry_2[11]~input, top_module, 1
instance = comp, \entry_2[12]~input , entry_2[12]~input, top_module, 1
instance = comp, \entry_2[13]~input , entry_2[13]~input, top_module, 1
instance = comp, \entry_2[14]~input , entry_2[14]~input, top_module, 1
instance = comp, \entry_2[15]~input , entry_2[15]~input, top_module, 1
design_name = hard_block
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_NCSO~~ibuf , ~ALTERA_NCSO~~ibuf, hard_block, 1
