============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Apr 30 11:01:04 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.359309s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (60.9%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 65077344468992"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14201 instances
RUN-0007 : 8608 luts, 2618 seqs, 1895 mslices, 955 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 24372 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 14203 nets have 2 pins
RUN-1001 : 8723 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1255     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  50   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14199 instances, 8608 luts, 2618 seqs, 2850 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-0007 : Cell area utilization is 73%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78472, tnet num: 15922, tinst num: 14199, tnode num: 90669, tedge num: 128448.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.185860s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (69.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.29601e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14199.
PHY-3001 : Level 1 #clusters 1854.
PHY-3001 : End clustering;  0.117836s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 73%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11565e+06, overlap = 794.188
PHY-3002 : Step(2): len = 993395, overlap = 849.906
PHY-3002 : Step(3): len = 668079, overlap = 1195.38
PHY-3002 : Step(4): len = 575834, overlap = 1276.34
PHY-3002 : Step(5): len = 449114, overlap = 1462.12
PHY-3002 : Step(6): len = 377217, overlap = 1576.97
PHY-3002 : Step(7): len = 310225, overlap = 1681.38
PHY-3002 : Step(8): len = 263303, overlap = 1719.56
PHY-3002 : Step(9): len = 219186, overlap = 1770.19
PHY-3002 : Step(10): len = 191938, overlap = 1798.03
PHY-3002 : Step(11): len = 166361, overlap = 1835.84
PHY-3002 : Step(12): len = 154525, overlap = 1856.81
PHY-3002 : Step(13): len = 141959, overlap = 1879.81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65475e-07
PHY-3002 : Step(14): len = 148811, overlap = 1860.19
PHY-3002 : Step(15): len = 171478, overlap = 1858.69
PHY-3002 : Step(16): len = 156691, overlap = 1801
PHY-3002 : Step(17): len = 159117, overlap = 1780.59
PHY-3002 : Step(18): len = 143360, overlap = 1791.81
PHY-3002 : Step(19): len = 140201, overlap = 1814.88
PHY-3002 : Step(20): len = 131133, overlap = 1825.12
PHY-3002 : Step(21): len = 127190, overlap = 1829.59
PHY-3002 : Step(22): len = 121904, overlap = 1803.69
PHY-3002 : Step(23): len = 121164, overlap = 1793.72
PHY-3002 : Step(24): len = 116569, overlap = 1809
PHY-3002 : Step(25): len = 117549, overlap = 1820.44
PHY-3002 : Step(26): len = 114721, overlap = 1805.62
PHY-3002 : Step(27): len = 114207, overlap = 1805.81
PHY-3002 : Step(28): len = 112379, overlap = 1793.53
PHY-3002 : Step(29): len = 111881, overlap = 1784.66
PHY-3002 : Step(30): len = 110533, overlap = 1787.44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.3095e-07
PHY-3002 : Step(31): len = 123098, overlap = 1752.09
PHY-3002 : Step(32): len = 147759, overlap = 1674.41
PHY-3002 : Step(33): len = 154249, overlap = 1589.91
PHY-3002 : Step(34): len = 157943, overlap = 1563.81
PHY-3002 : Step(35): len = 156199, overlap = 1572.03
PHY-3002 : Step(36): len = 155982, overlap = 1572.66
PHY-3002 : Step(37): len = 153943, overlap = 1577.66
PHY-3002 : Step(38): len = 153884, overlap = 1579.47
PHY-3002 : Step(39): len = 151026, overlap = 1590.09
PHY-3002 : Step(40): len = 149916, overlap = 1586.97
PHY-3002 : Step(41): len = 148197, overlap = 1588.56
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.4619e-06
PHY-3002 : Step(42): len = 164570, overlap = 1562
PHY-3002 : Step(43): len = 174922, overlap = 1535.25
PHY-3002 : Step(44): len = 177073, overlap = 1428
PHY-3002 : Step(45): len = 179520, overlap = 1413.78
PHY-3002 : Step(46): len = 182214, overlap = 1411.56
PHY-3002 : Step(47): len = 183692, overlap = 1403.16
PHY-3002 : Step(48): len = 180788, overlap = 1383.34
PHY-3002 : Step(49): len = 179673, overlap = 1399.47
PHY-3002 : Step(50): len = 177831, overlap = 1448.66
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.9238e-06
PHY-3002 : Step(51): len = 195791, overlap = 1381.56
PHY-3002 : Step(52): len = 204035, overlap = 1334.75
PHY-3002 : Step(53): len = 203101, overlap = 1351.22
PHY-3002 : Step(54): len = 203916, overlap = 1308.97
PHY-3002 : Step(55): len = 203544, overlap = 1349.06
PHY-3002 : Step(56): len = 204058, overlap = 1376.31
PHY-3002 : Step(57): len = 201081, overlap = 1376.16
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.8476e-06
PHY-3002 : Step(58): len = 216341, overlap = 1319.25
PHY-3002 : Step(59): len = 227763, overlap = 1278.41
PHY-3002 : Step(60): len = 233151, overlap = 1252.06
PHY-3002 : Step(61): len = 238102, overlap = 1204.12
PHY-3002 : Step(62): len = 238848, overlap = 1178.53
PHY-3002 : Step(63): len = 238786, overlap = 1180.66
PHY-3002 : Step(64): len = 235171, overlap = 1180.91
PHY-3002 : Step(65): len = 233263, overlap = 1156
PHY-3002 : Step(66): len = 232252, overlap = 1152.03
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.16952e-05
PHY-3002 : Step(67): len = 250868, overlap = 1186.19
PHY-3002 : Step(68): len = 268942, overlap = 1137.75
PHY-3002 : Step(69): len = 274180, overlap = 1078.78
PHY-3002 : Step(70): len = 279322, overlap = 1058.84
PHY-3002 : Step(71): len = 283927, overlap = 999.562
PHY-3002 : Step(72): len = 288357, overlap = 984.5
PHY-3002 : Step(73): len = 288204, overlap = 986.438
PHY-3002 : Step(74): len = 289032, overlap = 982.594
PHY-3002 : Step(75): len = 290711, overlap = 977.531
PHY-3002 : Step(76): len = 291355, overlap = 982.188
PHY-3002 : Step(77): len = 290068, overlap = 981.469
PHY-3002 : Step(78): len = 289315, overlap = 981.344
PHY-3002 : Step(79): len = 288754, overlap = 951.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.33904e-05
PHY-3002 : Step(80): len = 307422, overlap = 899.25
PHY-3002 : Step(81): len = 323192, overlap = 816.812
PHY-3002 : Step(82): len = 325713, overlap = 806.406
PHY-3002 : Step(83): len = 326564, overlap = 802.562
PHY-3002 : Step(84): len = 327683, overlap = 766.562
PHY-3002 : Step(85): len = 327666, overlap = 803.656
PHY-3002 : Step(86): len = 324262, overlap = 821.062
PHY-3002 : Step(87): len = 323218, overlap = 833.156
PHY-3002 : Step(88): len = 323228, overlap = 811.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.67808e-05
PHY-3002 : Step(89): len = 339768, overlap = 744.656
PHY-3002 : Step(90): len = 348899, overlap = 717.656
PHY-3002 : Step(91): len = 350327, overlap = 690.812
PHY-3002 : Step(92): len = 350590, overlap = 664.906
PHY-3002 : Step(93): len = 351240, overlap = 647.438
PHY-3002 : Step(94): len = 351947, overlap = 652.281
PHY-3002 : Step(95): len = 351027, overlap = 657.875
PHY-3002 : Step(96): len = 350792, overlap = 662.312
PHY-3002 : Step(97): len = 350302, overlap = 637.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.35616e-05
PHY-3002 : Step(98): len = 358940, overlap = 574.688
PHY-3002 : Step(99): len = 365927, overlap = 563.188
PHY-3002 : Step(100): len = 367821, overlap = 558.594
PHY-3002 : Step(101): len = 368269, overlap = 562.781
PHY-3002 : Step(102): len = 369126, overlap = 572.469
PHY-3002 : Step(103): len = 370305, overlap = 558.562
PHY-3002 : Step(104): len = 370305, overlap = 567.281
PHY-3002 : Step(105): len = 370752, overlap = 555
PHY-3002 : Step(106): len = 371508, overlap = 553.875
PHY-3002 : Step(107): len = 371652, overlap = 543.969
PHY-3002 : Step(108): len = 370801, overlap = 549.906
PHY-3002 : Step(109): len = 370369, overlap = 551.188
PHY-3002 : Step(110): len = 370998, overlap = 554.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000184581
PHY-3002 : Step(111): len = 377933, overlap = 538.281
PHY-3002 : Step(112): len = 383022, overlap = 526.125
PHY-3002 : Step(113): len = 384766, overlap = 517.188
PHY-3002 : Step(114): len = 386242, overlap = 498.312
PHY-3002 : Step(115): len = 387958, overlap = 483.906
PHY-3002 : Step(116): len = 389052, overlap = 485.094
PHY-3002 : Step(117): len = 388887, overlap = 480.375
PHY-3002 : Step(118): len = 389398, overlap = 477.094
PHY-3002 : Step(119): len = 391205, overlap = 464.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000369162
PHY-3002 : Step(120): len = 394952, overlap = 474.031
PHY-3002 : Step(121): len = 398961, overlap = 459.938
PHY-3002 : Step(122): len = 401950, overlap = 445.781
PHY-3002 : Step(123): len = 405145, overlap = 419.938
PHY-3002 : Step(124): len = 407823, overlap = 404.969
PHY-3002 : Step(125): len = 408977, overlap = 377.625
PHY-3002 : Step(126): len = 408533, overlap = 372.562
PHY-3002 : Step(127): len = 408358, overlap = 377.094
PHY-3002 : Step(128): len = 408591, overlap = 367.312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000666783
PHY-3002 : Step(129): len = 410802, overlap = 355.344
PHY-3002 : Step(130): len = 412854, overlap = 350.031
PHY-3002 : Step(131): len = 413751, overlap = 352.062
PHY-3002 : Step(132): len = 414685, overlap = 342.188
PHY-3002 : Step(133): len = 415976, overlap = 326.625
PHY-3002 : Step(134): len = 417272, overlap = 317.375
PHY-3002 : Step(135): len = 417462, overlap = 313.188
PHY-3002 : Step(136): len = 418219, overlap = 315.938
PHY-3002 : Step(137): len = 419306, overlap = 310.812
PHY-3002 : Step(138): len = 420243, overlap = 310.219
PHY-3002 : Step(139): len = 420217, overlap = 298.906
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016616s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (188.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593472, over cnt = 1739(4%), over = 14960, worst = 179
PHY-1001 : End global iterations;  0.435022s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 132.74, top5 = 94.06, top10 = 74.94, top15 = 64.14.
PHY-3001 : End congestion estimation;  0.616918s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (78.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.354674s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (92.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16471e-05
PHY-3002 : Step(140): len = 457873, overlap = 305.562
PHY-3002 : Step(141): len = 452169, overlap = 300.656
PHY-3002 : Step(142): len = 444137, overlap = 283.219
PHY-3002 : Step(143): len = 426473, overlap = 266.219
PHY-3002 : Step(144): len = 424532, overlap = 255.281
PHY-3002 : Step(145): len = 417486, overlap = 245.875
PHY-3002 : Step(146): len = 417640, overlap = 249.375
PHY-3002 : Step(147): len = 408566, overlap = 246.781
PHY-3002 : Step(148): len = 408080, overlap = 255.188
PHY-3002 : Step(149): len = 405506, overlap = 255.5
PHY-3002 : Step(150): len = 406054, overlap = 251.719
PHY-3002 : Step(151): len = 406105, overlap = 241.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123294
PHY-3002 : Step(152): len = 409504, overlap = 249.656
PHY-3002 : Step(153): len = 412417, overlap = 240.938
PHY-3002 : Step(154): len = 417244, overlap = 251.812
PHY-3002 : Step(155): len = 420112, overlap = 247.812
PHY-3002 : Step(156): len = 422372, overlap = 251.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246588
PHY-3002 : Step(157): len = 423347, overlap = 230.656
PHY-3002 : Step(158): len = 424785, overlap = 232.938
PHY-3002 : Step(159): len = 428826, overlap = 246.5
PHY-3002 : Step(160): len = 438817, overlap = 244.844
PHY-3002 : Step(161): len = 445970, overlap = 247.094
PHY-3002 : Step(162): len = 448794, overlap = 256.594
PHY-3002 : Step(163): len = 448915, overlap = 247.812
PHY-3002 : Step(164): len = 447417, overlap = 240.5
PHY-3002 : Step(165): len = 444661, overlap = 236.531
PHY-3002 : Step(166): len = 442253, overlap = 228.688
PHY-3002 : Step(167): len = 438397, overlap = 227.688
PHY-3002 : Step(168): len = 435269, overlap = 214.812
PHY-3002 : Step(169): len = 434078, overlap = 206.625
PHY-3002 : Step(170): len = 432752, overlap = 200.969
PHY-3002 : Step(171): len = 432450, overlap = 200.719
PHY-3002 : Step(172): len = 431712, overlap = 197.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000493177
PHY-3002 : Step(173): len = 432892, overlap = 196.531
PHY-3002 : Step(174): len = 434617, overlap = 195.406
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 85/24372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 571344, over cnt = 2191(6%), over = 15659, worst = 262
PHY-1001 : End global iterations;  0.529042s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (50.2%)

PHY-1001 : Congestion index: top1 = 124.48, top5 = 85.60, top10 = 70.71, top15 = 61.90.
PHY-3001 : End congestion estimation;  0.740140s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (52.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.367378s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (59.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.64688e-05
PHY-3002 : Step(175): len = 447855, overlap = 609.594
PHY-3002 : Step(176): len = 455692, overlap = 546.375
PHY-3002 : Step(177): len = 438991, overlap = 482.812
PHY-3002 : Step(178): len = 435973, overlap = 434.719
PHY-3002 : Step(179): len = 421302, overlap = 424
PHY-3002 : Step(180): len = 419596, overlap = 432.031
PHY-3002 : Step(181): len = 406084, overlap = 443.062
PHY-3002 : Step(182): len = 405792, overlap = 438.812
PHY-3002 : Step(183): len = 397827, overlap = 436.562
PHY-3002 : Step(184): len = 397827, overlap = 436.562
PHY-3002 : Step(185): len = 395588, overlap = 441
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.29376e-05
PHY-3002 : Step(186): len = 403130, overlap = 413.281
PHY-3002 : Step(187): len = 404616, overlap = 408.25
PHY-3002 : Step(188): len = 408610, overlap = 400.094
PHY-3002 : Step(189): len = 409861, overlap = 391.719
PHY-3002 : Step(190): len = 410488, overlap = 391.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105875
PHY-3002 : Step(191): len = 411309, overlap = 387.719
PHY-3002 : Step(192): len = 411671, overlap = 387.281
PHY-3002 : Step(193): len = 415386, overlap = 377.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000197833
PHY-3002 : Step(194): len = 420223, overlap = 368.562
PHY-3002 : Step(195): len = 424669, overlap = 345.312
PHY-3002 : Step(196): len = 428654, overlap = 345.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000364595
PHY-3002 : Step(197): len = 429912, overlap = 340.719
PHY-3002 : Step(198): len = 433941, overlap = 323.156
PHY-3002 : Step(199): len = 441610, overlap = 301
PHY-3002 : Step(200): len = 445584, overlap = 288.219
PHY-3002 : Step(201): len = 445092, overlap = 270.5
PHY-3002 : Step(202): len = 444956, overlap = 264.094
PHY-3002 : Step(203): len = 444825, overlap = 262.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000701653
PHY-3002 : Step(204): len = 446536, overlap = 262.062
PHY-3002 : Step(205): len = 447566, overlap = 261.469
PHY-3002 : Step(206): len = 449296, overlap = 265.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78472, tnet num: 15922, tinst num: 14199, tnode num: 90669, tedge num: 128448.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 826.47 peak overflow 6.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 465/24372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635112, over cnt = 2991(8%), over = 15436, worst = 47
PHY-1001 : End global iterations;  0.751406s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 74.12, top5 = 61.96, top10 = 55.73, top15 = 51.70.
PHY-1001 : End incremental global routing;  0.951828s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (59.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391947s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (87.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.621152s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (73.3%)

OPT-1001 : Current memory(MB): used = 547, reserve = 534, peak = 567.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16277/24372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635112, over cnt = 2991(8%), over = 15436, worst = 47
PHY-1002 : len = 733960, over cnt = 2674(7%), over = 9314, worst = 41
PHY-1002 : len = 809696, over cnt = 1521(4%), over = 4823, worst = 36
PHY-1002 : len = 895616, over cnt = 419(1%), over = 926, worst = 34
PHY-1002 : len = 915568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.506772s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 61.85, top5 = 54.97, top10 = 51.54, top15 = 49.17.
OPT-1001 : End congestion update;  1.742162s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (86.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.313028s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (64.9%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.055356s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (82.9%)

OPT-1001 : Current memory(MB): used = 553, reserve = 541, peak = 567.
OPT-1001 : End physical optimization;  4.791813s wall, 3.500000s user + 0.062500s system = 3.562500s CPU (74.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8608 LUT to BLE ...
SYN-4008 : Packed 8608 LUT and 1183 SEQ to BLE.
SYN-4003 : Packing 1435 remaining SEQ's ...
SYN-4005 : Packed 1239 SEQ with LUT/SLICE
SYN-4006 : 6269 single LUT's are left
SYN-4006 : 196 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8804/12321 primitive instances ...
PHY-3001 : End packing;  0.607210s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (77.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7645 instances
RUN-1001 : 3760 mslices, 3760 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23376 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 12933 nets have 2 pins
RUN-1001 : 8900 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7643 instances, 7520 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-3001 : Cell area utilization is 81%
PHY-3001 : After packing: Len = 458673, Over = 396.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11970/23376.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 863912, over cnt = 1983(5%), over = 3272, worst = 9
PHY-1002 : len = 867920, over cnt = 1370(3%), over = 1861, worst = 7
PHY-1002 : len = 881840, over cnt = 515(1%), over = 660, worst = 7
PHY-1002 : len = 888880, over cnt = 186(0%), over = 212, worst = 3
PHY-1002 : len = 895504, over cnt = 10(0%), over = 12, worst = 2
PHY-1001 : End global iterations;  1.402058s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 60.04, top5 = 54.06, top10 = 50.65, top15 = 48.29.
PHY-3001 : End congestion estimation;  1.698730s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (67.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75822, tnet num: 14926, tinst num: 7643, tnode num: 86096, tedge num: 126579.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.186624s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (67.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 576 MB, peak memory is 585 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.625307s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (61.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50937e-05
PHY-3002 : Step(207): len = 443014, overlap = 405.25
PHY-3002 : Step(208): len = 439822, overlap = 419
PHY-3002 : Step(209): len = 433065, overlap = 435.25
PHY-3002 : Step(210): len = 429704, overlap = 440.75
PHY-3002 : Step(211): len = 424583, overlap = 453.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01873e-05
PHY-3002 : Step(212): len = 428784, overlap = 436.25
PHY-3002 : Step(213): len = 430440, overlap = 434
PHY-3002 : Step(214): len = 437232, overlap = 429.75
PHY-3002 : Step(215): len = 439303, overlap = 427.5
PHY-3002 : Step(216): len = 436800, overlap = 427.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03747e-05
PHY-3002 : Step(217): len = 448719, overlap = 408.25
PHY-3002 : Step(218): len = 453724, overlap = 395.5
PHY-3002 : Step(219): len = 461022, overlap = 383.75
PHY-3002 : Step(220): len = 463346, overlap = 378.25
PHY-3002 : Step(221): len = 464060, overlap = 375.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.433944s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 651388
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 719/23376.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 876392, over cnt = 3323(9%), over = 6089, worst = 8
PHY-1002 : len = 899624, over cnt = 2126(6%), over = 3340, worst = 7
PHY-1002 : len = 927488, over cnt = 821(2%), over = 1274, worst = 7
PHY-1002 : len = 947488, over cnt = 62(0%), over = 99, worst = 7
PHY-1002 : len = 948720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.298253s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 60.50, top5 = 55.04, top10 = 51.76, top15 = 49.55.
PHY-3001 : End congestion estimation;  2.644567s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (60.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443347s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.97526e-05
PHY-3002 : Step(222): len = 560918, overlap = 160.75
PHY-3002 : Step(223): len = 543149, overlap = 202.5
PHY-3002 : Step(224): len = 529216, overlap = 203.75
PHY-3002 : Step(225): len = 519344, overlap = 207.5
PHY-3002 : Step(226): len = 513403, overlap = 208
PHY-3002 : Step(227): len = 509354, overlap = 210.75
PHY-3002 : Step(228): len = 505924, overlap = 213
PHY-3002 : Step(229): len = 503757, overlap = 209.5
PHY-3002 : Step(230): len = 503046, overlap = 206.75
PHY-3002 : Step(231): len = 501836, overlap = 205
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159505
PHY-3002 : Step(232): len = 513886, overlap = 195.5
PHY-3002 : Step(233): len = 521523, overlap = 188
PHY-3002 : Step(234): len = 524101, overlap = 182.75
PHY-3002 : Step(235): len = 525080, overlap = 180.5
PHY-3002 : Step(236): len = 526115, overlap = 177.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301502
PHY-3002 : Step(237): len = 534780, overlap = 171.5
PHY-3002 : Step(238): len = 543765, overlap = 169.75
PHY-3002 : Step(239): len = 552223, overlap = 168.5
PHY-3002 : Step(240): len = 553770, overlap = 166
PHY-3002 : Step(241): len = 554269, overlap = 161
PHY-3002 : Step(242): len = 554389, overlap = 160.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 588769, Over = 0
PHY-3001 : Spreading special nets. 59 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.042052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 86 instances has been re-located, deltaX = 30, deltaY = 66, maxDist = 2.
PHY-3001 : Final: Len = 590345, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75822, tnet num: 14926, tinst num: 7643, tnode num: 86096, tedge num: 126579.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.294112s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (67.6%)

RUN-1004 : used memory is 585 MB, reserved memory is 581 MB, peak memory is 614 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1885/23376.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 820400, over cnt = 3226(9%), over = 5691, worst = 7
PHY-1002 : len = 843648, over cnt = 1921(5%), over = 2852, worst = 7
PHY-1002 : len = 867792, over cnt = 666(1%), over = 918, worst = 6
PHY-1002 : len = 874144, over cnt = 333(0%), over = 476, worst = 5
PHY-1002 : len = 883456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.311687s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (66.2%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 51.91, top10 = 48.82, top15 = 46.59.
PHY-1001 : End incremental global routing;  2.602746s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (66.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.464777s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.395638s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (65.3%)

OPT-1001 : Current memory(MB): used = 601, reserve = 596, peak = 614.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13952/23376.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 883456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120060s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (52.1%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 51.91, top10 = 48.82, top15 = 46.59.
OPT-1001 : End congestion update;  0.435801s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.325842s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (48.0%)

OPT-0007 : Start: WNS 998895 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.761777s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (49.2%)

OPT-1001 : Current memory(MB): used = 607, reserve = 602, peak = 614.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.332310s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13952/23376.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 883456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103089s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 51.91, top10 = 48.82, top15 = 46.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.335272s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998895 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.650095s wall, 4.078125s user + 0.015625s system = 4.093750s CPU (61.6%)

RUN-1003 : finish command "place" in  30.800784s wall, 16.812500s user + 1.062500s system = 17.875000s CPU (58.0%)

RUN-1004 : used memory is 554 MB, reserved memory is 550 MB, peak memory is 614 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.308842s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (95.5%)

RUN-1004 : used memory is 554 MB, reserved memory is 551 MB, peak memory is 614 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7645 instances
RUN-1001 : 3760 mslices, 3760 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23376 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 12933 nets have 2 pins
RUN-1001 : 8900 nets have [3 - 5] pins
RUN-1001 : 869 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75822, tnet num: 14926, tinst num: 7643, tnode num: 86096, tedge num: 126579.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.191805s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (48.5%)

RUN-1004 : used memory is 570 MB, reserved memory is 565 MB, peak memory is 614 MB
PHY-1001 : 3760 mslices, 3760 lslices, 101 pads, 16 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 810584, over cnt = 3251(9%), over = 5961, worst = 7
PHY-1002 : len = 838784, over cnt = 1913(5%), over = 2806, worst = 6
PHY-1002 : len = 861184, over cnt = 675(1%), over = 952, worst = 6
PHY-1002 : len = 877576, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 877768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.254053s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 56.81, top5 = 51.46, top10 = 48.39, top15 = 46.23.
PHY-1001 : End global routing;  2.566508s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (54.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 617, reserve = 612, peak = 620.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_out_data[15] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 886, reserve = 883, peak = 886.
PHY-1001 : End build detailed router design. 2.964569s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (53.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 156552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.262398s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (43.3%)

PHY-1001 : Current memory(MB): used = 920, reserve = 918, peak = 920.
PHY-1001 : End phase 1; 1.268347s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (43.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.82134e+06, over cnt = 2316(0%), over = 2327, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 931, reserve = 927, peak = 931.
PHY-1001 : End initial routed; 27.565963s wall, 19.281250s user + 0.093750s system = 19.375000s CPU (70.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14381(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.966404s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (45.3%)

PHY-1001 : Current memory(MB): used = 949, reserve = 946, peak = 949.
PHY-1001 : End phase 2; 29.532433s wall, 20.125000s user + 0.140625s system = 20.265625s CPU (68.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.82134e+06, over cnt = 2316(0%), over = 2327, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.079803s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.73373e+06, over cnt = 1004(0%), over = 1007, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.230374s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (89.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.72596e+06, over cnt = 279(0%), over = 279, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.808088s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (110.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.72776e+06, over cnt = 65(0%), over = 65, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.438337s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.72857e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.316229s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7292e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.259196s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.226346s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.294805s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.141916s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (77.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.142304s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.166602s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.185742s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (58.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.72928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.288822s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (81.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.72929e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.166376s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (65.7%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.72935e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.150753s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14381(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.995997s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (36.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 615 feed throughs used by 348 nets
PHY-1001 : End commit to database; 1.746182s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (27.7%)

PHY-1001 : Current memory(MB): used = 1044, reserve = 1045, peak = 1044.
PHY-1001 : End phase 3; 9.874131s wall, 5.750000s user + 0.078125s system = 5.828125s CPU (59.0%)

PHY-1003 : Routed, final wirelength = 2.72935e+06
PHY-1001 : Current memory(MB): used = 1049, reserve = 1050, peak = 1049.
PHY-1001 : End export database. 0.045758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  43.995363s wall, 28.062500s user + 0.218750s system = 28.281250s CPU (64.3%)

RUN-1003 : finish command "route" in  48.316012s wall, 30.406250s user + 0.218750s system = 30.625000s CPU (63.4%)

RUN-1004 : used memory is 978 MB, reserved memory is 979 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14670   out of  19600   74.85%
#reg                     2705   out of  19600   13.80%
#le                     14866
  #lut only             12161   out of  14866   81.80%
  #reg only               196   out of  14866    1.32%
  #lut&reg               2509   out of  14866   16.88%
#dsp                        3   out of     29   10.34%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2037
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    247
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    211
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14866  |14124   |546     |2721    |16      |3       |
|  ISP                       |AHBISP                                      |8209   |7906    |220     |622     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7628   |7522    |76      |284     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1784   |1778    |6       |28      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1777   |1771    |6       |27      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1776   |1770    |6       |25      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |43     |37      |6       |27      |2       |0       |
|    u_demosaic              |demosaic                                    |456    |273     |132     |264     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |126    |57      |37      |80      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |73     |36      |23      |50      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |95     |62      |33      |61      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |129    |96      |31      |53      |0       |0       |
|    u_gamma                 |gamma                                       |38     |38      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |12     |12      |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |6      |6       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |10     |10      |0       |2       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |8      |8       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |20     |20      |0       |19      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |43     |43      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |4      |4       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |28     |28      |0       |27      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |1      |1       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |10     |10      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                 |sd_reader                                   |591    |465     |102     |270     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |263    |220     |34      |132     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |736    |550     |103     |384     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |380    |238     |60      |260     |6       |0       |
|      rd_fifo_data          |fifo_data                                   |136    |79      |18      |107     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |9      |8       |0       |9       |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |29     |21      |0       |29      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |150    |89      |18      |125     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                         |24     |20      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |35     |29      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |356    |312     |43      |124     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |50     |41      |9       |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |86     |86      |0       |12      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |44     |39      |4       |25      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |92     |74      |18      |29      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |84     |72      |12      |35      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5032   |4970    |56      |1316    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |153    |88      |65      |26      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12886  
    #2          2       7752   
    #3          3        595   
    #4          4        553   
    #5        5-10       925   
    #6        11-50      472   
    #7       51-100      23    
    #8       101-500     43    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.715169s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (93.8%)

RUN-1004 : used memory is 978 MB, reserved memory is 980 MB, peak memory is 1049 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75822, tnet num: 14926, tinst num: 7643, tnode num: 86096, tedge num: 126579.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.234684s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (49.4%)

RUN-1004 : used memory is 982 MB, reserved memory is 983 MB, peak memory is 1049 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14926 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: b57c87738b3a0b7ca60326dd90b77720609b4682cdfc420e1a8d0229bcedb706 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7643
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23376, pip num: 177815
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 615
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 470003 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101001110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.354982s wall, 102.812500s user + 1.125000s system = 103.937500s CPU (394.4%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1088 MB, peak memory is 1253 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240430_110104.log"
