Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/TOOLS/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 85b8ed08e0284f00b2f042703e0b48d5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sccomp_dataflow_func_impl xil_defaultlib.sccomp_dataflow xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dist_mem_gen_0> not found while processing module instance <imem> [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:113]
ERROR: [VRFC 10-2063] Module <dmem> not found while processing module instance <dmem_0> [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/sccomp_dataflow.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
