#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 12 13:49:11 2020
# Process ID: 25234
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top main [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets data_transfer_0_M_AXIS] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins data_transfer_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
ipx::edit_ip_in_project -upgrade true -name data_transfer_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/data_transfer_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0/component.xml
update_compile_order -fileset sources_1
current_project project_1
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {32} CONFIG.C_M_AXIS_START_COUNT {32}] [get_bd_cells data_transfer_0]
endgroup
save_bd_design
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets data_transfer_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins data_transfer_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
validate_bd_design
current_project data_transfer_v1_0_project
close_project
save_bd_design
reset_run design_1_data_transfer_0_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
reset_run synth_1
reset_run design_1_data_transfer_0_0_synth_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
startgroup
create_bd_port -dir I -from 31 -to 0 TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 3 -to 0 TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs synth_1 -jobs 11
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testbench_DDMTDSampler.tcl
close_sim
launch_simulation
source testbench_DDMTDSampler.tcl
