[connectivity]
nk=Tiler_top:2
nk=stitcher_top:2

sc=Tiler_top_1.OutputStream:ai_engine_0.S00_AXIS
sc=Tiler_top_2.OutputStream:ai_engine_0.S01_AXIS
sc=ai_engine_0.M00_AXIS:stitcher_top_1.InputStream
sc=ai_engine_0.M01_AXIS:stitcher_top_2.InputStream


[advanced]
param=compiler.aieTraceProfileStreams=true
param=hw_em.enableProfiling=false
param=compiler.addOutputTypes=hw_export


[vivado]
param=project.writeIntermediateCheckpoints=1
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
#prop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=run.tcl
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt
#prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.POST=physopt.tcl
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
