// Seed: 212748415
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    output supply0 id_5,
    output wire id_6,
    input wor id_7
);
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri id_11,
    output tri1 id_12
    , id_16,
    input supply1 id_13,
    output supply1 id_14
);
  id_17(
      .id_0(1'b0), .id_1(1 & id_2 & 1'b0), .id_2(1), .id_3(id_12), .id_4(1)
  );
  assign id_9 = !id_11;
  module_0(
      id_6, id_11, id_3, id_1, id_1, id_5, id_8, id_1
  );
endmodule
