<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k'" level="0">
<item name = "Date">Sat Sep  2 22:11:22 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3848, 3848, 38.480 us, 38.480 us, 3848, 3848, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_k_0_k">3846, 3846, 12, 5, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 81, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 143, 321, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 112, -</column>
<column name="Register">-, -, 335, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_fu_154_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln30_fu_168_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln31_fu_179_p2">+, 0, 0, 27, 20, 20</column>
<column name="icmp_ln29_fu_148_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ifzero_fu_190_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_v12_load">9, 2, 32, 64</column>
<column name="k_fu_56">9, 2, 10, 20</column>
<column name="v12_fu_52">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln29_reg_239">10, 0, 10, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln29_reg_235">1, 0, 1, 0</column>
<column name="icmp_ln29_reg_235_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ifzero_reg_254">1, 0, 1, 0</column>
<column name="k_fu_56">10, 0, 10, 0</column>
<column name="v11_reg_278">32, 0, 32, 0</column>
<column name="v12_fu_52">32, 0, 32, 0</column>
<column name="v13_reg_288">32, 0, 32, 0</column>
<column name="v202_load_reg_258">32, 0, 32, 0</column>
<column name="v203_load_reg_263">32, 0, 32, 0</column>
<column name="v3_addr_reg_230">14, 0, 14, 0</column>
<column name="ifzero_reg_254">64, 32, 1, 0</column>
<column name="v3_addr_reg_230">64, 32, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="grp_fu_326_p_din0">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="grp_fu_326_p_din1">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="grp_fu_326_p_opcode">out, 2, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="grp_fu_326_p_dout0">in, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="grp_fu_326_p_ce">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_S_k_0_k, return value</column>
<column name="v3_load">in, 32, ap_none, v3_load, scalar</column>
<column name="v3_address0">out, 14, ap_memory, v3, array</column>
<column name="v3_ce0">out, 1, ap_memory, v3, array</column>
<column name="v3_we0">out, 1, ap_memory, v3, array</column>
<column name="v3_d0">out, 32, ap_memory, v3, array</column>
<column name="empty">in, 14, ap_none, empty, scalar</column>
<column name="sub_ln30">in, 14, ap_none, sub_ln30, scalar</column>
<column name="v202_address0">out, 14, ap_memory, v202, array</column>
<column name="v202_ce0">out, 1, ap_memory, v202, array</column>
<column name="v202_q0">in, 32, ap_memory, v202, array</column>
<column name="sub_ln31">in, 20, ap_none, sub_ln31, scalar</column>
<column name="v203_address0">out, 20, ap_memory, v203, array</column>
<column name="v203_ce0">out, 1, ap_memory, v203, array</column>
<column name="v203_q0">in, 32, ap_memory, v203, array</column>
</table>
</item>
</section>
</profile>
