\doxysection{opae-\/libs/include/opae/umsg.h File Reference}
\label{umsg_8h}\index{opae-\/libs/include/opae/umsg.h@{opae-\/libs/include/opae/umsg.h}}


F\+P\+GA U\+Msg A\+PI.  


{\ttfamily \#include $<$opae/types.\+h$>$}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} \mbox{\hyperlink{umsg_8h_aedba6aade335067f2dafec0ea92f040a}{fpga\+Get\+Num\+Umsg}} (\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}} handle, uint64\+\_\+t $\ast$value)
\item 
\mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} \mbox{\hyperlink{umsg_8h_aa133e93939c8582925b10516232ef12d}{fpga\+Set\+Umsg\+Attributes}} (\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}} handle, uint64\+\_\+t value)
\item 
\mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} \mbox{\hyperlink{umsg_8h_a9cc53b7511c056c86425eb8f451ac69d}{fpga\+Trigger\+Umsg}} (\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}} handle, uint64\+\_\+t value)
\item 
\mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} \mbox{\hyperlink{umsg_8h_a97cca523fe1142578f3927ae452f4db9}{fpga\+Get\+Umsg\+Ptr}} (\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}} handle, uint64\+\_\+t $\ast$$\ast$umsg\+\_\+ptr)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
F\+P\+GA U\+Msg A\+PI. 



\doxysubsection{Function Documentation}
\mbox{\label{umsg_8h_aedba6aade335067f2dafec0ea92f040a}} 
\index{umsg.h@{umsg.h}!fpgaGetNumUmsg@{fpgaGetNumUmsg}}
\index{fpgaGetNumUmsg@{fpgaGetNumUmsg}!umsg.h@{umsg.h}}
\doxysubsubsection{\texorpdfstring{fpgaGetNumUmsg()}{fpgaGetNumUmsg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} fpga\+Get\+Num\+Umsg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}}}]{handle,  }\item[{uint64\+\_\+t $\ast$}]{value }\end{DoxyParamCaption})}

Get number of Umsgs

Retuns number of umsg supported by A\+FU.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em handle} & Handle to previously opened accelerator resource \\
\hline
\mbox{\texttt{ out}}  & {\em value} & Returns number of U\+Msgs \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
F\+P\+G\+A\+\_\+\+OK on success. F\+P\+G\+A\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+A\+R\+AM if input parameter combination is not valid. F\+P\+G\+A\+\_\+\+E\+X\+C\+E\+P\+T\+I\+ON if input parameter fpga handle is not valid. 
\end{DoxyReturn}
\mbox{\label{umsg_8h_aa133e93939c8582925b10516232ef12d}} 
\index{umsg.h@{umsg.h}!fpgaSetUmsgAttributes@{fpgaSetUmsgAttributes}}
\index{fpgaSetUmsgAttributes@{fpgaSetUmsgAttributes}!umsg.h@{umsg.h}}
\doxysubsubsection{\texorpdfstring{fpgaSetUmsgAttributes()}{fpgaSetUmsgAttributes()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} fpga\+Set\+Umsg\+Attributes (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}}}]{handle,  }\item[{uint64\+\_\+t}]{value }\end{DoxyParamCaption})}

Sets Umsg hint

Writes usmg hint bit.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em handle} & Handle to previously opened accelerator resource \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value to use for U\+Msg hint, Umsg hit is N wide bitvector where N = number of Umsgs. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
F\+P\+G\+A\+\_\+\+OK on success. F\+P\+G\+A\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+A\+R\+AM if input parameter combination is not valid. F\+P\+G\+A\+\_\+\+E\+X\+C\+E\+P\+T\+I\+ON if input parameter fpga handle is not valid. 
\end{DoxyReturn}
\mbox{\label{umsg_8h_a9cc53b7511c056c86425eb8f451ac69d}} 
\index{umsg.h@{umsg.h}!fpgaTriggerUmsg@{fpgaTriggerUmsg}}
\index{fpgaTriggerUmsg@{fpgaTriggerUmsg}!umsg.h@{umsg.h}}
\doxysubsubsection{\texorpdfstring{fpgaTriggerUmsg()}{fpgaTriggerUmsg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} fpga\+Trigger\+Umsg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}}}]{handle,  }\item[{uint64\+\_\+t}]{value }\end{DoxyParamCaption})}

Trigger Umsg

Writes a 64-\/bit value to trigger low-\/latency accelerator notification mechanism (U\+Msgs).


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em handle} & Handle to previously opened accelerator resource \\
\hline
\mbox{\texttt{ in}}  & {\em value} & Value to use for U\+Msg \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
F\+P\+G\+A\+\_\+\+OK on success. F\+P\+G\+A\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+A\+R\+AM if input parameter combination is not valid. F\+P\+G\+A\+\_\+\+E\+X\+C\+E\+P\+T\+I\+ON if input parameter fpga handle is not valid. 
\end{DoxyReturn}
\mbox{\label{umsg_8h_a97cca523fe1142578f3927ae452f4db9}} 
\index{umsg.h@{umsg.h}!fpgaGetUmsgPtr@{fpgaGetUmsgPtr}}
\index{fpgaGetUmsgPtr@{fpgaGetUmsgPtr}!umsg.h@{umsg.h}}
\doxysubsubsection{\texorpdfstring{fpgaGetUmsgPtr()}{fpgaGetUmsgPtr()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types__enum_8h_a27aaa9bd2d94c9b53602b1a7af49fc6d}{fpga\+\_\+result}} fpga\+Get\+Umsg\+Ptr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{types_8h_a4ad40f31195233b629bcde187b0556d5}{fpga\+\_\+handle}}}]{handle,  }\item[{uint64\+\_\+t $\ast$$\ast$}]{umsg\+\_\+ptr }\end{DoxyParamCaption})}

Access U\+Msg memory directly

This function will return a pointer to the memory allocated for low latency accelerator notifications (U\+Msgs).


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em handle} & Handle to previously opened accelerator resource \\
\hline
\mbox{\texttt{ out}}  & {\em umsg\+\_\+ptr} & Pointer to memory where a pointer to the virtual address space will be returned \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
F\+P\+G\+A\+\_\+\+OK on success. F\+P\+G\+A\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+A\+R\+AM if input parameter combination is not valid. F\+P\+G\+A\+\_\+\+E\+X\+C\+E\+P\+T\+I\+ON if input parameter fpga handle is not valid. F\+P\+G\+A\+\_\+\+N\+O\+\_\+\+M\+E\+M\+O\+RY if memory allocation fails or system doesn\textquotesingle{}t configure huge pages. 
\end{DoxyReturn}
