# Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do ece2072_lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 2/Part2 {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:32 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/lab2_task2.v 
# -- Compiling module lab2_task2
# -- Compiling module two_digit_bcd
# -- Compiling module full_adder
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	lab2_task2
# End time: 11:37:32 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 2/Part2 {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/adder_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:33 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/adder_testbench.v 
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 11:37:33 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adder_testbench
# vsim work.adder_testbench 
# Start time: 11:37:43 on Aug 20,2024
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.adder_testbench
# Loading work.ripple_carry_adder
# Loading work.full_adder
add wave -position end  sim:/adder_testbench/in1
add wave -position end  sim:/adder_testbench/in2
add wave -position end  sim:/adder_testbench/cin
add wave -position end  sim:/adder_testbench/sum
add wave -position end  sim:/adder_testbench/cout
add wave -position end  sim:/adder_testbench/errors
add wave -position end  sim:/adder_testbench/count
run -all
# Done with tests.
# There were           0 errors out of         512 tests.
# ** Note: $stop    : C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/adder_testbench.v(44)
#    Time: 5120 ns  Iteration: 0  Instance: /adder_testbench
# Break in Module adder_testbench at C:/Users/cgreg/Documents/Uni/ECE2072/Lab 2/Part2/adder_testbench.v line 44
