// Seed: 3685404948
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2,
    output tri1 id_3,
    input  tri0 id_4,
    input  wand id_5
);
  parameter int id_7 = ~1;
  wire id_8;
  rnmos (-1'b0 * -1);
  assign id_3 = id_4;
  supply0 id_9, id_10 = id_0.find;
  id_11(
      id_10 & id_10
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wire id_12
);
  final id_2 <= -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_7,
      id_8,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
