<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 14 18:14:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     kalman_fsm
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1670 items scored, 594 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_omega/estado_atual_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.172ns  (24.9% logic, 75.1% route), 11 logic levels.

 Constraint Details:

      6.172ns data_path \u_omega/estado_atual_i1 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.997ns

 Path Details: \u_omega/estado_atual_i1 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i1 (from clk_c)
Route        42   e 1.867                                  estado_atual[1]
LUT4        ---     0.166              A to Z              \u_omega/i919_2_lut_3_lut
Route        17   e 1.586                                  n5372
A1_TO_FCO   ---     0.329           B[2] to COUT           add_940_3
Route         1   e 0.020                                  n5435
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_5
Route         1   e 0.020                                  n5436
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_7
Route         1   e 0.020                                  n5437
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_9
Route         1   e 0.020                                  n5438
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_11
Route         1   e 0.020                                  n5439
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_13
Route         1   e 0.020                                  n5440
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_15
Route         1   e 0.020                                  n5441
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_17
Route         1   e 0.020                                  n5442
FCI_TO_F    ---     0.322            CIN to S[2]           add_940_19
Route         1   e 1.020                                  n40
                  --------
                    6.172  (24.9% logic, 75.1% route), 11 logic levels.


Error:  The following path violates requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_omega/estado_atual_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.172ns  (24.9% logic, 75.1% route), 11 logic levels.

 Constraint Details:

      6.172ns data_path \u_omega/estado_atual_i1 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.997ns

 Path Details: \u_omega/estado_atual_i1 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i1 (from clk_c)
Route        42   e 1.867                                  estado_atual[1]
LUT4        ---     0.166              A to Z              \u_omega/i919_2_lut_3_lut
Route        17   e 1.586                                  n5372
A1_TO_FCO   ---     0.329           B[2] to COUT           add_940_3
Route         1   e 0.020                                  n5435
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_5
Route         1   e 0.020                                  n5436
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_7
Route         1   e 0.020                                  n5437
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_9
Route         1   e 0.020                                  n5438
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_11
Route         1   e 0.020                                  n5439
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_13
Route         1   e 0.020                                  n5440
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_15
Route         1   e 0.020                                  n5441
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_17
Route         1   e 0.020                                  n5442
FCI_TO_F    ---     0.322            CIN to S[2]           add_940_19
Route         1   e 1.020                                  n40
                  --------
                    6.172  (24.9% logic, 75.1% route), 11 logic levels.


Error:  The following path violates requirements by 0.955ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u_omega/estado_atual_i2  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.130ns  (25.1% logic, 74.9% route), 11 logic levels.

 Constraint Details:

      6.130ns data_path \u_omega/estado_atual_i2 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.955ns

 Path Details: \u_omega/estado_atual_i2 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i2 (from clk_c)
Route        34   e 1.825                                  ready_N_711
LUT4        ---     0.166              C to Z              \u_omega/i919_2_lut_3_lut
Route        17   e 1.586                                  n5372
A1_TO_FCO   ---     0.329           B[2] to COUT           add_940_3
Route         1   e 0.020                                  n5435
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_5
Route         1   e 0.020                                  n5436
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_7
Route         1   e 0.020                                  n5437
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_9
Route         1   e 0.020                                  n5438
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_11
Route         1   e 0.020                                  n5439
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_13
Route         1   e 0.020                                  n5440
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_15
Route         1   e 0.020                                  n5441
FCI_TO_FCO  ---     0.051            CIN to COUT           add_940_17
Route         1   e 0.020                                  n5442
FCI_TO_F    ---     0.322            CIN to S[2]           add_940_19
Route         1   e 1.020                                  n40
                  --------
                    6.130  (25.1% logic, 74.9% route), 11 logic levels.

Warning: 5.997 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.997 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n5372                                   |      17|     384|     64.65%
                                        |        |        |
n5438                                   |       1|     353|     59.43%
                                        |        |        |
n5439                                   |       1|     341|     57.41%
                                        |        |        |
n5437                                   |       1|     325|     54.71%
                                        |        |        |
n5440                                   |       1|     289|     48.65%
                                        |        |        |
n5436                                   |       1|     257|     43.27%
                                        |        |        |
estado_atual[1]                         |      42|     241|     40.57%
                                        |        |        |
ready_N_711                             |      34|     200|     33.67%
                                        |        |        |
n5441                                   |       1|     199|     33.50%
                                        |        |        |
n5435                                   |       1|     153|     25.76%
                                        |        |        |
estado_atual[0]                         |      18|     128|     21.55%
                                        |        |        |
n40                                     |       1|      75|     12.63%
                                        |        |        |
n5442                                   |       1|      75|     12.63%
                                        |        |        |
n43                                     |       1|      65|     10.94%
                                        |        |        |
n46                                     |       1|      65|     10.94%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 594  Score: 266117

Constraints cover  1739 paths, 207 nets, and 558 connections (93.3% coverage)


Peak memory: 127569920 bytes, TRCE: 344064 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
