
*** Running vivado
    with args -log Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter.tcl



*** Running vivado
    with args -log Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Counter.tcl -notrace
Command: synth_design -top Counter -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:43]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000001111000000000000000000000000 
	Parameter WIDTH_DATA bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at 'C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:34' bound to instance 'cCOUNTER_TC' of component 'COUNTER_TC_MACRO' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:119]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_TC_MACRO' [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000001111000000000000000000000000 
	Parameter WIDTH_DATA bound to: 28 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_TC_MACRO' (1#1) [C:/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
INFO: [Synth 8-3491] module 'Reset' declared at 'C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:57' bound to instance 'cRESET' of component 'Reset' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Reset' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Reset' (2#1) [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:61]
INFO: [Synth 8-3491] module 'Enable' declared at 'C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:103' bound to instance 'cENABLE' of component 'Enable' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Enable' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Enable' (3#1) [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:107]
INFO: [Synth 8-3491] module 'Output' declared at 'C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:132' bound to instance 'cOUTPUT' of component 'Output' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Output' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'Output' (4#1) [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:136]
INFO: [Synth 8-3491] module 'Not_gate' declared at 'C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:91' bound to instance 'cNOT' of component 'Not_gate' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Not_gate' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Not_gate' (5#1) [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:95]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'cBUF' to cell 'IBUF' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:140]
INFO: [Synth 8-113] binding component instance 'cBUFG' to cell 'BUFG' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'Counter' (6#1) [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Counter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1000.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/X_projects/Cnt_v1/Cnt_v1.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/X_projects/Cnt_v1/Cnt_v1.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/X_projects/Cnt_v1/Cnt_v1.srcs/constrs_1/imports/XDC-master/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'Reset.pu_reg' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'Reset.tr_reg' [C:/X_projects/Cnt_v1/Cnt_v1.srcs/sources_1/new/Components.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1018.930 ; gain = 18.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.012 ; gain = 39.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.828 ; gain = 39.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     6|
|5     |LUT3    |     2|
|6     |LUT4    |    13|
|7     |LUT5    |     5|
|8     |LUT6    |     4|
|9     |FDRE    |     4|
|10    |LD      |     2|
|11    |LDP     |     1|
|12    |IBUF    |     1|
|13    |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1045.594 ; gain = 45.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1045.594 ; gain = 45.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 2 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1054.684 ; gain = 54.676
INFO: [Common 17-1381] The checkpoint 'C:/X_projects/Cnt_v1/Cnt_v1.runs/synth_1/Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Counter_utilization_synth.rpt -pb Counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 12:07:59 2021...
