{
  "totalCount" : 5413,
  "totalCountFiltered" : 5413,
  "duration" : 618,
  "indexDuration" : 327,
  "requestDuration" : 512,
  "searchUid" : "1ff89bd5-3fca-4b50-b02d-850737df6f16",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-tu7l7ftyzfpeo64xkeqa752ake",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItdHU3bDdmdHl6ZnBlbzY0eGtlcWE3NTJha2U=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysurihash" : "r9QAXxN0XoS2TxLl",
        "urihash" : "r9QAXxN0XoS2TxLl",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "systransactionid" : 940608,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318799,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660214836000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660214864000,
        "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4de34c3b04f2bd53e1aca",
        "transactionid" : 940608,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660214864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660214864628862943,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660214844251,
        "syssize" : 241,
        "sysdate" : 1660214864000,
        "haslayout" : "1",
        "topparent" : "5318799",
        "label_version" : "B.a-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318799,
        "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660214864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-03/?lang=en",
        "modified" : 1660214836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660214864628862943,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysurihash" : "r9QAXxN0XoS2TxLl",
        "urihash" : "r9QAXxN0XoS2TxLl",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "systransactionid" : 940608,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318799,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660214836000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660214864000,
        "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4de34c3b04f2bd53e1aca",
        "transactionid" : 940608,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660214864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660214864628862943,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660214844251,
        "syssize" : 241,
        "sysdate" : 1660214864000,
        "haslayout" : "1",
        "topparent" : "5318799",
        "label_version" : "B.a-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318799,
        "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660214864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-03/?lang=en",
        "modified" : 1660214836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660214864628862943,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5318799",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "fpTCdñvXUrEmgHs0",
      "urihash" : "fpTCdñvXUrEmgHs0",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940608,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318799,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5318799,
      "parentitem" : "62f4de34c3b04f2bd53e1aca",
      "concepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "documenttype" : "pdf",
      "isattachment" : "5318799",
      "sysindexeddate" : 1660214865000,
      "permanentid" : "738e950fd5b5eb6a4c031ff071d51155637d159df8a10a1617d913c32c97",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4de34c3b04f2bd53e1acc",
      "transactionid" : 940608,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1660214865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660214865011350019,
      "sysisattachment" : "5318799",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318799,
      "size" : 201572,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660214846045,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 201572,
      "sysdate" : 1660214865000,
      "topparent" : "5318799",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-03",
      "systopparentid" : 5318799,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 668,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660214865000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660214865011350019,
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "Excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, ... as of 18 December 2020",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5318795",
        "sysurihash" : "5qIBc8STjocKsyZZ",
        "urihash" : "5qIBc8STjocKsyZZ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "systransactionid" : 944520,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318795,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660211298000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660897630000,
        "permanentid" : "689b879932dfb10f80bda8b0d81bd0a9516d1734551fecaec10f83c211d9",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d062e95b0a633aff7ad5",
        "transactionid" : 944520,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1660897630000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660897630364177415,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660897587761,
        "syssize" : 257,
        "sysdate" : 1660897630000,
        "haslayout" : "1",
        "topparent" : "5318795",
        "label_version" : "H.a-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318795,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660897630000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-06/?lang=en",
        "modified" : 1660211298000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660897630364177415,
        "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5318795",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "XdtdJGpQbiF5DPI0",
      "urihash" : "XdtdJGpQbiF5DPI0",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940573,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318795,
      "numberofpages" : 106,
      "sysconcepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5318795,
      "parentitem" : "62f4d062e95b0a633aff7ad5",
      "concepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5318795",
      "sysindexeddate" : 1660211343000,
      "permanentid" : "97a60f9410db436972e631f6c1eb87b2651c7984877fae0f747d0080acac",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4d062e95b0a633aff7ad7",
      "transactionid" : 940573,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660211343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660211343170145328,
      "sysisattachment" : "5318795",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318795,
      "size" : 714109,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660211309754,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 714109,
      "sysdate" : 1660211343000,
      "topparent" : "5318795",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-06",
      "systopparentid" : 5318795,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2732,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660211343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660211343170145328,
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "Excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, ... as of 18 December 2020",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ..."
  }, {
    "title" : "Armv8-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62c4128c31ea212bb6625a87",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "excerpt" : "2020/Dec/18 ... 2020/Jun/30 ... B.n ... B.m ... Non-Conﬁdential ... B.l ... EAC ... 2020/Mar/31 B.k ... 2019/Dec/17 ... 2019/Oct/02 ... 2019/Jun/28 ... B.j ... B.i ... B.h ... 2019/Mar/29 A.k",
    "firstSentences" : "Document number Document version Document conﬁdentiality DDI0553B.t ID30062022 Non-conﬁdential ... Arm v8-M Architecture Reference Manual Copyright © 2015 - 2022 Arm Limited or its afﬁliates. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "bt",
        "content_type" : "Architecture Document",
        "systopparent" : "5295689",
        "sysurihash" : "8ñvUIS76eyyeuDgB",
        "urihash" : "8ñvUIS76eyyeuDgB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
        "systransactionid" : 912420,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1656979200000,
        "topparentid" : 5295689,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657016971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657017014000,
        "permanentid" : "92c6149602b06a642eafb1ff3181658d6deaa96e746620556569b857ecf3",
        "syslanguage" : [ "English" ],
        "itemid" : "62c4128b31ea212bb6625a85",
        "transactionid" : 912420,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1657017014000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Arm Assembly Language", "Benchmarking", "Best practices", "Debugging", "Image processing", "Profiling", "Validation", "Verification" ],
        "document_id" : "ddi0553:bt:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657017014834712211,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657017009444,
        "syssize" : 157,
        "sysdate" : 1657017014000,
        "haslayout" : "1",
        "topparent" : "5295689",
        "label_version" : "B.t",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295689,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657017014000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/bt/?lang=en",
        "modified" : 1657016971000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657017014834712211,
        "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8-M"
    },
    "childResults" : [ {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "bt",
        "content_type" : "Architecture Document",
        "systopparent" : "5295689",
        "sysurihash" : "8ñvUIS76eyyeuDgB",
        "urihash" : "8ñvUIS76eyyeuDgB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
        "systransactionid" : 912420,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1656979200000,
        "topparentid" : 5295689,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657016971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657017014000,
        "permanentid" : "92c6149602b06a642eafb1ff3181658d6deaa96e746620556569b857ecf3",
        "syslanguage" : [ "English" ],
        "itemid" : "62c4128b31ea212bb6625a85",
        "transactionid" : 912420,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1657017014000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Arm Assembly Language", "Benchmarking", "Best practices", "Debugging", "Image processing", "Profiling", "Validation", "Verification" ],
        "document_id" : "ddi0553:bt:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657017014834712211,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657017009444,
        "syssize" : 157,
        "sysdate" : 1657017014000,
        "haslayout" : "1",
        "topparent" : "5295689",
        "label_version" : "B.t",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5295689,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657017014000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/bt/?lang=en",
        "modified" : 1657016971000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657017014834712211,
        "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/bt/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-M Architecture Reference Manual ",
      "document_number" : "ddi0553",
      "document_version" : "bt",
      "content_type" : "Architecture Document",
      "systopparent" : "5295689",
      "sysurihash" : "TtGsA8zñvlzñqsðo",
      "urihash" : "TtGsA8zñvlzñqsðo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
      "systransactionid" : 912421,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656979200000,
      "topparentid" : 5295689,
      "numberofpages" : 2140,
      "sysconcepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; onward ; timing invariance ; immediate ; exceptions ; Security states ; PE ; extension requirements ; memory-reading ; encodings",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 5295689,
      "parentitem" : "62c4128b31ea212bb6625a85",
      "concepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; onward ; timing invariance ; immediate ; exceptions ; Security states ; PE ; extension requirements ; memory-reading ; encodings",
      "documenttype" : "pdf",
      "isattachment" : "5295689",
      "sysindexeddate" : 1657017023000,
      "permanentid" : "a728e3fa45a2235db8053844b1ad2b28d6ce492de22093939866ad6d3f3d",
      "syslanguage" : [ "English" ],
      "itemid" : "62c4128c31ea212bb6625a87",
      "transactionid" : 912421,
      "title" : "Armv8-M Architecture Reference Manual ",
      "date" : 1657017022000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0553:bt:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657017022467705615,
      "sysisattachment" : "5295689",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5295689,
      "size" : 12568882,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62c4128c31ea212bb6625a87",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657017013501,
      "syssize" : 12568882,
      "sysdate" : 1657017022000,
      "topparent" : "5295689",
      "label_version" : "B.t",
      "systopparentid" : 5295689,
      "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
      "wordcount" : 12899,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657017023000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62c4128c31ea212bb6625a87",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657017022467705615,
      "uri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62c4128c31ea212bb6625a87",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/bt/en/pdf/DDI0553B_t_armv8m_arm.pdf",
    "Excerpt" : "2020/Dec/18 ... 2020/Jun/30 ... B.n ... B.m ... Non-Conﬁdential ... B.l ... EAC ... 2020/Mar/31 B.k ... 2019/Dec/17 ... 2019/Oct/02 ... 2019/Jun/28 ... B.j ... B.i ... B.h ... 2019/Mar/29 A.k",
    "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0553B.t ID30062022 Non-conﬁdential ... Arm v8-M Architecture Reference Manual Copyright © 2015 - 2022 Arm Limited or its afﬁliates. All ..."
  }, {
    "title" : "Transactional Memory Extension (TME), for Armv9-A",
    "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "firstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944526,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944526,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    },
    "childResults" : [ {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944526,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944526,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
      "document_number" : "ddi0617",
      "document_version" : "aa",
      "content_type" : "Architecture Document",
      "systopparent" : "5320580",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "U3fC4Y4aðs1uoeQd",
      "urihash" : "U3fC4Y4aðs1uoeQd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "keywords" : "\"Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone\"",
      "systransactionid" : 944526,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320580,
      "numberofpages" : 82,
      "sysconcepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5320580,
      "parentitem" : "62ff4dcbc3b04f2bd53e21d3",
      "concepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "documenttype" : "pdf",
      "isattachment" : "5320580",
      "sysindexeddate" : 1660898805000,
      "permanentid" : "42814a7fa4f8b41844f5a7ec197606c029ec06a8e87d1d3cc047b04f057c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4dcbc3b04f2bd53e21d5",
      "transactionid" : 944526,
      "title" : "Transactional Memory Extension (TME), for Armv9-A ",
      "date" : 1660898805000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0617:aa:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660898805730231264,
      "sysisattachment" : "5320580",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320580,
      "size" : 331653,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660898773758,
      "syssize" : 331653,
      "sysdate" : 1660898805000,
      "topparent" : "5320580",
      "author" : "Arm Limited",
      "label_version" : "A.a",
      "systopparentid" : 5320580,
      "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
      "wordcount" : 1950,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660898805000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660898805730231264,
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Transactional Memory Extension (TME), for Armv9-A",
    "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright © 2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. ... This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944512,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944512,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. ... This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. ... This document is only available in a PDF version.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
        "document_number" : "ddi0487",
        "document_version" : "ia",
        "content_type" : "Architecture Document",
        "systopparent" : "5320576",
        "sysurihash" : "NPiipi1R196RcP3p",
        "urihash" : "NPiipi1R196RcP3p",
        "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "systransactionid" : 944512,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 5320576,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660896171000,
        "sysconcepts" : "Architecture Reference Manual",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
        "concepts" : "Architecture Reference Manual",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660896252000,
        "permanentid" : "0bec890a08b62c6587cb292c75734edb5fee3a60ffb32788dccbc8091d10",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff43abe95b0a633aff8a62",
        "transactionid" : 944512,
        "title" : "Arm Architecture Reference Manual for A-profile architecture ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A", "Armv8-R" ],
        "date" : 1660896252000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Application Processors", "Arm Assembly Language", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Virtualization", "Spectre/Meltdown", "Speculative processor vulnerability", "Stack protection" ],
        "document_id" : "ddi0487:ia:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660896252869217809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660896217331,
        "syssize" : 468,
        "sysdate" : 1660896252000,
        "haslayout" : "1",
        "topparent" : "5320576",
        "label_version" : "I.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320576,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "HPC", "Cloud to edge, Networking", "AI/ML" ],
        "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660896252000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0487/ia/?lang=en",
        "modified" : 1660896171000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660896252869217809,
        "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0487/ia/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known ... This known issues document is updated monthly. ... This document is only available in a PDF version.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture For a list of the known issues in the latest version of the Arm Architecture Reference Manual, see Arm Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture ",
      "document_number" : "ddi0487",
      "document_version" : "ia",
      "content_type" : "Architecture Document",
      "systopparent" : "5320576",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "uGhwcT9RcG172s3m",
      "urihash" : "uGhwcT9RcG172s3m",
      "sysuri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "keywords" : "Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone",
      "systransactionid" : 944513,
      "copyright" : "Copyright ©2013-2022 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.5,
      "published" : 1660780800000,
      "topparentid" : 5320576,
      "sysconcepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "attachmentparentid" : 5320576,
      "parentitem" : "62ff43abe95b0a633aff8a62",
      "concepts" : "instructions ; instruction class ; C4 ; memory accesses ; implementations ; shareability domains ; encodings ; invalidation ; registers ; entries ; FEAT ; Security state ; functionality ; immediate ; AArch64 states ; translations",
      "documenttype" : "pdf",
      "isattachment" : "5320576",
      "sysindexeddate" : 1660896271000,
      "permanentid" : "d2640442e9a8a8865945e1575ecce0f759defd58073e7171e4597116c83b",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff43b0e95b0a633aff8a64",
      "transactionid" : 944513,
      "title" : "Arm Architecture Reference Manual for A-profile architecture ",
      "subject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "date" : 1660896269000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0487:ia:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660896269641683190,
      "sysisattachment" : "5320576",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320576,
      "size" : 71717089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660896232508,
      "syssubject" : "Defines the A-profile Arm CPU architecture including the A32 (ARM), T32 (Thumb), and A64 instruction sets. The A (Application) profile defines a Virtual Memory System Architecture (VMSA) with support for the AArch64 and AArch32 Execution states, Virtualization and TrustZone Security. Includes the Debug Architecture, the GIC CPU interface, and the Generic Timer, Performance Monitors Extensions, and Activity Monitors Extensions.",
      "syssize" : 71717089,
      "sysdate" : 1660896269000,
      "topparent" : "5320576",
      "author" : "Arm Limited",
      "label_version" : "I.a",
      "systopparentid" : 5320576,
      "content_description" : "This Manual describes the Arm architecture v8, Armv8, and the Arm architecture v9, Armv9. The architecture describes the operation of an Armv8-A and an Armv9-A Processing element (PE).",
      "wordcount" : 11293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660896271000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660896269641683190,
      "uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff43b0e95b0a633aff8a64",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0487/ia/en/pdf/DDI0487_I_a_a-profile_architecture_reference_manual.pdf",
    "Excerpt" : "Date ... Issue ... A.a-1 ... A.a-2 ... A.e ... A.f ... A.g ... A.h ... A.i ... A.j ... A.k ... B.b ... C.a ... D.a ... Confidentiality ... Confidential-Beta Draft ... Non-Confidential Beta",
    "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture Copyright © 2013-2022 Arm Limited or its affiliates. All rights reserved. ARM DDI 0487I.a (ID081822) ii Date Arm Architecture Reference ..."
  }, {
    "title" : "Realm Management Monitor specification",
    "uri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d55bbfb334256d9ea8fa5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "excerpt" : "NOTWITHSTANDING ANYTHING TO THE CONTRARY CONTAINED IN THIS LICENCE, TO THE FULLEST ... Without prejudice to any of its other rights, if ... Licensee may terminate this Licence at any time.",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality Document build information DEN0137 BET A-bet0 Non-conﬁdential Realm Management Monitor speciﬁcation d96e12d7 doctool 0.53. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Realm Management Monitor specification",
      "uri" : "https://developer.arm.com/documentation/den0137/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0137/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en",
      "excerpt" : "Realm Management Monitor specification This document is only available in a PDF version. ... Click Download to view. ... Realm Management Monitor specification Armv9-A",
      "firstSentences" : "Realm Management Monitor specification This document is only available in a PDF version. Click Download to view. Realm Management Monitor specification Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Realm Management Monitor specification ",
        "document_number" : "den0137",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5313676",
        "sysurihash" : "non7gc1ðiUV5a3xu",
        "urihash" : "non7gc1ðiUV5a3xu",
        "sysuri" : "https://developer.arm.com/documentation/den0137/a/en",
        "systransactionid" : 920697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1658102400000,
        "topparentid" : 5313676,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658149823000,
        "sysconcepts" : "Monitor specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Monitor specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658149865000,
        "permanentid" : "9da3b55c6cf2024f715dea47cf9dc6b882fd30086490e1c4c0332493bd1d",
        "syslanguage" : [ "English" ],
        "itemid" : "62d55bbfb334256d9ea8fa5d",
        "transactionid" : 920697,
        "title" : "Realm Management Monitor specification ",
        "products" : [ "Armv9-A", "Software Standards" ],
        "date" : 1658149865000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Armv9", "Security" ],
        "document_id" : "den0137:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658149865284286685,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658149858819,
        "syssize" : 159,
        "sysdate" : 1658149865000,
        "haslayout" : "1",
        "topparent" : "5313676",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5313676,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the RMM - a software component which forms part of a system which implements the Arm Confidential Compute Architecture (Arm CCA).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658149865000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0137/a/?lang=en",
        "modified" : 1658149823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658149865284286685,
        "uri" : "https://developer.arm.com/documentation/den0137/a/en",
        "syscollection" : "default"
      },
      "Title" : "Realm Management Monitor specification",
      "Uri" : "https://developer.arm.com/documentation/den0137/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0137/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en",
      "Excerpt" : "Realm Management Monitor specification This document is only available in a PDF version. ... Click Download to view. ... Realm Management Monitor specification Armv9-A",
      "FirstSentences" : "Realm Management Monitor specification This document is only available in a PDF version. Click Download to view. Realm Management Monitor specification Armv9-A"
    },
    "childResults" : [ {
      "title" : "Realm Management Monitor specification",
      "uri" : "https://developer.arm.com/documentation/den0137/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0137/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en",
      "excerpt" : "Realm Management Monitor specification This document is only available in a PDF version. ... Click Download to view. ... Realm Management Monitor specification Armv9-A",
      "firstSentences" : "Realm Management Monitor specification This document is only available in a PDF version. Click Download to view. Realm Management Monitor specification Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Realm Management Monitor specification ",
        "document_number" : "den0137",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5313676",
        "sysurihash" : "non7gc1ðiUV5a3xu",
        "urihash" : "non7gc1ðiUV5a3xu",
        "sysuri" : "https://developer.arm.com/documentation/den0137/a/en",
        "systransactionid" : 920697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1658102400000,
        "topparentid" : 5313676,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658149823000,
        "sysconcepts" : "Monitor specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Monitor specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658149865000,
        "permanentid" : "9da3b55c6cf2024f715dea47cf9dc6b882fd30086490e1c4c0332493bd1d",
        "syslanguage" : [ "English" ],
        "itemid" : "62d55bbfb334256d9ea8fa5d",
        "transactionid" : 920697,
        "title" : "Realm Management Monitor specification ",
        "products" : [ "Armv9-A", "Software Standards" ],
        "date" : 1658149865000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Armv9", "Security" ],
        "document_id" : "den0137:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658149865284286685,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658149858819,
        "syssize" : 159,
        "sysdate" : 1658149865000,
        "haslayout" : "1",
        "topparent" : "5313676",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5313676,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the RMM - a software component which forms part of a system which implements the Arm Confidential Compute Architecture (Arm CCA).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658149865000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0137/a/?lang=en",
        "modified" : 1658149823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658149865284286685,
        "uri" : "https://developer.arm.com/documentation/den0137/a/en",
        "syscollection" : "default"
      },
      "Title" : "Realm Management Monitor specification",
      "Uri" : "https://developer.arm.com/documentation/den0137/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0137/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0137/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en",
      "Excerpt" : "Realm Management Monitor specification This document is only available in a PDF version. ... Click Download to view. ... Realm Management Monitor specification Armv9-A",
      "FirstSentences" : "Realm Management Monitor specification This document is only available in a PDF version. Click Download to view. Realm Management Monitor specification Armv9-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Realm Management Monitor specification ",
      "document_number" : "den0137",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5313676",
      "sysurihash" : "GVwuy1Tsð0XZWgGW",
      "urihash" : "GVwuy1Tsð0XZWgGW",
      "sysuri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
      "systransactionid" : 920697,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658102400000,
      "topparentid" : 5313676,
      "numberofpages" : 281,
      "sysconcepts" : "host ; REC exit ; Realms ; measurement ; data structures ; descriptors ; Data Granules ; REC ; RMI commands ; attestation token ; target Realm ; filling upper ; translation ; architecture profile ; exceptions ; commands",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 5313676,
      "parentitem" : "62d55bbfb334256d9ea8fa5d",
      "concepts" : "host ; REC exit ; Realms ; measurement ; data structures ; descriptors ; Data Granules ; REC ; RMI commands ; attestation token ; target Realm ; filling upper ; translation ; architecture profile ; exceptions ; commands",
      "documenttype" : "pdf",
      "isattachment" : "5313676",
      "sysindexeddate" : 1658149866000,
      "permanentid" : "185c1dc0efb6bc0ead67831e38c7f2b186097c9d7f0c8e6acba61562399f",
      "syslanguage" : [ "English" ],
      "itemid" : "62d55bbfb334256d9ea8fa5f",
      "transactionid" : 920697,
      "title" : "Realm Management Monitor specification ",
      "date" : 1658149866000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0137:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Kernel Developers", "Linux Developers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658149866459043640,
      "sysisattachment" : "5313676",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5313676,
      "size" : 1695049,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d55bbfb334256d9ea8fa5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658149861146,
      "syssize" : 1695049,
      "sysdate" : 1658149866000,
      "topparent" : "5313676",
      "label_version" : "A",
      "systopparentid" : 5313676,
      "content_description" : "This specification describes the RMM - a software component which forms part of a system which implements the Arm Confidential Compute Architecture (Arm CCA).",
      "wordcount" : 3243,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658149866000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d55bbfb334256d9ea8fa5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658149866459043640,
      "uri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
      "syscollection" : "default"
    },
    "Title" : "Realm Management Monitor specification",
    "Uri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d55bbfb334256d9ea8fa5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0137/a/en/pdf/DEN0137_A-bet0_rmm-arch_external.pdf",
    "Excerpt" : "NOTWITHSTANDING ANYTHING TO THE CONTRARY CONTAINED IN THIS LICENCE, TO THE FULLEST ... Without prejudice to any of its other rights, if ... Licensee may terminate this Licence at any time.",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality Document build information DEN0137 BET A-bet0 Non-conﬁdential Realm Management Monitor speciﬁcation d96e12d7 doctool 0.53. ..."
  }, {
    "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
    "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "A32 Instructions by Encoding",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "excerpt" : "Top-level encodings for A32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 ... and Supervisor call 1111 0xx Unconditional instructions A32 Instructions by Encoding ...",
      "firstSentences" : "Top-level encodings for A32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 cond op0 op1 Decode fields Instruction details cond op0 op1 != 1111 00x Data- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 924306,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750786000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 924306,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750786000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750786858874445,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750642393,
          "syssize" : 208,
          "sysdate" : 1658750786000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750786000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750786858874445,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "A32 Instructions by Encoding ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "8mgOEbv9vpId5Lpj",
        "urihash" : "8mgOEbv9vpId5Lpj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
        "systransactionid" : 924306,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "Store Word ; op0 op1 ; register ; Unsigned ; Load ; instructions ; Advanced SIMD ; block data ; Top-level encodings ; floating-point ; Data-processing",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "Store Word ; op0 op1 ; register ; Unsigned ; Load ; instructions ; Advanced SIMD ; block data ; Top-level encodings ; floating-point ; Data-processing",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750786000,
        "permanentid" : "13544b0c6cd15c1077b1ec4bcdfa837505b141214868f28dc5b05a1de59e",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92b31ea212bb662700b",
        "transactionid" : 924306,
        "title" : "A32 Instructions by Encoding ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750786774810665,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 600,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642393,
        "syssize" : 600,
        "sysdate" : 1658750786000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/A32-Instructions-by-Encoding?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750786774810665,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
        "syscollection" : "default"
      },
      "Title" : "A32 Instructions by Encoding",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding",
      "Excerpt" : "Top-level encodings for A32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 ... and Supervisor call 1111 0xx Unconditional instructions A32 Instructions by Encoding ...",
      "FirstSentences" : "Top-level encodings for A32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 cond op0 op1 Decode fields Instruction details cond op0 op1 != 1111 00x Data- ..."
    }, {
      "title" : "BX: Branch and Exchange.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BX--Branch-and-Exchange-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "excerpt" : "BX Branch and Exchange causes a branch to an address and instruction set specified by a ... It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) . ... Armv8-AArmv9-A",
      "firstSentences" : "BX Branch and Exchange causes a branch to an address and instruction set specified by a register. It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) . A1 31 30 29 28 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 924306,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750786000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 924306,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750786000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750786858874445,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750642393,
          "syssize" : 208,
          "sysdate" : 1658750786000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750786000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750786858874445,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "BX: Branch and Exchange. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "nBMONEGw1TmAxHW2",
        "urihash" : "nBMONEGw1TmAxHW2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
        "systransactionid" : 924306,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "A1 ; register ; T1 ; UInt ; pseudocode function ; unpredictable behavior ; nif InITBlock ; instruction set",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "A1 ; register ; T1 ; UInt ; pseudocode function ; unpredictable behavior ; nif InITBlock ; instruction set",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750785000,
        "permanentid" : "6d7a51e8554e592200a2dd37cbc149fae432d8a201b808735c3ad2885623",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267e0",
        "transactionid" : 924306,
        "title" : "BX: Branch and Exchange. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750785409206879,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 1392,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BX--Branch-and-Exchange-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642127,
        "syssize" : 1392,
        "sysdate" : 1658750785000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 120,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BX--Branch-and-Exchange-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/BX--Branch-and-Exchange-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750785409206879,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
        "syscollection" : "default"
      },
      "Title" : "BX: Branch and Exchange.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BX--Branch-and-Exchange-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BX--Branch-and-Exchange-",
      "Excerpt" : "BX Branch and Exchange causes a branch to an address and instruction set specified by a ... It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) . ... Armv8-AArmv9-A",
      "FirstSentences" : "BX Branch and Exchange causes a branch to an address and instruction set specified by a register. It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) . A1 31 30 29 28 ..."
    }, {
      "title" : "BXJ: Branch and Exchange, previously Branch and Exchange Jazelle.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "excerpt" : "BXJ Branch and Exchange, previously Branch and Exchange Jazelle. ... BXJ behaves as a BX instruction, see BX. ... This means it causes a branch to an address and instruction set specified by a ...",
      "firstSentences" : "BXJ Branch and Exchange, previously Branch and Exchange Jazelle. BXJ behaves as a BX instruction, see BX. This means it causes a branch to an address and instruction set specified by a register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 924306,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750786000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 924306,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750786000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750786858874445,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750642393,
          "syssize" : 208,
          "sysdate" : 1658750786000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750786000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750786858874445,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "BXJ: Branch and Exchange, previously Branch and Exchange Jazelle. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "7DKySsðPYñcf5vGw",
        "urihash" : "7DKySsðPYñcf5vGw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
        "systransactionid" : 924306,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "T1 ; A1 ; instruction ; nif ; UInt ; Armv8 ; T32 ; A32 ; encodings ; register",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "T1 ; A1 ; instruction ; nif ; UInt ; Armv8 ; T32 ; A32 ; encodings ; register",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750785000,
        "permanentid" : "924162830e7874e8419a65377e9c779e7cf214b385aebbf77e7c995e8086",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267e1",
        "transactionid" : 924306,
        "title" : "BXJ: Branch and Exchange, previously Branch and Exchange Jazelle. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750785309228416,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 1377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642127,
        "syssize" : 1377,
        "sysdate" : 1658750785000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750785309228416,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
        "syscollection" : "default"
      },
      "Title" : "BXJ: Branch and Exchange, previously Branch and Exchange Jazelle.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/BXJ--Branch-and-Exchange--previously-Branch-and-Exchange-Jazelle-",
      "Excerpt" : "BXJ Branch and Exchange, previously Branch and Exchange Jazelle. ... BXJ behaves as a BX instruction, see BX. ... This means it causes a branch to an address and instruction set specified by a ...",
      "FirstSentences" : "BXJ Branch and Exchange, previously Branch and Exchange Jazelle. BXJ behaves as a BX instruction, see BX. This means it causes a branch to an address and instruction set specified by a register."
    } ],
    "totalNumberOfChildResults" : 601,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "L2e1Ow7haUqvr5Xf",
      "urihash" : "L2e1Ow7haUqvr5Xf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "systransactionid" : 924306,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750786000,
      "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91231ea212bb6626783",
      "transactionid" : 924306,
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750786000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750786858874445,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 208,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642393,
      "syssize" : 208,
      "sysdate" : 1658750786000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750786000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750786858874445,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
    "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
    "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
  }, {
    "title" : "Arm Power State Coordination Interface",
    "uri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f2571da3ed091585e8f0fc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "excerpt" : "61 5.14 MEM_PROTECT_CHECK_RANGE ... 64 5.17 CPU_DEFAULT_SUSPEND ... 65 ... Page 2 of 92 ... All rights reserved. ... DEN0022E Non-Confidential ... Power State Coordination Interface ... 91",
    "firstSentences" : "Arm Power State Coordination Interface Platform Design Document Non-Confidential BETA This is an engineering draft of the specification. It is meant to obtain feedback from Arm partners and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Power State Coordination Interface",
      "uri" : "https://developer.arm.com/documentation/den0022/e/en",
      "printableUri" : "https://developer.arm.com/documentation/den0022/e/en",
      "clickUri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en",
      "excerpt" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Power State Coordination Interface PSCIPower State ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Power State Coordination Interface ",
        "document_number" : "den0022",
        "document_version" : "e",
        "content_type" : "Architecture Document",
        "systopparent" : "5318308",
        "sysurihash" : "bhnCIgfpEMu2avzd",
        "urihash" : "bhnCIgfpEMu2avzd",
        "sysuri" : "https://developer.arm.com/documentation/den0022/e/en",
        "systransactionid" : 937703,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660003200000,
        "topparentid" : 5318308,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660049181000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660049240000,
        "permanentid" : "1d92fbc877b8bfd305f6a68c9d7d0d0238d31f3dccc3e2cfd3f4829a3b06",
        "syslanguage" : [ "English" ],
        "itemid" : "62f2571da3ed091585e8f0fa",
        "transactionid" : 937703,
        "title" : "Arm Power State Coordination Interface ",
        "products" : [ "PSCI", "ACPI", "SMCCC" ],
        "date" : 1660049240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0022:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1660049240055664978,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660049191298,
        "syssize" : 215,
        "sysdate" : 1660049240000,
        "haslayout" : "1",
        "topparent" : "5318308",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318308,
        "content_description" : "This document defines a standard interface for power management that can be used by OS vendors for supervisory software working at different levels of privilege on an Arm device.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|ACPI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660049240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0022/e/?lang=en",
        "modified" : 1660049181000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660049240055664978,
        "uri" : "https://developer.arm.com/documentation/den0022/e/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Power State Coordination Interface",
      "Uri" : "https://developer.arm.com/documentation/den0022/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0022/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en",
      "Excerpt" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Power State Coordination Interface PSCIPower State ..."
    },
    "childResults" : [ {
      "title" : "Arm Power State Coordination Interface",
      "uri" : "https://developer.arm.com/documentation/den0022/e/en",
      "printableUri" : "https://developer.arm.com/documentation/den0022/e/en",
      "clickUri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en",
      "excerpt" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Power State Coordination Interface PSCIPower State ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Power State Coordination Interface ",
        "document_number" : "den0022",
        "document_version" : "e",
        "content_type" : "Architecture Document",
        "systopparent" : "5318308",
        "sysurihash" : "bhnCIgfpEMu2avzd",
        "urihash" : "bhnCIgfpEMu2avzd",
        "sysuri" : "https://developer.arm.com/documentation/den0022/e/en",
        "systransactionid" : 937703,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660003200000,
        "topparentid" : 5318308,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660049181000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660049240000,
        "permanentid" : "1d92fbc877b8bfd305f6a68c9d7d0d0238d31f3dccc3e2cfd3f4829a3b06",
        "syslanguage" : [ "English" ],
        "itemid" : "62f2571da3ed091585e8f0fa",
        "transactionid" : 937703,
        "title" : "Arm Power State Coordination Interface ",
        "products" : [ "PSCI", "ACPI", "SMCCC" ],
        "date" : 1660049240000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0022:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1660049240055664978,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660049191298,
        "syssize" : 215,
        "sysdate" : 1660049240000,
        "haslayout" : "1",
        "topparent" : "5318308",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318308,
        "content_description" : "This document defines a standard interface for power management that can be used by OS vendors for supervisory software working at different levels of privilege on an Arm device.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|ACPI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660049240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0022/e/?lang=en",
        "modified" : 1660049181000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660049240055664978,
        "uri" : "https://developer.arm.com/documentation/den0022/e/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Power State Coordination Interface",
      "Uri" : "https://developer.arm.com/documentation/den0022/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0022/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0022/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en",
      "Excerpt" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Power State Coordination Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm Power State Coordination Interface PSCIPower State ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Power State Coordination Interface ",
      "document_number" : "den0022",
      "document_version" : "e",
      "content_type" : "Architecture Document",
      "systopparent" : "5318308",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "kaDBq4fhrzm8WhO6",
      "urihash" : "kaDBq4fhrzm8WhO6",
      "sysuri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
      "systransactionid" : 937703,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660003200000,
      "topparentid" : 5318308,
      "numberofpages" : 92,
      "sysconcepts" : "cores ; powerdowns ; implementations ; supervisory software ; exception levels ; power states ; interfacing ; hypervisors ; OS-initiated mode ; calling ; PSCI ; coordination ; caller ; power ; cpu ; power levels",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5318308,
      "parentitem" : "62f2571da3ed091585e8f0fa",
      "concepts" : "cores ; powerdowns ; implementations ; supervisory software ; exception levels ; power states ; interfacing ; hypervisors ; OS-initiated mode ; calling ; PSCI ; coordination ; caller ; power ; cpu ; power levels",
      "documenttype" : "pdf",
      "isattachment" : "5318308",
      "sysindexeddate" : 1660049241000,
      "permanentid" : "5cf551064038d962d9653d12c6567da30880af0090f4619a67b550bbb783",
      "syslanguage" : [ "English" ],
      "itemid" : "62f2571da3ed091585e8f0fc",
      "transactionid" : 937703,
      "title" : "Arm Power State Coordination Interface ",
      "date" : 1660049241000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0022:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1660049241174021474,
      "sysisattachment" : "5318308",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318308,
      "size" : 1768796,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f2571da3ed091585e8f0fc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660049193413,
      "syssize" : 1768796,
      "sysdate" : 1660049241000,
      "topparent" : "5318308",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "E",
      "systopparentid" : 5318308,
      "content_description" : "This document defines a standard interface for power management that can be used by OS vendors for supervisory software working at different levels of privilege on an Arm device.",
      "wordcount" : 2267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|ACPI", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660049241000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f2571da3ed091585e8f0fc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660049241174021474,
      "uri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Power State Coordination Interface",
    "Uri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f2571da3ed091585e8f0fc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0022/e/en/pdf/DEN0022E_Power_State_Coordination_Interface-BETA.pdf",
    "Excerpt" : "61 5.14 MEM_PROTECT_CHECK_RANGE ... 64 5.17 CPU_DEFAULT_SUSPEND ... 65 ... Page 2 of 92 ... All rights reserved. ... DEN0022E Non-Confidential ... Power State Coordination Interface ... 91",
    "FirstSentences" : "Arm Power State Coordination Interface Platform Design Document Non-Confidential BETA This is an engineering draft of the specification. It is meant to obtain feedback from Arm partners and ..."
  }, {
    "title" : "Arm A-profile A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62cdaa29b334256d9ea8f03c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID070122 ... Web Address ... http://www.arm.com ... iv",
    "firstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID070122) ii Arm A64 Instruction Set for A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5310829",
        "sysurihash" : "Sq0cK7e7cty2YOnH",
        "urihash" : "Sq0cK7e7cty2YOnH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "systransactionid" : 924302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657279705000,
        "topparentid" : 5310829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645575000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750564000,
        "permanentid" : "4f35641f29badacd76aea67ce0a1978de7d8e6088a051c7864bbd352fdee",
        "syslanguage" : [ "English" ],
        "itemid" : "62cdaa07b334256d9ea8e9ce",
        "transactionid" : 924302,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750563000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0602:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750563776906420,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750542147,
        "syssize" : 198,
        "sysdate" : 1658750563000,
        "haslayout" : "1",
        "topparent" : "5310829",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5310829,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750564000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-06/?lang=en",
        "modified" : 1658750513000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750563776906420,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A"
    },
    "childResults" : [ {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5310829",
        "sysurihash" : "Sq0cK7e7cty2YOnH",
        "urihash" : "Sq0cK7e7cty2YOnH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "systransactionid" : 924302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657279705000,
        "topparentid" : 5310829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645575000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750564000,
        "permanentid" : "4f35641f29badacd76aea67ce0a1978de7d8e6088a051c7864bbd352fdee",
        "syslanguage" : [ "English" ],
        "itemid" : "62cdaa07b334256d9ea8e9ce",
        "transactionid" : 924302,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750563000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0602:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750563776906420,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750542147,
        "syssize" : 198,
        "sysdate" : 1658750563000,
        "haslayout" : "1",
        "topparent" : "5310829",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5310829,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750564000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-06/?lang=en",
        "modified" : 1658750513000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750563776906420,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A"
    }, {
      "title" : "LDRH (immediate): Load Register Halfword (immediate).",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "excerpt" : "<Xn|SP> ... Shared Decode integer n = UInt(Rn);\\ninteger t = UInt(Rt);\\nAccType acctype = AccType_NORMAL;\\nMemOp ... LDRH (immediate): Load Register Halfword (immediate). ... Armv8-AArmv9-A",
      "firstSentences" : "LDRH (immediate) Load Register Halfword (immediate) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5310829",
          "sysurihash" : "Sq0cK7e7cty2YOnH",
          "urihash" : "Sq0cK7e7cty2YOnH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
          "systransactionid" : 924302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1657279705000,
          "topparentid" : 5310829,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645575000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750564000,
          "permanentid" : "4f35641f29badacd76aea67ce0a1978de7d8e6088a051c7864bbd352fdee",
          "syslanguage" : [ "English" ],
          "itemid" : "62cdaa07b334256d9ea8e9ce",
          "transactionid" : 924302,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750563000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0602:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750563776906420,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750542147,
          "syssize" : 198,
          "sysdate" : 1658750563000,
          "haslayout" : "1",
          "topparent" : "5310829",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5310829,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750564000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-06/?lang=en",
          "modified" : 1658750513000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750563776906420,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "LDRH (immediate): Load Register Halfword (immediate). ",
        "document_number" : "ddi0602",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5310829",
        "sysurihash" : "Jjm6Wl45JJXYa50E",
        "urihash" : "Jjm6Wl45JJXYa50E",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
        "systransactionid" : 924302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279705000,
        "topparentid" : 5310829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645575000,
        "sysconcepts" : "offset ; immediate ; base register ; load ; Post-index ; memory ; ninteger scale ; nboolean postindex ; boolean wback ; unpredictable behavior ; general-purpose ; stack pointer ; Assembler Symbols ; Architectural Constraints ; instruction ; zero-extends",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5310829,
        "parentitem" : "62cdaa07b334256d9ea8e9ce",
        "concepts" : "offset ; immediate ; base register ; load ; Post-index ; memory ; ninteger scale ; nboolean postindex ; boolean wback ; unpredictable behavior ; general-purpose ; stack pointer ; Assembler Symbols ; Architectural Constraints ; instruction ; zero-extends",
        "documenttype" : "html",
        "isattachment" : "5310829",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750564000,
        "permanentid" : "6135148718331e90bfa208e8f0134ce5ff6e45db6c24c4ae67971b4ab5a0",
        "syslanguage" : [ "English" ],
        "itemid" : "62cdaa0cb334256d9ea8ea7c",
        "transactionid" : 924302,
        "title" : "LDRH (immediate): Load Register Halfword (immediate). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750563000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0602:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750563772808633,
        "sysisattachment" : "5310829",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5310829,
        "size" : 4981,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750541381,
        "syssize" : 4981,
        "sysdate" : 1658750563000,
        "haslayout" : "1",
        "topparent" : "5310829",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5310829,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 198,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750564000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-06/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en",
        "modified" : 1658750513000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750563772808633,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
        "syscollection" : "default"
      },
      "Title" : "LDRH (immediate): Load Register Halfword (immediate).",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--",
      "Excerpt" : "<Xn|SP> ... Shared Decode integer n = UInt(Rn);\\ninteger t = UInt(Rt);\\nAccType acctype = AccType_NORMAL;\\nMemOp ... LDRH (immediate): Load Register Halfword (immediate). ... Armv8-AArmv9-A",
      "FirstSentences" : "LDRH (immediate) Load Register Halfword (immediate) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a ..."
    }, {
      "title" : "ADDP (vector): Add Pairwise (vector).",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "excerpt" : "ADDP (vector) Add Pairwise (vector). ... This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP ... The values of the NZCV flags. ... Armv8-AArmv9-A",
      "firstSentences" : "ADDP (vector) Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5310829",
          "sysurihash" : "Sq0cK7e7cty2YOnH",
          "urihash" : "Sq0cK7e7cty2YOnH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
          "systransactionid" : 924302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1657279705000,
          "topparentid" : 5310829,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645575000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750564000,
          "permanentid" : "4f35641f29badacd76aea67ce0a1978de7d8e6088a051c7864bbd352fdee",
          "syslanguage" : [ "English" ],
          "itemid" : "62cdaa07b334256d9ea8e9ce",
          "transactionid" : 924302,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750563000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0602:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750563776906420,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750542147,
          "syssize" : 198,
          "sysdate" : 1658750563000,
          "haslayout" : "1",
          "topparent" : "5310829",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5310829,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750564000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-06/?lang=en",
          "modified" : 1658750513000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750563776906420,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADDP (vector): Add Pairwise (vector). ",
        "document_number" : "ddi0602",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5310829",
        "sysurihash" : "ilzO8KJHgn9rUECj",
        "urihash" : "ilzO8KJHgn9rUECj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
        "systransactionid" : 924302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279705000,
        "topparentid" : 5310829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645575000,
        "sysconcepts" : "vector elements ; registers ; SIMD ; instruction ; destination ; concatenating ; datasize ; esize ; Operational information ; arrangement specifier ; Assembler Symbols ; Exception level ; Security state ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5310829,
        "parentitem" : "62cdaa07b334256d9ea8e9ce",
        "concepts" : "vector elements ; registers ; SIMD ; instruction ; destination ; concatenating ; datasize ; esize ; Operational information ; arrangement specifier ; Assembler Symbols ; Exception level ; Security state ; execution",
        "documenttype" : "html",
        "isattachment" : "5310829",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750564000,
        "permanentid" : "5a8fab1cc99a60c1ab22cad624e4e07ccfaa575a1e9190a45ba98baac5de",
        "syslanguage" : [ "English" ],
        "itemid" : "62cdaa10b334256d9ea8eb68",
        "transactionid" : 924302,
        "title" : "ADDP (vector): Add Pairwise (vector). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750563000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0602:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750563771896223,
        "sysisattachment" : "5310829",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5310829,
        "size" : 2238,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750540119,
        "syssize" : 2238,
        "sysdate" : 1658750563000,
        "haslayout" : "1",
        "topparent" : "5310829",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5310829,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750564000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-06/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--?lang=en",
        "modified" : 1658750513000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750563771896223,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
        "syscollection" : "default"
      },
      "Title" : "ADDP (vector): Add Pairwise (vector).",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/SIMD-FP-Instructions/ADDP--vector---Add-Pairwise--vector--",
      "Excerpt" : "ADDP (vector) Add Pairwise (vector). ... This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP ... The values of the NZCV flags. ... Armv8-AArmv9-A",
      "FirstSentences" : "ADDP (vector) Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD ..."
    } ],
    "totalNumberOfChildResults" : 1415,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
      "document_number" : "ddi0602",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5310829",
      "sysurihash" : "QwZ3tf8ðjKEI1Wyf",
      "urihash" : "QwZ3tf8ðjKEI1Wyf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
      "systransactionid" : 924302,
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1657279705000,
      "topparentid" : 5310829,
      "sysconcepts" : "instructions ; stack pointer ; doublewords ; flags ; memory ; registers ; asynchronous exceptions ; encodings ; Security state ; general-purpose register ; AdvSIMD v29 ; architecture ; Build timestamp ; Portable software ; optimization ; preconditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5310829,
      "parentitem" : "62cdaa07b334256d9ea8e9ce",
      "concepts" : "instructions ; stack pointer ; doublewords ; flags ; memory ; registers ; asynchronous exceptions ; encodings ; Security state ; general-purpose register ; AdvSIMD v29 ; architecture ; Build timestamp ; Portable software ; optimization ; preconditioning",
      "documenttype" : "pdf",
      "isattachment" : "5310829",
      "sysindexeddate" : 1658750571000,
      "permanentid" : "832248b60c84951843a657a10a385bf1c5ac6d538b4160ea1d3dbfc4d639",
      "syslanguage" : [ "English" ],
      "itemid" : "62cdaa29b334256d9ea8f03c",
      "transactionid" : 924302,
      "title" : "Arm A-profile A64 Instruction Set Architecture ",
      "date" : 1658750570000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0602:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750570167123025,
      "sysisattachment" : "5310829",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5310829,
      "size" : 10188856,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62cdaa29b334256d9ea8f03c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750560224,
      "syssize" : 10188856,
      "sysdate" : 1658750570000,
      "topparent" : "5310829",
      "label_version" : "2022-06",
      "systopparentid" : 5310829,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
      "wordcount" : 8310,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750571000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62cdaa29b334256d9ea8f03c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750570167123025,
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62cdaa29b334256d9ea8f03c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-06/en/pdf/ISA_A64_xml_A_profile-2022-06_OPT.pdf",
    "Excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID070122 ... Web Address ... http://www.arm.com ... iv",
    "FirstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID070122) ii Arm A64 Instruction Set for A-profile ..."
  }, {
    "title" : "Arm A-profile Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "excerpt" : "All rights reserved. ... Non-Confidential DDI 0601 ... DDI 0601 ... ID070122 ... Product Status ... Alpha quality means that most major features of the specification are described in ... iv",
    "firstSentences" : "Arm® Architecture Registers for A-profile architecture Copyright © 2018-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0601 (ID070122) ii Arm® Architecture Registers A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 960,
    "percentScore" : 69.71915,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile Architecture Registers ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "QGs2HrXñcliA3OyJ",
        "urihash" : "QGs2HrXñcliA3OyJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750408000,
        "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91331ea212bb66267af",
        "transactionid" : 924300,
        "title" : "Arm A-profile Architecture Registers ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750408000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750408911793271,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750375325,
        "syssize" : 253,
        "sysdate" : 1658750408000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750408911793271,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "AArch32 Instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "excerpt" : "AArch32 System Instructions ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ATS12NSOPW: ... Write ATS1CPWP: Address Translate Stage 1 Current state PL1 Write PAN ATS1CUR: ...",
      "firstSentences" : "AArch32 System Instructions ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ATS12NSOPW: Address Translate Stages 1 and 2 Non-secure Only PL1 Write ATS12NSOUR: Address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 924300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750408000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 924300,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750408000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750408911793271,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750375325,
          "syssize" : 253,
          "sysdate" : 1658750408000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750408911793271,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Instructions ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "hdfVhrqNtflAXBQg",
        "urihash" : "hdfVhrqNtflAXBQg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750409000,
        "permanentid" : "4ddc103644f9b6abf51a5e242f08287ced7a5a796cfbf25d0e2f01841a64",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92931ea212bb6626f1e",
        "transactionid" : 924300,
        "title" : "AArch32 Instructions ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750409000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750409612728266,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 3450,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750375325,
        "syssize" : 3450,
        "sysdate" : 1658750409000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750409000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Instructions?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750409612728266,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions",
      "Excerpt" : "AArch32 System Instructions ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ATS12NSOPW: ... Write ATS1CPWP: Address Translate Stage 1 Current state PL1 Write PAN ATS1CUR: ...",
      "FirstSentences" : "AArch32 System Instructions ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ATS12NSOPW: Address Translate Stages 1 and 2 Non-secure Only PL1 Write ATS12NSOUR: Address ..."
    }, {
      "title" : "ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "excerpt" : "ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read The ATS12NSOPR characteristics ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read The ATS12NSOPR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL1 and the Non-secure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 924300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750408000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 924300,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750408000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750408911793271,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750375325,
          "syssize" : 253,
          "sysdate" : 1658750408000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750408911793271,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "J8anUyUOnñfDiðtp",
        "urihash" : "J8anUyUOnñfDiðtp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOPR ; translations ; accesses ; AArch32SystemAccessTrap ; PL1 ; Non-secure ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "concepts" : "System instruction ; EL2 ; ATS12NSOPR ; translations ; accesses ; AArch32SystemAccessTrap ; PL1 ; Non-secure ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750409000,
        "permanentid" : "62b2315831b5ca687c2bc16fa89862e3291e5cab6a1419e3ba8fdb004230",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92931ea212bb6626f1f",
        "transactionid" : 924300,
        "title" : "ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750409000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750409559048639,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 1920,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750375325,
        "syssize" : 1920,
        "sysdate" : 1658750409000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750409000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750409559048639,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOPR: Address Translate Stages 1 and 2 Non-secure Only PL1 Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOPR--Address-Translate-Stages-1-and-2-Non-secure-Only-PL1-Read",
      "Excerpt" : "ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read The ATS12NSOPR characteristics ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read The ATS12NSOPR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL1 and the Non-secure ..."
    }, {
      "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 960,
      "percentScore" : 69.71915,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 924300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750408000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 924300,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1658750408000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750408911793271,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750375325,
          "syssize" : 253,
          "sysdate" : 1658750408000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658750408911793271,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "pmqDgrekEKqsiPqG",
        "urihash" : "pmqDgrekEKqsiPqG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "concepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750409000,
        "permanentid" : "da28fe144077652d51a9bd6c8e18ac38df469168e18123bb8c38b2e0ae0f",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92931ea212bb6626f23",
        "transactionid" : 924300,
        "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750409000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750409031808954,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 1938,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750375325,
        "syssize" : 1938,
        "sysdate" : 1658750409000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750409000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750409031808954,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "Excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ..."
    } ],
    "totalNumberOfChildResults" : 1302,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm A-profile Architecture Registers ",
      "document_number" : "ddi0601",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5309369",
      "sysurihash" : "SGhn1ðqLdZBdsOs3",
      "urihash" : "SGhn1ðqLdZBdsOs3",
      "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
      "systransactionid" : 924300,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1657279667000,
      "topparentid" : 5309369,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; instructions ; security state ; EL2 ; registers ; EL1 ; encoding space ; EL3 ; exceptions ; IMPLEMENTATION DEFINEDwhether ; accesses ; reset behavior ; translations ; execution ; EC syndrome",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5309369,
      "parentitem" : "62cda91331ea212bb66267af",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; instructions ; security state ; EL2 ; registers ; EL1 ; encoding space ; EL3 ; exceptions ; IMPLEMENTATION DEFINEDwhether ; accesses ; reset behavior ; translations ; execution ; EC syndrome",
      "documenttype" : "pdf",
      "isattachment" : "5309369",
      "sysindexeddate" : 1658750417000,
      "permanentid" : "fff10f6c10d9be8e69487ba756ba85a6180a57a2a70813b5b28d6e61a82e",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda93931ea212bb6627368",
      "transactionid" : 924300,
      "title" : "Arm A-profile Architecture Registers ",
      "date" : 1658750415000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0601:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750415210624973,
      "sysisattachment" : "5309369",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5309369,
      "size" : 10444287,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750395297,
      "syssize" : 10444287,
      "sysdate" : 1658750415000,
      "topparent" : "5309369",
      "label_version" : "2022-06",
      "systopparentid" : 5309369,
      "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
      "wordcount" : 9676,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750417000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750415210624973,
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "Excerpt" : "All rights reserved. ... Non-Confidential DDI 0601 ... DDI 0601 ... ID070122 ... Product Status ... Alpha quality means that most major features of the specification are described in ... iv",
    "FirstSentences" : "Arm® Architecture Registers for A-profile architecture Copyright © 2018-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0601 (ID070122) ii Arm® Architecture Registers A-profile ..."
  }, {
    "title" : "Arm CortexA715 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656488299000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 910460,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488299000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488299564699612,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175222,
        "syssize" : 4773,
        "sysdate" : 1656488299000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488299000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488299564699612,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity ... Configurations This register is available in all configurations.",
      "firstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 910460,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656488299000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 910460,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1656488299000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656488299564699612,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656488175222,
          "syssize" : 4773,
          "sysdate" : 1656488299000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656488299000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656488299564699612,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "AKNXN0DsilPeCHCz",
        "urihash" : "AKNXN0DsilPeCHCz",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "systransactionid" : 910461,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "activity monitor ; el0 ; reset ; amevtyper00 ; AArch64 ; reads ; registers ; configurations ; Processor frequency ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "activity monitor ; el0 ; reset ; amevtyper00 ; AArch64 ; reads ; registers ; configurations ; Processor frequency ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488308000,
        "permanentid" : "e93c2913f37dcc4370c6eecb23dc15a8b2cdc6cb6d82f68c8c1726231f0b",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009331ea212bb66254c0",
        "transactionid" : 910461,
        "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488308000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488308147152670,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175222,
        "syssize" : 1512,
        "sysdate" : 1656488308000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 110,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488308000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488308147152670,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Activity-Monitors-registers-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "Excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity ... Configurations This register is available in all configurations.",
      "FirstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ..."
    }, {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656488299000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 910460,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488299000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488299564699612,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175222,
        "syssize" : 4773,
        "sysdate" : 1656488299000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488299000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488299564699612,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    }, {
      "title" : "AIDR_EL1, Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. ... The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 910460,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656488299000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 910460,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1656488299000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656488299564699612,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656488175222,
          "syssize" : 4773,
          "sysdate" : 1656488299000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656488299000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656488299564699612,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AIDR_EL1, Auxiliary ID Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "GFQgfPQLWkHrQñvP",
        "urihash" : "GFQgfPQLWkHrQñvP",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488299000,
        "permanentid" : "db382f05bb9fccdbad8be47b67239ff509c250c24e83041a7cb4fff452c6",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb662544b",
        "transactionid" : 910460,
        "title" : "AIDR_EL1, Auxiliary ID Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488299000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488299521173070,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175155,
        "syssize" : 1221,
        "sysdate" : 1656488299000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488299000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488299521173070,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "AIDR_EL1, Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. ... The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
    } ],
    "totalNumberOfChildResults" : 363,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
      "document_number" : "101590",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294293",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "oHKMwViðgLIJDyhN",
      "urihash" : "oHKMwViðgLIJDyhN",
      "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "systransactionid" : 910461,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5294293,
      "numberofpages" : 696,
      "sysconcepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294293,
      "parentitem" : "62bc008a31ea212bb66253ca",
      "concepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5294293",
      "sysindexeddate" : 1656488314000,
      "permanentid" : "b9f085e12a432ae8e859f65695dc64bbd645db61d3ef3fd37b464e6d4d06",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc009931ea212bb66256a6",
      "transactionid" : 910461,
      "title" : "Arm CortexA715 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1656488314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101590:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656488314182208899,
      "sysisattachment" : "5294293",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294293,
      "size" : 5389408,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656488181857,
      "syssubject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 5389408,
      "sysdate" : 1656488314000,
      "topparent" : "5294293",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5294293,
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656488314000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656488314182208899,
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "Excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ..."
  }, {
    "title" : "Product revisions",
    "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "clickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "excerpt" : "Product revisions The product revision increments at each release. ... The following table indicates the main differences in functionality between product revisions. ... Table 1.",
    "firstSentences" : "Product revisions The product revision increments at each release. The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "hpgYjI5btwcsLEuz",
        "urihash" : "hpgYjI5btwcsLEuz",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656487626000,
        "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d29f",
        "transactionid" : 910457,
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487626000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487626700655221,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 4758,
        "sysdate" : 1656487626000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487626000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487626700655221,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294279",
          "sysurihash" : "hpgYjI5btwcsLEuz",
          "urihash" : "hpgYjI5btwcsLEuz",
          "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
          "systransactionid" : 910457,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5294279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656487578000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656487626000,
          "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
          "syslanguage" : [ "English" ],
          "itemid" : "62bbfe9ab334256d9ea8d29f",
          "transactionid" : 910457,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1656487626000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656487626700655221,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656487597644,
          "syssize" : 4758,
          "sysdate" : 1656487626000,
          "haslayout" : "1",
          "topparent" : "5294279",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656487626000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0101/?lang=en",
          "modified" : 1656487578000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656487626700655221,
          "uri" : "https://developer.arm.com/documentation/101592/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "ñW44api3HTYF4PVN",
        "urihash" : "ñW44api3HTYF4PVN",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294279,
        "parentitem" : "62bbfe9ab334256d9ea8d29f",
        "documenttype" : "html",
        "isattachment" : "5294279",
        "sysindexeddate" : 1656487627000,
        "permanentid" : "43fef168408802404aadd4d8adbf26b5fe450067c93c5220b923131c464d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d2ab",
        "transactionid" : 910457,
        "title" : "Document revisions ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487627000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487627310041875,
        "sysisattachment" : "5294279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294279,
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 114,
        "sysdate" : 1656487627000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487627000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/Document-revisions?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487627310041875,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions"
    }, {
      "title" : "Cryptographic extension support in the CortexA715 core",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "excerpt" : "Cryptographic extension support in the Cortex\\u00AE\\u2011A715 core The Cortex\\u00AE\\u2011A715 core ... The Arm\\u00AEv8.0-A Cryptographic Extension adds A64 instructions to Advanced SIMD that ...",
      "firstSentences" : "Cryptographic extension support in the Cortex\\u00AE\\u2011A715 core The Cortex\\u00AE\\u2011A715 core supports the optional Arm\\u00AEv8.0-A and Arm\\u00AEv8.2-A Cryptographic Extension. The Arm\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294279",
          "sysurihash" : "hpgYjI5btwcsLEuz",
          "urihash" : "hpgYjI5btwcsLEuz",
          "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
          "systransactionid" : 910457,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5294279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656487578000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656487626000,
          "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
          "syslanguage" : [ "English" ],
          "itemid" : "62bbfe9ab334256d9ea8d29f",
          "transactionid" : 910457,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1656487626000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656487626700655221,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656487597644,
          "syssize" : 4758,
          "sysdate" : 1656487626000,
          "haslayout" : "1",
          "topparent" : "5294279",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656487626000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0101/?lang=en",
          "modified" : 1656487578000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656487626700655221,
          "uri" : "https://developer.arm.com/documentation/101592/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptographic extension support in the CortexA715  core   ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "ñMFF57HOVJ2tB5dU",
        "urihash" : "ñMFF57HOVJ2tB5dU",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294279,
        "parentitem" : "62bbfe9ab334256d9ea8d29f",
        "documenttype" : "html",
        "isattachment" : "5294279",
        "sysindexeddate" : 1656487627000,
        "permanentid" : "6b99059905e4b86340e792b47c05fedc9f4653d04e411532a2e080ecb4bc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d2a6",
        "transactionid" : 910457,
        "title" : "Cryptographic extension support in the CortexA715  core   ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487627000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487627190789606,
        "sysisattachment" : "5294279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294279,
        "size" : 772,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 772,
        "sysdate" : 1656487627000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487627000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487627190789606,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic extension support in the CortexA715 core",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--",
      "Excerpt" : "Cryptographic extension support in the Cortex\\u00AE\\u2011A715 core The Cortex\\u00AE\\u2011A715 core ... The Arm\\u00AEv8.0-A Cryptographic Extension adds A64 instructions to Advanced SIMD that ...",
      "FirstSentences" : "Cryptographic extension support in the Cortex\\u00AE\\u2011A715 core The Cortex\\u00AE\\u2011A715 core supports the optional Arm\\u00AEv8.0-A and Arm\\u00AEv8.2-A Cryptographic Extension. The Arm\\ ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A715 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A715 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294279",
          "sysurihash" : "hpgYjI5btwcsLEuz",
          "urihash" : "hpgYjI5btwcsLEuz",
          "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
          "systransactionid" : 910457,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5294279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656487578000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656487626000,
          "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
          "syslanguage" : [ "English" ],
          "itemid" : "62bbfe9ab334256d9ea8d29f",
          "transactionid" : 910457,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1656487626000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656487626700655221,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656487597644,
          "syssize" : 4758,
          "sysdate" : 1656487626000,
          "haslayout" : "1",
          "topparent" : "5294279",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656487626000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0101/?lang=en",
          "modified" : 1656487578000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656487626700655221,
          "uri" : "https://developer.arm.com/documentation/101592/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "NAmCzJlxiKK1YKrF",
        "urihash" : "NAmCzJlxiKK1YKrF",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "Cryptographic Extension ; undefined exception ; u2011A715 cores ; cluster ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294279,
        "parentitem" : "62bbfe9ab334256d9ea8d29f",
        "concepts" : "Cryptographic Extension ; undefined exception ; u2011A715 cores ; cluster ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5294279",
        "sysindexeddate" : 1656487627000,
        "permanentid" : "7ea5c51df80026857f6b438382fb9e6a663514ed6f83e7bd5b0f4b0066e1",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d2a7",
        "transactionid" : 910457,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487627000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487627156048185,
        "sysisattachment" : "5294279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294279,
        "size" : 505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 505,
        "sysdate" : 1656487627000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487627000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487627156048185,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A715 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A715 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product revisions ",
      "document_number" : "101592",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294279",
      "sysurihash" : "hd4FyOv67reKKQdf",
      "urihash" : "hd4FyOv67reKKQdf",
      "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
      "systransactionid" : 910457,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294279,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656487578000,
      "sysconcepts" : "product revisions ; functionality ; release ; exception levels ; Buffer information ; Exploitative Control ; supported r1p1 ; r1p0 SPE ; documentation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294279,
      "parentitem" : "62bbfe9ab334256d9ea8d29f",
      "concepts" : "product revisions ; functionality ; release ; exception levels ; Buffer information ; Exploitative Control ; supported r1p1 ; r1p0 SPE ; documentation",
      "documenttype" : "html",
      "isattachment" : "5294279",
      "sysindexeddate" : 1656487627000,
      "permanentid" : "8b2dc55ff4fb0e07dbfda040f1d43e6d8609f2f48df7de7b4ba7a5a05ee7",
      "syslanguage" : [ "English" ],
      "itemid" : "62bbfe9ab334256d9ea8d2a8",
      "transactionid" : 910457,
      "title" : "Product revisions ",
      "products" : [ "Cortex-A715" ],
      "date" : 1656487627000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101592:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656487627347063397,
      "sysisattachment" : "5294279",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294279,
      "size" : 487,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656487597644,
      "syssize" : 487,
      "sysdate" : 1656487627000,
      "haslayout" : "1",
      "topparent" : "5294279",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5294279,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "document_revision" : "0101-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656487627000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions?lang=en",
      "modified" : 1656487578000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656487627347063397,
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
      "syscollection" : "default"
    },
    "Title" : "Product revisions",
    "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Cryptographic-extension-support-in-the-Cortex-A715--core--/Product-revisions",
    "Excerpt" : "Product revisions The product revision increments at each release. ... The following table indicates the main differences in functionality between product revisions. ... Table 1.",
    "FirstSentences" : "Product revisions The product revision increments at each release. The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions ..."
  }, {
    "title" : "ETM-M55 register descriptions",
    "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "excerpt" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ... ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "firstSentences" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "EgodXinbNigaoXgD",
        "urihash" : "EgodXinbNigaoXgD",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726535000,
        "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a96ce77a54a32db35dc",
        "transactionid" : 964149,
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726533000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726533786383347,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 4971,
        "sysdate" : 1662726533000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 330,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726535000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726533786383347,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
    },
    "childResults" : [ {
      "title" : "Integration test registers",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "excerpt" : "Integration test registers The ETM-M55 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "firstSentences" : "Integration test registers The ETM-M55 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration test registers ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "hG8Ww1CbsCjtN2wm",
        "urihash" : "hG8Ww1CbsCjtN2wm",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "integration test ; signals ; ATB ; ETM ; topology ; M55 ; first set ; bus protocols ; level trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "integration test ; signals ; ATB ; ETM ; topology ; M55 ; first set ; bus protocols ; level trace",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "1205248562065b7d3ceb2ef95fee864c3827baa9fd1f980dad7239d515cb",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db362a",
        "transactionid" : 964149,
        "title" : "Integration test registers ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726536108100692,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 1867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 1867,
        "sysdate" : 1662726536000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726536108100692,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "Integration test registers",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "Excerpt" : "Integration test registers The ETM-M55 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "FirstSentences" : "Integration test registers The ETM-M55 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ..."
    }, {
      "title" : "TRCITIDATAR, Integration Data Register",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "excerpt" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. ... The output pins are listed in TRCITIDATAR bit assignments. ... This is a write-only register.",
      "firstSentences" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. Usage constraints Available when bit[0] of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCITIDATAR, Integration Data Register ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "A9YC4JSXSmKU0cyP",
        "urihash" : "A9YC4JSXSmKU0cyP",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "registers ; output pins ; assignments ; configurations ; signals ; Usage constraints ; res0 ; ETM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "registers ; output pins ; assignments ; configurations ; signals ; Usage constraints ; res0 ; ETM",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "c4076ba7a7fd0e2510fbb4c459a1449703ab92e266e8c352c8c2256f75dc",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db362c",
        "transactionid" : 964149,
        "title" : "TRCITIDATAR, Integration Data Register ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726536034040576,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 886,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 886,
        "sysdate" : 1662726536000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726536034040576,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
        "syscollection" : "default"
      },
      "Title" : "TRCITIDATAR, Integration Data Register",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "Excerpt" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. ... The output pins are listed in TRCITIDATAR bit assignments. ... This is a write-only register.",
      "FirstSentences" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. Usage constraints Available when bit[0] of ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "excerpt" : "0x080 TRCVICTLR RW UNKNOWN TRCVICTLR, ViewInst Main Control Register 35 0x08C ... WO Write only. ... 1 0x00118000 For 8 comparator configuration 0x00114000 For 4 comparator configuration ...",
      "firstSentences" : "Register summary All ETM-M55 registers are 32 bits wide. Note Registers not listed in the following table and not described in this document are not implemented. Reading a non-implemented register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "dOw1FP8N8UI16meF",
        "urihash" : "dOw1FP8N8UI16meF",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "registers ; base offset ; M55 ; ETM ; reset ; Access type ; extensions supported",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "registers ; base offset ; M55 ; ETM ; reset ; Access type ; extensions supported",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "08f23f0557e7d20ddd040137e76045487f5c4b55cae45d2aefe65f94ca3c",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db3606",
        "transactionid" : 964149,
        "title" : "Register summary ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726535000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726535986447670,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 4892,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 4892,
        "sysdate" : 1662726535000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726535986447670,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "Excerpt" : "0x080 TRCVICTLR RW UNKNOWN TRCVICTLR, ViewInst Main Control Register 35 0x08C ... WO Write only. ... 1 0x00118000 For 8 comparator configuration 0x00114000 For 4 comparator configuration ...",
      "FirstSentences" : "Register summary All ETM-M55 registers are 32 bits wide. Note Registers not listed in the following table and not described in this document are not implemented. Reading a non-implemented register ..."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM-M55 register descriptions ",
      "document_number" : "101053",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4841265",
      "sysurihash" : "jCBf8HlrQGUgRRL9",
      "urihash" : "jCBf8HlrQGUgRRL9",
      "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
      "systransactionid" : 964149,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1660780800000,
      "topparentid" : 4841265,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662544534000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
      "attachmentparentid" : 4841265,
      "parentitem" : "63186a96ce77a54a32db35dc",
      "documenttype" : "html",
      "isattachment" : "4841265",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1662726536000,
      "permanentid" : "d0d4043662348a4352241c42ac23b2b2b20d529baa186152f355456aa597",
      "syslanguage" : [ "English" ],
      "itemid" : "63186a97ce77a54a32db3605",
      "transactionid" : 964149,
      "title" : "ETM-M55 register descriptions ",
      "products" : [ "Cortex-M55" ],
      "date" : 1662726536000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Microcontrollers",
      "navigationhierarchiestopics" : [ "Microcontrollers" ],
      "document_id" : "101053:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662726536153752209,
      "sysisattachment" : "4841265",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4841265,
      "size" : 164,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662726489131,
      "syssize" : 164,
      "sysdate" : 1662726536000,
      "haslayout" : "1",
      "topparent" : "4841265",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4841265,
      "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
      "document_revision" : "0101-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662726536000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101053/0101/ETM-M55-register-descriptions?lang=en",
      "modified" : 1662726467000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662726536153752209,
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ETM-M55 register descriptions",
    "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "Excerpt" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ... ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "FirstSentences" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM"
  }, {
    "title" : "Arm CortexX3 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "excerpt" : "0000-04 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. ... Non-Conﬁdential Page 2 of 550 ... Arm® Cortex®‑X3 Core Technical Reference Manual ... Document ID: 101593_0101_06_en",
    "firstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101593_0101_06_en Arm® Cortex®‑X3 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 965732,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187250341970,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 4702,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187250341970,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "tuBzHZIxTqNcO3JR",
        "urihash" : "tuBzHZIxTqNcO3JR",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitor ; el0 ; amevtyper00 ; AArch64 ; configurations ; See individual ; AMEVCNTR00 ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitor ; el0 ; amevtyper00 ; AArch64 ; configurations ; See individual ; AMEVCNTR00 ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083188000,
        "permanentid" : "2d4f96c2636ee0cf2b400fcbc8a3a6dc24aa0d01eabbdeedbc5ad48ddd8a",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288f31ea212bb66251bf",
        "transactionid" : 965732,
        "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083188000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083188186079495,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 901,
        "sysdate" : 1663083188000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083188186079495,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "Excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "excerpt" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "vnkEðZFUVNahqPiR",
        "urihash" : "vnkEðZFUVNahqPiR",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitor ; el0 ; amevtyper01 ; AArch64 ; configurations ; See individual ; AMEVCNTR01 ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitor ; el0 ; amevtyper01 ; AArch64 ; configurations ; See individual ; AMEVCNTR01 ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083188000,
        "permanentid" : "52005964fcd9646ab5a2073f6fbb80a936e1dfa8822e674aa14d3608cd71",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288f31ea212bb66251c0",
        "transactionid" : 965732,
        "title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083188000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083188135495299,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 901,
        "sysdate" : 1663083188000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083188135495299,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "Excerpt" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "excerpt" : "[23:14] ... RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "firstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "UyðR6EF8C05WzzTb",
        "urihash" : "UyðR6EF8C05WzzTb",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "e4815a5214429485b44bc6d534ddd0a42ad71a3131f7be47397e8dba0c00",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288e31ea212bb66251bd",
        "transactionid" : 965732,
        "title" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187682171334,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 2770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 2770,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187682171334,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "syscollection" : "default"
      },
      "Title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "Excerpt" : "[23:14] ... RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "FirstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ..."
    } ],
    "totalNumberOfChildResults" : 389,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "kYzfZbeM7eTFoBtx",
      "urihash" : "kYzfZbeM7eTFoBtx",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
      "systransactionid" : 965733,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "numberofpages" : 550,
      "sysconcepts" : "configurations ; registers ; instructions ; Arm Limited ; architectures ; detailed information ; EL1 ; security state ; X3 cores ; translations ; trace unit ; EL2 ; functionality ; performance monitors ; programmers ; power domains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "configurations ; registers ; instructions ; Arm Limited ; architectures ; detailed information ; EL1 ; security state ; X3 cores ; translations ; trace unit ; EL2 ; functionality ; performance monitors ; programmers ; power domains",
      "documenttype" : "pdf",
      "isattachment" : "5292754",
      "sysindexeddate" : 1663083198000,
      "permanentid" : "0b02d6dbd1a3514ec44b73f6546cb75cec2b61eee56c8d0e3e6f6d07c17d",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb289431ea212bb6625392",
      "transactionid" : 965733,
      "title" : "Arm CortexX3 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1663083198000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083198064853502,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 3634548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083156262,
      "syssubject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 3634548,
      "sysdate" : 1663083198000,
      "topparent" : "5292754",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5292754,
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 4724,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083198064853502,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexX3 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "Excerpt" : "0000-04 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. ... Non-Conﬁdential Page 2 of 550 ... Arm® Cortex®‑X3 Core Technical Reference Manual ... Document ID: 101593_0101_06_en",
    "FirstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101593_0101_06_en Arm® Cortex®‑X3 ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 910,
    "percentScore" : 67.879265,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 910,
      "percentScore" : 67.879265,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "r1p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5318043",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zjTU7GxaVm6HnVkk",
      "urihash" : "zjTU7GxaVm6HnVkk",
      "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "systransactionid" : 932251,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659484800000,
      "topparentid" : 5318043,
      "numberofpages" : 463,
      "sysconcepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5318043,
      "parentitem" : "62ea3e5d7f3fe649b20b3f20",
      "concepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5318043",
      "sysindexeddate" : 1659519552000,
      "permanentid" : "c1d34fcd98b550e28434a3e98b421e79e5e8c24da97c55b8f9823e32bfe3",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea3e5d7f3fe649b20b3f22",
      "transactionid" : 932251,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "date" : 1659519551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659519551442767997,
      "sysisattachment" : "5318043",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5318043,
      "size" : 3362074,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659519522550,
      "syssubject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "syssize" : 3362074,
      "sysdate" : 1659519551000,
      "topparent" : "5318043",
      "author" : "Arm Ltd.",
      "label_version" : "r1p1",
      "systopparentid" : 5318043,
      "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
      "wordcount" : 3515,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659519552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659519551442767997,
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ..."
  }, {
    "title" : "Arm Confidential Compute Architecture Software Stack Guide",
    "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
    "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 880,
    "percentScore" : 66.75101,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/den0127/0100/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "excerpt" : "A key consideration in the design of a technology such as Arm CCA is the split ... The first is that it would require a feature-by-feature study of the interaction between the confidential ...",
      "firstSentences" : "Overview This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA). In this guide, you will learn how to: List the set of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 880,
      "percentScore" : 66.75101,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "document_number" : "den0127",
          "document_version" : "0100",
          "content_type" : "Architecture Document",
          "systopparent" : "5233262",
          "sysurihash" : "LhceA2RjGlVQM6xa",
          "urihash" : "LhceA2RjGlVQM6xa",
          "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "systransactionid" : 965686,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663027200000,
          "topparentid" : 5233262,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663071307000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663071319000,
          "permanentid" : "b945f429cb7bcd224cad2d15c3baf3edf0d8eaee0707892b5e93ebad4493",
          "syslanguage" : [ "English" ],
          "itemid" : "6320744be60c8274af98e791",
          "transactionid" : 965686,
          "title" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "products" : [ "Arm Confidential Compute" ],
          "date" : 1663071319000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0127:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663071319814112944,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4465,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663071314985,
          "syssize" : 4465,
          "sysdate" : 1663071319000,
          "haslayout" : "1",
          "topparent" : "5233262",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5233262,
          "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663071319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0127/0100/?lang=en",
          "modified" : 1663071307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663071319814112944,
          "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "Uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "den0127",
        "document_version" : "0100",
        "content_type" : "Architecture Document",
        "systopparent" : "5233262",
        "sysurihash" : "AAWi2HZ94d5pe8ña",
        "urihash" : "AAWi2HZ94d5pe8ña",
        "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
        "systransactionid" : 965686,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663027200000,
        "topparentid" : 5233262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663071307000,
        "sysconcepts" : "Arm CCA ; software components ; Realm management ; confidentiality ; guides ; implementations ; reasons ; security states ; hypervisors ; protection ; virtualization ; exception model ; environments ; mechanisms ; correctness ; technology",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5233262,
        "parentitem" : "6320744be60c8274af98e791",
        "concepts" : "Arm CCA ; software components ; Realm management ; confidentiality ; guides ; implementations ; reasons ; security states ; hypervisors ; protection ; virtualization ; exception model ; environments ; mechanisms ; correctness ; technology",
        "documenttype" : "html",
        "isattachment" : "5233262",
        "sysindexeddate" : 1663071319000,
        "permanentid" : "ea4645c09dea92cb1381236d60aa436a2afea43cec620ae1cb92e7016456",
        "syslanguage" : [ "English" ],
        "itemid" : "6320744be60c8274af98e793",
        "transactionid" : 965686,
        "title" : "Overview ",
        "products" : [ "Arm Confidential Compute" ],
        "date" : 1663071319000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0127:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663071319622747640,
        "sysisattachment" : "5233262",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5233262,
        "size" : 6694,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663071314985,
        "syssize" : 6694,
        "sysdate" : 1663071319000,
        "haslayout" : "1",
        "topparent" : "5233262",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233262,
        "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663071319000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0127/0100/Overview?lang=en",
        "modified" : 1663071307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663071319622747640,
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Overview",
      "Excerpt" : "A key consideration in the design of a technology such as Arm CCA is the split ... The first is that it would require a feature-by-feature study of the interaction between the confidential ...",
      "FirstSentences" : "Overview This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA). In this guide, you will learn how to: List the set of ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/den0127/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "excerpt" : "Related information The following resources contain material related to the contents of this guide: Arm Community Arm Architecture Reference Manual Supplement, The Realm Management Extension ( ...",
      "firstSentences" : "Related information The following resources contain material related to the contents of this guide: Arm Community Arm Architecture Reference Manual Supplement, The Realm Management Extension (RME) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 880,
      "percentScore" : 66.75101,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "document_number" : "den0127",
          "document_version" : "0100",
          "content_type" : "Architecture Document",
          "systopparent" : "5233262",
          "sysurihash" : "LhceA2RjGlVQM6xa",
          "urihash" : "LhceA2RjGlVQM6xa",
          "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "systransactionid" : 965686,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663027200000,
          "topparentid" : 5233262,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663071307000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663071319000,
          "permanentid" : "b945f429cb7bcd224cad2d15c3baf3edf0d8eaee0707892b5e93ebad4493",
          "syslanguage" : [ "English" ],
          "itemid" : "6320744be60c8274af98e791",
          "transactionid" : 965686,
          "title" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "products" : [ "Arm Confidential Compute" ],
          "date" : 1663071319000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0127:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663071319814112944,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4465,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663071314985,
          "syssize" : 4465,
          "sysdate" : 1663071319000,
          "haslayout" : "1",
          "topparent" : "5233262",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5233262,
          "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663071319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0127/0100/?lang=en",
          "modified" : 1663071307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663071319814112944,
          "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "Uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "den0127",
        "document_version" : "0100",
        "content_type" : "Architecture Document",
        "systopparent" : "5233262",
        "sysurihash" : "x8Nnj9ðboT7lðCqa",
        "urihash" : "x8Nnj9ðboT7lðCqa",
        "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
        "systransactionid" : 965686,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663027200000,
        "topparentid" : 5233262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663071307000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5233262,
        "parentitem" : "6320744be60c8274af98e791",
        "documenttype" : "html",
        "isattachment" : "5233262",
        "sysindexeddate" : 1663071319000,
        "permanentid" : "1a1e0c75aead7b2fd265da6ba1c4256e66c3b56505f5a89a00dd082b5304",
        "syslanguage" : [ "English" ],
        "itemid" : "6320744be60c8274af98e796",
        "transactionid" : 965686,
        "title" : "Related information ",
        "products" : [ "Arm Confidential Compute" ],
        "date" : 1663071319000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0127:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663071319441292630,
        "sysisattachment" : "5233262",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5233262,
        "size" : 436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663071314985,
        "syssize" : 436,
        "sysdate" : 1663071319000,
        "haslayout" : "1",
        "topparent" : "5233262",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233262,
        "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663071319000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0127/0100/Related-information?lang=en",
        "modified" : 1663071307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663071319441292630,
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Related-information",
      "Excerpt" : "Related information The following resources contain material related to the contents of this guide: Arm Community Arm Architecture Reference Manual Supplement, The Realm Management Extension ( ...",
      "FirstSentences" : "Related information The following resources contain material related to the contents of this guide: Arm Community Arm Architecture Reference Manual Supplement, The Realm Management Extension (RME) ..."
    }, {
      "title" : "Realm management",
      "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "clickUri" : "https://developer.arm.com/documentation/den0127/0100/Realm-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "excerpt" : "This can be used, for example, for virtual I\\/O between the Realm and the Host. ... The process of establishing RTT block mappings fits in with existing hypervisor memory management flows.",
      "firstSentences" : "Realm management This section describes how the software components introduced in Software components interact during the creation and execution of Realms. Resource management The fundamental ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 880,
      "percentScore" : 66.75101,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "document_number" : "den0127",
          "document_version" : "0100",
          "content_type" : "Architecture Document",
          "systopparent" : "5233262",
          "sysurihash" : "LhceA2RjGlVQM6xa",
          "urihash" : "LhceA2RjGlVQM6xa",
          "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "systransactionid" : 965686,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663027200000,
          "topparentid" : 5233262,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663071307000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663071319000,
          "permanentid" : "b945f429cb7bcd224cad2d15c3baf3edf0d8eaee0707892b5e93ebad4493",
          "syslanguage" : [ "English" ],
          "itemid" : "6320744be60c8274af98e791",
          "transactionid" : 965686,
          "title" : "Arm Confidential Compute Architecture Software Stack Guide ",
          "products" : [ "Arm Confidential Compute" ],
          "date" : 1663071319000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0127:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663071319814112944,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 4465,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663071314985,
          "syssize" : 4465,
          "sysdate" : 1663071319000,
          "haslayout" : "1",
          "topparent" : "5233262",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5233262,
          "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "0100-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663071319000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0127/0100/?lang=en",
          "modified" : 1663071307000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663071319814112944,
          "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Confidential Compute Architecture Software Stack Guide",
        "Uri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Realm management ",
        "document_number" : "den0127",
        "document_version" : "0100",
        "content_type" : "Architecture Document",
        "systopparent" : "5233262",
        "sysurihash" : "hYH2tE6uolXyml9Z",
        "urihash" : "hYH2tE6uolXyml9Z",
        "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
        "systransactionid" : 965686,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663027200000,
        "topparentid" : 5233262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663071307000,
        "sysconcepts" : "Run Realm ; Host ; memory ; IPA ; management ; software components ; execution ; control ; exceptions ; translation ; CPU interface ; block mappings ; measurements ; Non-secure",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5233262,
        "parentitem" : "6320744be60c8274af98e791",
        "concepts" : "Run Realm ; Host ; memory ; IPA ; management ; software components ; execution ; control ; exceptions ; translation ; CPU interface ; block mappings ; measurements ; Non-secure",
        "documenttype" : "html",
        "isattachment" : "5233262",
        "sysindexeddate" : 1663071319000,
        "permanentid" : "2808971235ea71f16167ce5cf623a48640d45c5a51e776b026c2869cf8b3",
        "syslanguage" : [ "English" ],
        "itemid" : "6320744be60c8274af98e795",
        "transactionid" : 965686,
        "title" : "Realm management ",
        "products" : [ "Arm Confidential Compute" ],
        "date" : 1663071319000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0127:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663071319110419782,
        "sysisattachment" : "5233262",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5233262,
        "size" : 8530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/Realm-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663071314985,
        "syssize" : 8530,
        "sysdate" : 1663071319000,
        "haslayout" : "1",
        "topparent" : "5233262",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233262,
        "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
        "wordcount" : 427,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663071319000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/Realm-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0127/0100/Realm-management?lang=en",
        "modified" : 1663071307000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663071319110419782,
        "uri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
        "syscollection" : "default"
      },
      "Title" : "Realm management",
      "Uri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/Realm-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en/Realm-management",
      "Excerpt" : "This can be used, for example, for virtual I\\/O between the Realm and the Host. ... The process of establishing RTT block mappings fits in with existing hypervisor memory management flows.",
      "FirstSentences" : "Realm management This section describes how the software components introduced in Software components interact during the creation and execution of Realms. Resource management The fundamental ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Confidential Compute Architecture Software Stack Guide ",
      "document_number" : "den0127",
      "document_version" : "0100",
      "content_type" : "Architecture Document",
      "systopparent" : "5233262",
      "sysurihash" : "LhceA2RjGlVQM6xa",
      "urihash" : "LhceA2RjGlVQM6xa",
      "sysuri" : "https://developer.arm.com/documentation/den0127/0100/en",
      "systransactionid" : 965686,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663027200000,
      "topparentid" : 5233262,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663071307000,
      "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1663071319000,
      "permanentid" : "b945f429cb7bcd224cad2d15c3baf3edf0d8eaee0707892b5e93ebad4493",
      "syslanguage" : [ "English" ],
      "itemid" : "6320744be60c8274af98e791",
      "transactionid" : 965686,
      "title" : "Arm Confidential Compute Architecture Software Stack Guide ",
      "products" : [ "Arm Confidential Compute" ],
      "date" : 1663071319000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0127:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663071319814112944,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 4465,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663071314985,
      "syssize" : 4465,
      "sysdate" : 1663071319000,
      "haslayout" : "1",
      "topparent" : "5233262",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5233262,
      "content_description" : "This guide describes the firmware and software components which are part of the Arm Confidential Compute Architecture (Arm CCA).",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "0100-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663071319000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/den0127/0100/?lang=en",
      "modified" : 1663071307000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663071319814112944,
      "uri" : "https://developer.arm.com/documentation/den0127/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Confidential Compute Architecture Software Stack Guide",
    "Uri" : "https://developer.arm.com/documentation/den0127/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/den0127/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/den0127/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0127/0100/en",
    "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Arm Confidential Compute Architecture Software Stack Guide Revision: r1p0 Release information Issue Date Confidentiality Change 0100-02 20 September 2021 Non-Confidential Initial release 0100-03 ..."
  }, {
    "title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "document_number" : "ka005147",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315766",
      "sysurihash" : "xPKrd6OaT3S1hdPg",
      "urihash" : "xPKrd6OaT3S1hdPg",
      "sysuri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "systransactionid" : 924845,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658814202000,
      "topparentid" : 5315766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658814286000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658814311000,
      "permanentid" : "7a009a45944225636214e414a0e6253e9dd24832bcec8030aa277c5dba1b",
      "syslanguage" : [ "English" ],
      "itemid" : "62df7f4e7f3fe649b20b376f",
      "transactionid" : 924845,
      "title" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658814311000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005147:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658814311055871253,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658814308587,
      "syssize" : 63,
      "sysdate" : 1658814311000,
      "haslayout" : "1",
      "topparent" : "5315766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315766,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658814311000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005147/1-0/?lang=en",
      "modified" : 1658814286000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658814311055871253,
      "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "Uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "document_number" : "ka005146",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315765",
      "sysurihash" : "XGQfpðsKIW84ñVh3",
      "urihash" : "XGQfpðsKIW84ñVh3",
      "sysuri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "systransactionid" : 924795,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658811414000,
      "topparentid" : 5315765,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658811441000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658811454000,
      "permanentid" : "04373b32b69ee132712bf251312cf10c1a095e3e8ebba1f3a5f2d61c91a2",
      "syslanguage" : [ "English" ],
      "itemid" : "62df74319a00b253d2042f40",
      "transactionid" : 924795,
      "title" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658811454000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005146:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658811454379951709,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658811452353,
      "syssize" : 63,
      "sysdate" : 1658811454000,
      "haslayout" : "1",
      "topparent" : "5315765",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315765,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658811454000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005146/1-0/?lang=en",
      "modified" : 1658811441000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658811454379951709,
      "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "Uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "firstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "document_number" : "ka004596",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4883158",
      "sysurihash" : "vWjBWBDIbO1Iuwvy",
      "urihash" : "vWjBWBDIbO1Iuwvy",
      "sysuri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "systransactionid" : 924257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658741554000,
      "topparentid" : 4883158,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658741659000,
      "sysconcepts" : "architecture features ; AMBA bus ; support Armv8",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "architecture features ; AMBA bus ; support Armv8",
      "documenttype" : "html",
      "sysindexeddate" : 1658741738000,
      "permanentid" : "e51b72fd6c9979acac960bdd3e138e276307f54c0e92f0b794fd0d28d7e9",
      "syslanguage" : [ "English" ],
      "itemid" : "62de639b9a00b253d2042e73",
      "transactionid" : 924257,
      "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "products" : [ "AR500", "Armv8-A" ],
      "date" : 1658741738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004596:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658741738525305222,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 679,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658741711092,
      "syssize" : 679,
      "sysdate" : 1658741738000,
      "haslayout" : "1",
      "topparent" : "4883158",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4883158,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658741738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004596/1-0/?lang=en",
      "modified" : 1658741659000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658741738525305222,
      "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "Uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "Excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "FirstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs."
  }, {
    "title" : "How does CoreSight support the Memory Tagging Extension",
    "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "firstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How does CoreSight support the Memory Tagging Extension  ",
      "document_number" : "ka005145",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315556",
      "sysurihash" : "I5bLSkeOpy4wHUPw",
      "urihash" : "I5bLSkeOpy4wHUPw",
      "sysuri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "systransactionid" : 924197,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658729732000,
      "topparentid" : 5315556,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658729840000,
      "sysconcepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "documenttype" : "html",
      "sysindexeddate" : 1658729856000,
      "permanentid" : "fd0d84f80ec85767ba6fe960185f50a0d5fa18a1b2aa688f656ed0b51f7a",
      "syslanguage" : [ "English" ],
      "itemid" : "62de3570b334256d9ea8fd0a",
      "transactionid" : 924197,
      "title" : "How does CoreSight support the Memory Tagging Extension  ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1658729856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005145:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658729856619942898,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1079,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658729853818,
      "syssize" : 1079,
      "sysdate" : 1658729856000,
      "haslayout" : "1",
      "topparent" : "5315556",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315556,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 81,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658729856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005145/1-0/?lang=en",
      "modified" : 1658729840000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658729856619942898,
      "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does CoreSight support the Memory Tagging Extension",
    "Uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "Excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "FirstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ..."
  }, {
    "title" : "How are Secure and Non-secure NVICs Accessed in Armv8-M Processors?",
    "uri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001419/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001419/1-0/en",
    "excerpt" : "The same set of APIs for NVIC access *\\/\\n__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn);\\n__ ... IRQn);\\n__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn);\\n Related ... KBA",
    "firstSentences" : "Article ID: KA001419 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary How are Secure and Non-secure NVICs accessed in Armv8-M processors? Answer When the Security Extension ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How are Secure and Non-secure NVICs Accessed in Armv8-M Processors? ",
      "document_number" : "ka001419",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3788608",
      "sysurihash" : "Vðx6M5KzUvaTP8rt",
      "urihash" : "Vðx6M5KzUvaTP8rt",
      "sysuri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
      "systransactionid" : 912461,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657024960000,
      "topparentid" : 3788608,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657025077000,
      "sysconcepts" : "Non-secure state ; architecture ; Type IRQn ; INLINE void ; memory ; base address ; WI ; extensions ; GetPriority ; SetPriority ; ClearPendingIRQ ; Program Interfaces ; core header ; SetPendingIRQ ; GetPendingIRQ ; DisableIRQ",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "Non-secure state ; architecture ; Type IRQn ; INLINE void ; memory ; base address ; WI ; extensions ; GetPriority ; SetPriority ; ClearPendingIRQ ; Program Interfaces ; core header ; SetPendingIRQ ; GetPendingIRQ ; DisableIRQ",
      "documenttype" : "html",
      "sysindexeddate" : 1657025107000,
      "permanentid" : "5654acfdfae66bc4d9366abac2353824d03112938e9cc0e71020fef2fa36",
      "syslanguage" : [ "English" ],
      "itemid" : "62c4323531ea212bb6625aa9",
      "transactionid" : 912461,
      "title" : "How are Secure and Non-secure NVICs Accessed in Armv8-M Processors? ",
      "products" : [ "Armv8-M" ],
      "date" : 1657025107000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001419:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657025107298599350,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3607,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001419/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657025090335,
      "syssize" : 3607,
      "sysdate" : 1657025107000,
      "haslayout" : "1",
      "topparent" : "3788608",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3788608,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657025107000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001419/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001419/1-0/?lang=en",
      "modified" : 1657025077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657025107298599350,
      "uri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How are Secure and Non-secure NVICs Accessed in Armv8-M Processors?",
    "Uri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001419/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001419/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001419/1-0/en",
    "Excerpt" : "The same set of APIs for NVIC access *\\/\\n__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn);\\n__ ... IRQn);\\n__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn);\\n Related ... KBA",
    "FirstSentences" : "Article ID: KA001419 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary How are Secure and Non-secure NVICs accessed in Armv8-M processors? Answer When the Security Extension ..."
  }, {
    "title" : "What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective?",
    "uri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001384/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001384/1-0/en",
    "excerpt" : "The SVC then fakes up an exception return stack frame to enter an unprivileged thread mode. ... Key questions that may arise Why I need two SVC instruction? ... KBA",
    "firstSentences" : "Article ID: KA001384 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective? Answer ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective? ",
      "document_number" : "ka001384",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949200",
      "sysurihash" : "P6LBYhdKufFb3LBH",
      "urihash" : "P6LBYhdKufFb3LBH",
      "sysuri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
      "systransactionid" : 912459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657024866000,
      "topparentid" : 4949200,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657024934000,
      "sysconcepts" : "security ; processing environment ; software perspective ; SPE ; PSA ; NSPE ; non-secure ; IRQ handler ; thread mode ; execution priority ; callee registers ; instruction ; peripherals ; communication ; worth noting ; deprivileging",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "security ; processing environment ; software perspective ; SPE ; PSA ; NSPE ; non-secure ; IRQ handler ; thread mode ; execution priority ; callee registers ; instruction ; peripherals ; communication ; worth noting ; deprivileging",
      "documenttype" : "html",
      "sysindexeddate" : 1657024956000,
      "permanentid" : "2f7d39a9523ca8ad7eb66131bbd3330e0c3a0604af1eca276c98f7d456e5",
      "syslanguage" : [ "English" ],
      "itemid" : "62c431a6b334256d9ea8e031",
      "transactionid" : 912459,
      "title" : "What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective? ",
      "products" : [ "Armv8-M" ],
      "date" : 1657024952000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001384:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657024952074831557,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4617,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001384/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657024949138,
      "syssize" : 4617,
      "sysdate" : 1657024952000,
      "haslayout" : "1",
      "topparent" : "4949200",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949200,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 286,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "31",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657024956000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001384/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001384/1-0/?lang=en",
      "modified" : 1657024934000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657024952074831557,
      "uri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective?",
    "Uri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001384/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001384/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001384/1-0/en",
    "Excerpt" : "The SVC then fakes up an exception return stack frame to enter an unprivileged thread mode. ... Key questions that may arise Why I need two SVC instruction? ... KBA",
    "FirstSentences" : "Article ID: KA001384 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary What is 'Interrupt Deprivileging' in Armv8-M? How to implement it from a software perspective? Answer ..."
  }, {
    "title" : "How do I use TT instruction variants with the Arm compiler Cortex-M Security Extension?",
    "uri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001316/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001316/1-0/en",
    "excerpt" : "__attribute__((__always_inline__, __nodebug__))\\ncmse_TTA(void *__p) {\\n cmse_address_info_t _ ... In Secure mode, all the TT, TTT, TTA, and TTAT instructions are valid: For TT and TTT ... KBA",
    "firstSentences" : "Article ID: KA001316 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M55 Confidentiality: Customer Non-confidential Summary The Armv8-M Architecture Reference Manual introduces the TT ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I use TT instruction variants with the Arm compiler Cortex-M Security Extension? ",
      "document_number" : "ka001316",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4815431",
      "sysurihash" : "F3msm7LlðkkVolgf",
      "urihash" : "F3msm7LlðkkVolgf",
      "sysuri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
      "systransactionid" : 912459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657024810000,
      "topparentid" : 4815431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657024930000,
      "sysconcepts" : "Security state ; access permissions ; memory location ; Target Alternate ; instructions ; Privileged mode ; MPU setting ; Protection Unit ; practical use ; Architecture Reference Manual ; header file",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "Security state ; access permissions ; memory location ; Target Alternate ; instructions ; Privileged mode ; MPU setting ; Protection Unit ; practical use ; Architecture Reference Manual ; header file",
      "documenttype" : "html",
      "sysindexeddate" : 1657024955000,
      "permanentid" : "b8bc715f2b80c9dffebb8ce9c5d0dfcbab889afa38cff136855d02b375fe",
      "syslanguage" : [ "English" ],
      "itemid" : "62c431a2b334256d9ea8e02b",
      "transactionid" : 912459,
      "title" : "How do I use TT instruction variants with the Arm compiler Cortex-M Security Extension? ",
      "products" : [ "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "Armv8-M", "Cortex-M23", "Cortex-M33", "Cortex-M55", "MP098", "TM976", "ZB510", "ZB511", "ZB512", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545" ],
      "date" : 1657024950000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001316:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657024950917510337,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5752,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001316/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657024944696,
      "syssize" : 5752,
      "sysdate" : 1657024950000,
      "haslayout" : "1",
      "topparent" : "4815431",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815431,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "14",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657024955000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001316/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001316/1-0/?lang=en",
      "modified" : 1657024930000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657024950917510337,
      "uri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use TT instruction variants with the Arm compiler Cortex-M Security Extension?",
    "Uri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001316/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001316/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001316/1-0/en",
    "Excerpt" : "__attribute__((__always_inline__, __nodebug__))\\ncmse_TTA(void *__p) {\\n cmse_address_info_t _ ... In Secure mode, all the TT, TTT, TTA, and TTAT instructions are valid: For TT and TTT ... KBA",
    "FirstSentences" : "Article ID: KA001316 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M55 Confidentiality: Customer Non-confidential Summary The Armv8-M Architecture Reference Manual introduces the TT ..."
  }, {
    "title" : "Synchronization Overview and Case Study on Arm Architecture",
    "uri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62b4777131ea212bb66241e6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "excerpt" : "1–0verview ... The target reader of this document is those who work on synchronization with the Arm® ... 2. Atomic operation, which was introduced in Armv8.1-A large system extension (LSE).",
    "firstSentences" : "WHITE P APER Synchronization Overview and Case Study on Arm Architecture Ker Liu, Zaiping Bie 1 Contents 1 2 3 Overview ... 3 Synchronization approach on Armv8-A architecture ... 3 2.1 Atomic operation ... 3",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Synchronization Overview and Case Study on Arm Architecture",
      "uri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en",
      "excerpt" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. Click Download to view. Synchronization Overview and Case Study on Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronization Overview and Case Study on Arm Architecture ",
        "document_number" : "107630",
        "document_version" : "1-0",
        "content_type" : "White Paper",
        "systopparent" : "5289230",
        "sysurihash" : "NBK1HPFCU1TeBik9",
        "urihash" : "NBK1HPFCU1TeBik9",
        "sysuri" : "https://developer.arm.com/documentation/107630/1-0/en",
        "systransactionid" : 907557,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1655856000000,
        "topparentid" : 5289230,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655994224000,
        "sysconcepts" : "Arm Architecture ; Synchronization Overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "Arm Architecture ; Synchronization Overview",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655994286000,
        "permanentid" : "2fd0cf2e485983c16c65b8ea78dd9a6e2f215a4c41ae97e62b13f9fa03a9",
        "syslanguage" : [ "English" ],
        "itemid" : "62b4777031ea212bb66241e4",
        "transactionid" : 907557,
        "title" : "Synchronization Overview and Case Study on Arm Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1655994286000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Linux", "Porting", "AArch64", "Application software" ],
        "document_id" : "107630:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers" ],
        "audience" : [ "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1655994286692848633,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655994274785,
        "syssize" : 217,
        "sysdate" : 1655994286000,
        "haslayout" : "1",
        "topparent" : "5289230",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5289230,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "The objective of this white paper is to share synchronization knowledge on Arm architecture. ",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655994286000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107630/1-0/?lang=en",
        "modified" : 1655994224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655994286692848633,
        "uri" : "https://developer.arm.com/documentation/107630/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Synchronization Overview and Case Study on Arm Architecture",
      "Uri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en",
      "Excerpt" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. Click Download to view. Synchronization Overview and Case Study on Arm Architecture ..."
    },
    "childResults" : [ {
      "title" : "Synchronization Overview and Case Study on Arm Architecture",
      "uri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en",
      "excerpt" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. Click Download to view. Synchronization Overview and Case Study on Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronization Overview and Case Study on Arm Architecture ",
        "document_number" : "107630",
        "document_version" : "1-0",
        "content_type" : "White Paper",
        "systopparent" : "5289230",
        "sysurihash" : "NBK1HPFCU1TeBik9",
        "urihash" : "NBK1HPFCU1TeBik9",
        "sysuri" : "https://developer.arm.com/documentation/107630/1-0/en",
        "systransactionid" : 907557,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1655856000000,
        "topparentid" : 5289230,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655994224000,
        "sysconcepts" : "Arm Architecture ; Synchronization Overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "Arm Architecture ; Synchronization Overview",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655994286000,
        "permanentid" : "2fd0cf2e485983c16c65b8ea78dd9a6e2f215a4c41ae97e62b13f9fa03a9",
        "syslanguage" : [ "English" ],
        "itemid" : "62b4777031ea212bb66241e4",
        "transactionid" : 907557,
        "title" : "Synchronization Overview and Case Study on Arm Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1655994286000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Linux", "Porting", "AArch64", "Application software" ],
        "document_id" : "107630:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers" ],
        "audience" : [ "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1655994286692848633,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655994274785,
        "syssize" : 217,
        "sysdate" : 1655994286000,
        "haslayout" : "1",
        "topparent" : "5289230",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5289230,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "The objective of this white paper is to share synchronization knowledge on Arm architecture. ",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655994286000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107630/1-0/?lang=en",
        "modified" : 1655994224000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655994286692848633,
        "uri" : "https://developer.arm.com/documentation/107630/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Synchronization Overview and Case Study on Arm Architecture",
      "Uri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107630/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/107630/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en",
      "Excerpt" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Synchronization Overview and Case Study on Arm Architecture This document is only available in a PDF version. Click Download to view. Synchronization Overview and Case Study on Arm Architecture ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Synchronization Overview and Case Study on Arm Architecture ",
      "document_number" : "107630",
      "document_version" : "1-0",
      "content_type" : "White Paper",
      "systopparent" : "5289230",
      "sysurihash" : "nMouNMSUdDZkezb1",
      "urihash" : "nMouNMSUdDZkezb1",
      "sysuri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
      "systransactionid" : 907557,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5289230,
      "numberofpages" : 20,
      "sysconcepts" : "memory models ; litmus test ; store exclusive ; barrier instructions ; Arm architecture ; synchronization ; LDAR ; store-release ; Buffer Notification ; typical use ; race conditions ; load-acquire ; functionality ; two-way barriers ; enhancement ; existing",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5289230,
      "parentitem" : "62b4777031ea212bb66241e4",
      "concepts" : "memory models ; litmus test ; store exclusive ; barrier instructions ; Arm architecture ; synchronization ; LDAR ; store-release ; Buffer Notification ; typical use ; race conditions ; load-acquire ; functionality ; two-way barriers ; enhancement ; existing",
      "documenttype" : "pdf",
      "isattachment" : "5289230",
      "sysindexeddate" : 1655994287000,
      "permanentid" : "55d6d3bd6ddb842d894020616d078dfa935e9ef91063bfd73d6c920a9bd5",
      "syslanguage" : [ "English" ],
      "itemid" : "62b4777131ea212bb66241e6",
      "transactionid" : 907557,
      "title" : "Synchronization Overview and Case Study on Arm Architecture ",
      "date" : 1655994287000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107630:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers" ],
      "audience" : [ "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1655994287228874061,
      "sysisattachment" : "5289230",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 5289230,
      "size" : 6520211,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62b4777131ea212bb66241e6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655994277652,
      "syssize" : 6520211,
      "sysdate" : 1655994287000,
      "topparent" : "5289230",
      "label_version" : "1.0",
      "systopparentid" : 5289230,
      "content_description" : "The objective of this white paper is to share synchronization knowledge on Arm architecture. ",
      "wordcount" : 1051,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655994287000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62b4777131ea212bb66241e6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655994287228874061,
      "uri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
      "syscollection" : "default"
    },
    "Title" : "Synchronization Overview and Case Study on Arm Architecture",
    "Uri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62b4777131ea212bb66241e6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107630/1-0/en/pdf/Synchronization_Overview_and_Case_Study_on_Arm_Architecture_Whitepaper.pdf",
    "Excerpt" : "1–0verview ... The target reader of this document is those who work on synchronization with the Arm® ... 2. Atomic operation, which was introduced in Armv8.1-A large system extension (LSE).",
    "FirstSentences" : "WHITE P APER Synchronization Overview and Case Study on Arm Architecture Ker Liu, Zaiping Bie 1 Contents 1 2 3 Overview ... 3 Synchronization approach on Armv8-A architecture ... 3 2.1 Atomic operation ... 3"
  }, {
    "title" : "Software use-case of AIRCR.BFHFNMINS bit",
    "uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004627/1-0/en",
    "excerpt" : "This bit is not banked between Security states. ... To achieve this all Secure exceptions (except the Secure HardFault) must be disabled, ... Software use-case of AIRCR.BFHFNMINS bit KBA",
    "firstSentences" : "Article ID: KA004627 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M35P, Cortex-M55 Confidentiality: Customer Non-confidential What is AIRCR.BFHFNMINS bit? In Armv8-M processors with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Software use-case of AIRCR.BFHFNMINS bit ",
      "document_number" : "ka004627",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4815432",
      "sysurihash" : "EUG4pOhqVuTl3lNC",
      "urihash" : "EUG4pOhqVuTl3lNC",
      "sysuri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
      "systransactionid" : 912455,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657024542000,
      "topparentid" : 4815432,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657024576000,
      "sysconcepts" : "security states ; AIRCR ; BusFault ; exceptions ; NMI ; execution ; attacker ; handler",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "security states ; AIRCR ; BusFault ; exceptions ; NMI ; execution ; attacker ; handler",
      "documenttype" : "html",
      "sysindexeddate" : 1657024615000,
      "permanentid" : "ce8e7de331a730eb98b585e7523d3faba103f9826f8b634a1ebe12754177",
      "syslanguage" : [ "English" ],
      "itemid" : "62c43040b334256d9ea8e026",
      "transactionid" : 912455,
      "title" : "Software use-case of AIRCR.BFHFNMINS bit ",
      "products" : [ "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "Armv8-M", "Cortex-M23", "Cortex-M33", "Cortex-M55", "MP098", "PL460", "PL460-PRU", "PL460-TRM", "TM891", "TM892", "TM976", "ZB510", "ZB511", "ZB512", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1657024615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004627:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657024615300458057,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2377,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657024604443,
      "syssize" : 2377,
      "sysdate" : 1657024615000,
      "haslayout" : "1",
      "topparent" : "4815432",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815432,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 157,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657024615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004627/1-0/?lang=en",
      "modified" : 1657024576000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657024615300458057,
      "uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Software use-case of AIRCR.BFHFNMINS bit",
    "Uri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004627/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004627/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004627/1-0/en",
    "Excerpt" : "This bit is not banked between Security states. ... To achieve this all Secure exceptions (except the Secure HardFault) must be disabled, ... Software use-case of AIRCR.BFHFNMINS bit KBA",
    "FirstSentences" : "Article ID: KA004627 Applies To: Armv8-M, Cortex-M23, Cortex-M33, Cortex-M35P, Cortex-M55 Confidentiality: Customer Non-confidential What is AIRCR.BFHFNMINS bit? In Armv8-M processors with ..."
  }, {
    "title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system",
    "uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001216/1-0/en",
    "excerpt" : "Processor security state Memory security attribute MPU used Secure Secure and Non-secure callable ... A full list of the exempt regions can be found in the Armv8-M Architecture Reference ...",
    "firstSentences" : "Article ID: KA001216 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary Trustzone for Armv8-M allows two Memory Protection Unit (MPU) configurations, one for Secure software ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system ",
      "document_number" : "ka001216",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4616744",
      "sysurihash" : "i9JE766KCEoZ7Yfp",
      "urihash" : "i9JE766KCEoZ7Yfp",
      "sysuri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
      "systransactionid" : 912453,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657023689000,
      "topparentid" : 4616744,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657023821000,
      "sysconcepts" : "security ; MPU ; instructions ; Non-secure callable ; entry points ; SecureFault ; registers ; exempt ; functionality ; internal usage ; Peripheral Bus ; authentication ; 0xE00FFFFF",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "security ; MPU ; instructions ; Non-secure callable ; entry points ; SecureFault ; registers ; exempt ; functionality ; internal usage ; Peripheral Bus ; authentication ; 0xE00FFFFF",
      "documenttype" : "html",
      "sysindexeddate" : 1657023858000,
      "permanentid" : "7415ff73b2f072574ba3b56e83538d2fc8bdbd73b27960bcafd210524160",
      "syslanguage" : [ "English" ],
      "itemid" : "62c42d4db334256d9ea8e022",
      "transactionid" : 912453,
      "title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system ",
      "products" : [ "Armv8-M" ],
      "date" : 1657023858000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001216:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657023858571630033,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3763,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657023851068,
      "syssize" : 3763,
      "sysdate" : 1657023858000,
      "haslayout" : "1",
      "topparent" : "4616744",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4616744,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 175,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "13",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657023858000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001216/1-0/?lang=en",
      "modified" : 1657023821000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657023858571630033,
      "uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which MPU configuration is used in a Trustzone enabled Armv8-M system",
    "Uri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001216/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001216/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001216/1-0/en",
    "Excerpt" : "Processor security state Memory security attribute MPU used Secure Secure and Non-secure callable ... A full list of the exempt regions can be found in the Armv8-M Architecture Reference ...",
    "FirstSentences" : "Article ID: KA001216 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary Trustzone for Armv8-M allows two Memory Protection Unit (MPU) configurations, one for Secure software ..."
  }, {
    "title" : "Why is it possible to mark an MPU region as Device Memory without the XN attribute?",
    "uri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004622/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004622/1-0/en",
    "excerpt" : "Article ID: KA004622 Applies To: Armv6-M, Armv7-M, Armv8-M Confidentiality: Customer ... Take an IACCVIOL MemManage fault. ... Answer Device memory is typically marked with the XN attribute.",
    "firstSentences" : "Article ID: KA004622 Applies To: Armv6-M, Armv7-M, Armv8-M Confidentiality: Customer Non-confidential Summary Rule R~RFGF~ from the Armv8-M Architecture Reference Manual states the following: For ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why is it possible to mark an MPU region as Device Memory without the XN attribute? ",
      "document_number" : "ka004622",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4587068",
      "sysurihash" : "c0EZiafDFð7WrcCW",
      "urihash" : "c0EZiafDFð7WrcCW",
      "sysuri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
      "systransactionid" : 912447,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657021849000,
      "topparentid" : 4587068,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657021887000,
      "sysconcepts" : "Device memory ; external flash ; QSPI peripheral ; MPU ; XIP ; Non-cacheable ; executing program ; Block read ; Quad Serial Port Interface ; eXecute-Never",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264", "5fbba155cd74e712c4497258|5fbba15bcd74e712c449725a", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15bcd74e712c449725a", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "Device memory ; external flash ; QSPI peripheral ; MPU ; XIP ; Non-cacheable ; executing program ; Block read ; Quad Serial Port Interface ; eXecute-Never",
      "documenttype" : "html",
      "sysindexeddate" : 1657021964000,
      "permanentid" : "015dfa2b08efb51351e43d46149dd7ddb2f6d3739161d71563cbcf285412",
      "syslanguage" : [ "English" ],
      "itemid" : "62c425bf31ea212bb6625aa0",
      "transactionid" : 912447,
      "title" : "Why is it possible to mark an MPU region as Device Memory without the XN attribute? ",
      "products" : [ "Armv6-M", "Armv7-M", "Armv8-M" ],
      "date" : 1657021964000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004622:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657021964498746132,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1416,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004622/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657021902814,
      "syssize" : 1416,
      "sysdate" : 1657021964000,
      "haslayout" : "1",
      "topparent" : "4587068",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4587068,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 125,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M", "Processor Architectures|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|M-Profile|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv6-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657021964000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004622/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004622/1-0/?lang=en",
      "modified" : 1657021887000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657021964498746132,
      "uri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why is it possible to mark an MPU region as Device Memory without the XN attribute?",
    "Uri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004622/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004622/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004622/1-0/en",
    "Excerpt" : "Article ID: KA004622 Applies To: Armv6-M, Armv7-M, Armv8-M Confidentiality: Customer ... Take an IACCVIOL MemManage fault. ... Answer Device memory is typically marked with the XN attribute.",
    "FirstSentences" : "Article ID: KA004622 Applies To: Armv6-M, Armv7-M, Armv8-M Confidentiality: Customer Non-confidential Summary Rule R~RFGF~ from the Armv8-M Architecture Reference Manual states the following: For ..."
  }, {
    "title" : "How to support random number instructions in a system",
    "uri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005114/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005114/1-0/en",
    "excerpt" : "Article ID: KA005114 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary The Armv8. ... Answer MRS Xn, RNDR and MRS Xn, RNDRRS can trigger LDP operations to fetch the random ...",
    "firstSentences" : "Article ID: KA005114 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary The Armv8.5-A extension introduces the following random number instructions: MRS Xn, RNDR MRS Xn, RNDRRS ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to support random number instructions in a system ",
      "document_number" : "ka005114",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5289192",
      "sysurihash" : "jXðtñlcJimtUer16",
      "urihash" : "jXðtñlcJimtUer16",
      "sysuri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
      "systransactionid" : 907320,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655961449000,
      "topparentid" : 5289192,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655961502000,
      "sysconcepts" : "EL3 ; instruction ; b0 ; request ; specifying ; core ; read-address ; bus error ; integrator-defined timeframe ; QOS guarantees ; memory type ; Non-secure ; transaction ; determines ; Device-nGnRnE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "EL3 ; instruction ; b0 ; request ; specifying ; core ; read-address ; bus error ; integrator-defined timeframe ; QOS guarantees ; memory type ; Non-secure ; transaction ; determines ; Device-nGnRnE",
      "documenttype" : "html",
      "sysindexeddate" : 1655961527000,
      "permanentid" : "b183987daa9b0694cb657e77d435d93e847f1a5f522721263d5f785c774d",
      "syslanguage" : [ "English" ],
      "itemid" : "62b3f79eb334256d9ea8c66b",
      "transactionid" : 907320,
      "title" : "How to support random number instructions in a system ",
      "products" : [ "Armv8-A" ],
      "date" : 1655961527000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005114:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655961527089376335,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2286,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005114/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655961523267,
      "syssize" : 2286,
      "sysdate" : 1655961527000,
      "haslayout" : "1",
      "topparent" : "5289192",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5289192,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 165,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655961527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005114/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005114/1-0/?lang=en",
      "modified" : 1655961502000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655961527089376335,
      "uri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to support random number instructions in a system",
    "Uri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005114/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005114/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005114/1-0/en",
    "Excerpt" : "Article ID: KA005114 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary The Armv8. ... Answer MRS Xn, RNDR and MRS Xn, RNDRRS can trigger LDP operations to fetch the random ...",
    "FirstSentences" : "Article ID: KA005114 Applies To: Armv8-A Confidentiality: Customer Non-confidential Summary The Armv8.5-A extension introduces the following random number instructions: MRS Xn, RNDR MRS Xn, RNDRRS ..."
  }, {
    "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
    "uri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/630e016dd58ada6c00f90ffd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "excerpt" : "2 June 2020 ... 10 August 2020 ... 28 January 2021 ... 16 March 2021 ... 20 May 2021 ... 16 August 2021 ... 29 September 2021 ... 21 October 2021 ... 16 February 2022 ... 12 April 2022",
    "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Version 22.08 Tutorial Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102649_2208_01_en Cross- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "uri" : "https://developer.arm.com/documentation/102649/2208/en",
      "printableUri" : "https://developer.arm.com/documentation/102649/2208/en",
      "clickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "document_number" : "102649",
        "document_version" : "2208",
        "content_type" : "Tutorial",
        "systopparent" : "5321928",
        "sysurihash" : "XIiMwNG0V69mjp3ñ",
        "urihash" : "XIiMwNG0V69mjp3ñ",
        "sysuri" : "https://developer.arm.com/documentation/102649/2208/en",
        "systransactionid" : 950187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862253000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1661862283000,
        "permanentid" : "c382792f528c94f7de54052b82127099d378f523ac6f7d58d24519ea61c8",
        "syslanguage" : [ "English" ],
        "itemid" : "630e016dd58ada6c00f90fde",
        "transactionid" : 950187,
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "products" : [ "Arm NN" ],
        "date" : 1661862283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2208:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862283361606273,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 5949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862274117,
        "syssize" : 5949,
        "sysdate" : 1661862283000,
        "haslayout" : "1",
        "topparent" : "5321928",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321928,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 346,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2208/?lang=en",
        "modified" : 1661862253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862283361606273,
        "uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "syscollection" : "default"
      },
      "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "Uri" : "https://developer.arm.com/documentation/102649/2208/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
    },
    "childResults" : [ {
      "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "uri" : "https://developer.arm.com/documentation/102649/2208/en",
      "printableUri" : "https://developer.arm.com/documentation/102649/2208/en",
      "clickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "document_number" : "102649",
        "document_version" : "2208",
        "content_type" : "Tutorial",
        "systopparent" : "5321928",
        "sysurihash" : "XIiMwNG0V69mjp3ñ",
        "urihash" : "XIiMwNG0V69mjp3ñ",
        "sysuri" : "https://developer.arm.com/documentation/102649/2208/en",
        "systransactionid" : 950187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862253000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1661862283000,
        "permanentid" : "c382792f528c94f7de54052b82127099d378f523ac6f7d58d24519ea61c8",
        "syslanguage" : [ "English" ],
        "itemid" : "630e016dd58ada6c00f90fde",
        "transactionid" : 950187,
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "products" : [ "Arm NN" ],
        "date" : 1661862283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2208:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862283361606273,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 5949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862274117,
        "syssize" : 5949,
        "sysdate" : 1661862283000,
        "haslayout" : "1",
        "topparent" : "5321928",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321928,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 346,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2208/?lang=en",
        "modified" : 1661862253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862283361606273,
        "uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "syscollection" : "default"
      },
      "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "Uri" : "https://developer.arm.com/documentation/102649/2208/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
    }, {
      "title" : "Compiling and running a sample Arm NN program on your Raspberry Pi",
      "uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "printableUri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "clickUri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "excerpt" : "Compiling and running a sample Arm NN program on your Raspberry Pi You must compile and run a sample C+ ... Enter the following commands: export LD_LIBRARY_PATH=\\/home\\/pi\\/armnn-dist\\/armnn\\/ ...",
      "firstSentences" : "Compiling and running a sample Arm NN program on your Raspberry Pi You must compile and run a sample C++ program that uses Arm NN on your Raspberry Pi. Enter the following commands: export LD_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "printableUri" : "https://developer.arm.com/documentation/102649/2208/en",
        "clickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "document_number" : "102649",
          "document_version" : "2208",
          "content_type" : "Tutorial",
          "systopparent" : "5321928",
          "sysurihash" : "XIiMwNG0V69mjp3ñ",
          "urihash" : "XIiMwNG0V69mjp3ñ",
          "sysuri" : "https://developer.arm.com/documentation/102649/2208/en",
          "systransactionid" : 950187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661817600000,
          "topparentid" : 5321928,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661862253000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862283000,
          "permanentid" : "c382792f528c94f7de54052b82127099d378f523ac6f7d58d24519ea61c8",
          "syslanguage" : [ "English" ],
          "itemid" : "630e016dd58ada6c00f90fde",
          "transactionid" : 950187,
          "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862283000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102649:2208:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862283361606273,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 5949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862274117,
          "syssize" : 5949,
          "sysdate" : 1661862283000,
          "haslayout" : "1",
          "topparent" : "5321928",
          "label_version" : "2208",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321928,
          "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
          "wordcount" : 346,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2208-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862283000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102649/2208/?lang=en",
          "modified" : 1661862253000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661862283361606273,
          "uri" : "https://developer.arm.com/documentation/102649/2208/en",
          "syscollection" : "default"
        },
        "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en",
        "ClickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Compiling and running a sample Arm NN program on your Raspberry Pi ",
        "document_number" : "102649",
        "document_version" : "2208",
        "content_type" : "Tutorial",
        "systopparent" : "5321928",
        "sysurihash" : "BUtrS5eFtpjð1scl",
        "urihash" : "BUtrS5eFtpjð1scl",
        "sysuri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
        "systransactionid" : 950187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862253000,
        "sysconcepts" : "Raspberry Pi ; Arm ; dynamic backend ; Compiling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5321928,
        "parentitem" : "630e016dd58ada6c00f90fde",
        "concepts" : "Raspberry Pi ; Arm ; dynamic backend ; Compiling",
        "documenttype" : "html",
        "isattachment" : "5321928",
        "sysindexeddate" : 1661862283000,
        "permanentid" : "b6e798c9485b25509a11ab58dec6dad5939e85ab4f0da302873af71ec2d9",
        "syslanguage" : [ "English" ],
        "itemid" : "630e016dd58ada6c00f90ff3",
        "transactionid" : 950187,
        "title" : "Compiling and running a sample Arm NN program on your Raspberry Pi ",
        "products" : [ "Arm NN" ],
        "date" : 1661862283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2208:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862283306316421,
        "sysisattachment" : "5321928",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5321928,
        "size" : 1543,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862274117,
        "syssize" : 1543,
        "sysdate" : 1661862283000,
        "haslayout" : "1",
        "topparent" : "5321928",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321928,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi?lang=en",
        "modified" : 1661862253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862283306316421,
        "uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
        "syscollection" : "default"
      },
      "Title" : "Compiling and running a sample Arm NN program on your Raspberry Pi",
      "Uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Compiling-and-running-a-sample-Arm-NN-program-on-your-Raspberry-Pi",
      "Excerpt" : "Compiling and running a sample Arm NN program on your Raspberry Pi You must compile and run a sample C+ ... Enter the following commands: export LD_LIBRARY_PATH=\\/home\\/pi\\/armnn-dist\\/armnn\\/ ...",
      "FirstSentences" : "Compiling and running a sample Arm NN program on your Raspberry Pi You must compile and run a sample C++ program that uses Arm NN on your Raspberry Pi. Enter the following commands: export LD_ ..."
    }, {
      "title" : "Creating an archive of cross-compiled libraries, binaries, and directories",
      "uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "printableUri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "clickUri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "excerpt" : "Copy the following dynamic backend related files from your virtual machine. ... To create the archive, enter the following command: tar -czf $BASEDIR\\/armnn-dist.tar.gz armnn-dist Creating an ...",
      "firstSentences" : "Creating an archive of cross-compiled libraries, binaries, and directories You must create an archive of cross-compiled libraries, binaries, and directories. To create an archive of cross-compiled ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "printableUri" : "https://developer.arm.com/documentation/102649/2208/en",
        "clickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "document_number" : "102649",
          "document_version" : "2208",
          "content_type" : "Tutorial",
          "systopparent" : "5321928",
          "sysurihash" : "XIiMwNG0V69mjp3ñ",
          "urihash" : "XIiMwNG0V69mjp3ñ",
          "sysuri" : "https://developer.arm.com/documentation/102649/2208/en",
          "systransactionid" : 950187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661817600000,
          "topparentid" : 5321928,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661862253000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862283000,
          "permanentid" : "c382792f528c94f7de54052b82127099d378f523ac6f7d58d24519ea61c8",
          "syslanguage" : [ "English" ],
          "itemid" : "630e016dd58ada6c00f90fde",
          "transactionid" : 950187,
          "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862283000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102649:2208:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862283361606273,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 5949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862274117,
          "syssize" : 5949,
          "sysdate" : 1661862283000,
          "haslayout" : "1",
          "topparent" : "5321928",
          "label_version" : "2208",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321928,
          "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
          "wordcount" : 346,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2208-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862283000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102649/2208/?lang=en",
          "modified" : 1661862253000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661862283361606273,
          "uri" : "https://developer.arm.com/documentation/102649/2208/en",
          "syscollection" : "default"
        },
        "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102649/2208/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en",
        "ClickUri" : "https://developer.arm.com/documentation/102649/2208/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/policies\\/trademarks. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Creating an archive of cross-compiled libraries, binaries, and directories ",
        "document_number" : "102649",
        "document_version" : "2208",
        "content_type" : "Tutorial",
        "systopparent" : "5321928",
        "sysurihash" : "lMsaguVEv2qXfð9ñ",
        "urihash" : "lMsaguVEv2qXfð9ñ",
        "sysuri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
        "systransactionid" : 950187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321928,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862253000,
        "sysconcepts" : "virtual machine ; backendsTestPath2 ; libarmnnTfLiteParser ; testDynamicBackend ; testSharedObject ; works correctly ; libtimelineDecoderJson ; armnnTfLiteParser ; armnnOnnxParser ; ncorresponding",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5321928,
        "parentitem" : "630e016dd58ada6c00f90fde",
        "concepts" : "virtual machine ; backendsTestPath2 ; libarmnnTfLiteParser ; testDynamicBackend ; testSharedObject ; works correctly ; libtimelineDecoderJson ; armnnTfLiteParser ; armnnOnnxParser ; ncorresponding",
        "documenttype" : "html",
        "isattachment" : "5321928",
        "sysindexeddate" : 1661862283000,
        "permanentid" : "900e11cdcf690f8ffe862c4a7e641dd9b513c33e8b78957e718a58a1ad0d",
        "syslanguage" : [ "English" ],
        "itemid" : "630e016dd58ada6c00f90ff1",
        "transactionid" : 950187,
        "title" : "Creating an archive of cross-compiled libraries, binaries, and directories ",
        "products" : [ "Arm NN" ],
        "date" : 1661862283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2208:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862283253766116,
        "sysisattachment" : "5321928",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5321928,
        "size" : 6440,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862274097,
        "syssize" : 6440,
        "sysdate" : 1661862283000,
        "haslayout" : "1",
        "topparent" : "5321928",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321928,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories?lang=en",
        "modified" : 1661862253000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862283253766116,
        "uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
        "syscollection" : "default"
      },
      "Title" : "Creating an archive of cross-compiled libraries, binaries, and directories",
      "Uri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2208/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/Extracting-Arm-NN-to-your-Raspberry-Pi-and-running-a-sample-program/Creating-an-archive-of-cross-compiled-libraries--binaries--and-directories",
      "Excerpt" : "Copy the following dynamic backend related files from your virtual machine. ... To create the archive, enter the following command: tar -czf $BASEDIR\\/armnn-dist.tar.gz armnn-dist Creating an ...",
      "FirstSentences" : "Creating an archive of cross-compiled libraries, binaries, and directories You must create an archive of cross-compiled libraries, binaries, and directories. To create an archive of cross-compiled ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
      "document_number" : "102649",
      "document_version" : "2208",
      "content_type" : "Tutorial",
      "systopparent" : "5321928",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "9AcDuIKOIch5oind",
      "urihash" : "9AcDuIKOIch5oind",
      "sysuri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
      "keywords" : "bab522d, ml, neural network, machine learning ecosystem, artificial intelligence ecosystem",
      "systransactionid" : 950187,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1661817600000,
      "topparentid" : 5321928,
      "numberofpages" : 30,
      "sysconcepts" : "Raspberry Pi ; virtual machine ; commands ; instructions ; cross-compiler ; arm ; documentation ; system failure ; packaging software ; boost library ; source code ; compilation ; distribution ; architecture ; open-source ; confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 5321928,
      "parentitem" : "630e016dd58ada6c00f90fde",
      "concepts" : "Raspberry Pi ; virtual machine ; commands ; instructions ; cross-compiler ; arm ; documentation ; system failure ; packaging software ; boost library ; source code ; compilation ; distribution ; architecture ; open-source ; confidentiality",
      "documenttype" : "pdf",
      "isattachment" : "5321928",
      "sysindexeddate" : 1661862283000,
      "permanentid" : "093e80c1a74a5a84f18170c31f0fea033585997874d9f09c15c97c45b695",
      "syslanguage" : [ "English" ],
      "itemid" : "630e016dd58ada6c00f90ffd",
      "transactionid" : 950187,
      "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
      "subject" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "date" : 1661862283000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102649:2208:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1661862283894712862,
      "sysisattachment" : "5321928",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 5321928,
      "size" : 294272,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/630e016dd58ada6c00f90ffd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1661862278190,
      "syssubject" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "syssize" : 294272,
      "sysdate" : 1661862283000,
      "topparent" : "5321928",
      "author" : "Arm Ltd.",
      "label_version" : "2208",
      "systopparentid" : 5321928,
      "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "wordcount" : 871,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1661862283000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/630e016dd58ada6c00f90ffd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1661862283894712862,
      "uri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
    "Uri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/630e016dd58ada6c00f90ffd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2208/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2208_01_en.pdf",
    "Excerpt" : "2 June 2020 ... 10 August 2020 ... 28 January 2021 ... 16 March 2021 ... 20 May 2021 ... 16 August 2021 ... 29 September 2021 ... 21 October 2021 ... 16 February 2022 ... 12 April 2022",
    "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Version 22.08 Tutorial Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102649_2208_01_en Cross- ..."
  }, {
    "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "firstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "document_number" : "ka005143",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315764",
      "sysurihash" : "26xñlWKno65an0ZV",
      "urihash" : "26xñlWKno65an0ZV",
      "sysuri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "systransactionid" : 924708,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658800196000,
      "topparentid" : 5315764,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658800239000,
      "sysconcepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "documenttype" : "html",
      "sysindexeddate" : 1658800262000,
      "permanentid" : "136c13e7d7e0d20135675dd228317720df2c61997c46f84fa94e613ad06d",
      "syslanguage" : [ "English" ],
      "itemid" : "62df486f9a00b253d2042f3d",
      "transactionid" : 924708,
      "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "products" : [ "Armv8-A", "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1658800261000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005143:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658800261959298453,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658800249971,
      "syssize" : 2399,
      "sysdate" : 1658800261000,
      "haslayout" : "1",
      "topparent" : "5315764",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315764,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 176,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658800262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005143/1-0/?lang=en",
      "modified" : 1658800239000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658800261959298453,
      "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "Uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "Excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "FirstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ..."
  }, {
    "title" : "Configure the Arm NN SDK build environment Tutorial",
    "uri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/630e00cdbbcd882fdbb9ade2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "excerpt" : "This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors. ... All rights reserved.",
    "firstSentences" : "Conﬁgure the Arm NN SDK build environment Version 22.08 Tutorial Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102644_2208_01_en Conﬁgure the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Configure the Arm NN SDK build environment Tutorial",
      "uri" : "https://developer.arm.com/documentation/102644/2208/en",
      "printableUri" : "https://developer.arm.com/documentation/102644/2208/en",
      "clickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configure the Arm NN SDK build environment Tutorial ",
        "document_number" : "102644",
        "document_version" : "2208",
        "content_type" : "tutorial",
        "systopparent" : "5321909",
        "sysurihash" : "pU3KXyMd6YA8lxFa",
        "urihash" : "pU3KXyMd6YA8lxFa",
        "sysuri" : "https://developer.arm.com/documentation/102644/2208/en",
        "systransactionid" : 950181,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321909,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862093000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1661862125000,
        "permanentid" : "3e230d2f629de6f920542ace4e60ed050ef1e80f436929861536fb6354f5",
        "syslanguage" : [ "English" ],
        "itemid" : "630e00cdbbcd882fdbb9adca",
        "transactionid" : 950181,
        "title" : "Configure the Arm NN SDK build environment Tutorial ",
        "products" : [ "Arm NN" ],
        "date" : 1661862125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102644:2208:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862125699494183,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862122720,
        "syssize" : 4810,
        "sysdate" : 1661862125000,
        "haslayout" : "1",
        "topparent" : "5321909",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321909,
        "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102644/2208/?lang=en",
        "modified" : 1661862093000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862125699494183,
        "uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "syscollection" : "default"
      },
      "Title" : "Configure the Arm NN SDK build environment Tutorial",
      "Uri" : "https://developer.arm.com/documentation/102644/2208/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en",
      "ClickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ..."
    },
    "childResults" : [ {
      "title" : "Configure the Arm NN SDK build environment Tutorial",
      "uri" : "https://developer.arm.com/documentation/102644/2208/en",
      "printableUri" : "https://developer.arm.com/documentation/102644/2208/en",
      "clickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configure the Arm NN SDK build environment Tutorial ",
        "document_number" : "102644",
        "document_version" : "2208",
        "content_type" : "tutorial",
        "systopparent" : "5321909",
        "sysurihash" : "pU3KXyMd6YA8lxFa",
        "urihash" : "pU3KXyMd6YA8lxFa",
        "sysuri" : "https://developer.arm.com/documentation/102644/2208/en",
        "systransactionid" : 950181,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321909,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862093000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1661862125000,
        "permanentid" : "3e230d2f629de6f920542ace4e60ed050ef1e80f436929861536fb6354f5",
        "syslanguage" : [ "English" ],
        "itemid" : "630e00cdbbcd882fdbb9adca",
        "transactionid" : 950181,
        "title" : "Configure the Arm NN SDK build environment Tutorial ",
        "products" : [ "Arm NN" ],
        "date" : 1661862125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102644:2208:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862125699494183,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862122720,
        "syssize" : 4810,
        "sysdate" : 1661862125000,
        "haslayout" : "1",
        "topparent" : "5321909",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321909,
        "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102644/2208/?lang=en",
        "modified" : 1661862093000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862125699494183,
        "uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "syscollection" : "default"
      },
      "Title" : "Configure the Arm NN SDK build environment Tutorial",
      "Uri" : "https://developer.arm.com/documentation/102644/2208/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en",
      "ClickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ..."
    }, {
      "title" : "Build Arm NN",
      "uri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "printableUri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "clickUri" : "https://developer.arm.com/documentation/102644/2208/Build-Arm-NN?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "excerpt" : "Configure the Arm NN SDK build using CMake. ... You must use these parameters with this parser: Table 2. ... Check that the following binaries are in the armnn\\/build folder: libarmnn.so ...",
      "firstSentences" : "Build Arm NN The steps to build Arm NN in this guide are being replaced by the Arm NN Build Tool and will be removed soon. Note Use the Arm NN Build Tool as a user-friendly way to build Arm NN and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Configure the Arm NN SDK build environment Tutorial",
        "uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "printableUri" : "https://developer.arm.com/documentation/102644/2208/en",
        "clickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Configure the Arm NN SDK build environment Tutorial ",
          "document_number" : "102644",
          "document_version" : "2208",
          "content_type" : "tutorial",
          "systopparent" : "5321909",
          "sysurihash" : "pU3KXyMd6YA8lxFa",
          "urihash" : "pU3KXyMd6YA8lxFa",
          "sysuri" : "https://developer.arm.com/documentation/102644/2208/en",
          "systransactionid" : 950181,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661817600000,
          "topparentid" : 5321909,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661862093000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862125000,
          "permanentid" : "3e230d2f629de6f920542ace4e60ed050ef1e80f436929861536fb6354f5",
          "syslanguage" : [ "English" ],
          "itemid" : "630e00cdbbcd882fdbb9adca",
          "transactionid" : 950181,
          "title" : "Configure the Arm NN SDK build environment Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862125000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102644:2208:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862125699494183,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862122720,
          "syssize" : 4810,
          "sysdate" : 1661862125000,
          "haslayout" : "1",
          "topparent" : "5321909",
          "label_version" : "2208",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321909,
          "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2208-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862125000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102644/2208/?lang=en",
          "modified" : 1661862093000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661862125699494183,
          "uri" : "https://developer.arm.com/documentation/102644/2208/en",
          "syscollection" : "default"
        },
        "Title" : "Configure the Arm NN SDK build environment Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en",
        "ClickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Build Arm NN ",
        "document_number" : "102644",
        "document_version" : "2208",
        "content_type" : "tutorial",
        "systopparent" : "5321909",
        "sysurihash" : "9p4Q29Wx1oCg6faW",
        "urihash" : "9p4Q29Wx1oCg6faW",
        "sysuri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
        "systransactionid" : 950181,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321909,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862093000,
        "sysconcepts" : "Build Arm ; parsers ; TensorFlow Lite ; armnn ; binaries ; Check ; intelligence ecosystem ; networkmachine learning ; reference support ; libarmnnTestUtils ; libtimelineDecoderJson",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5321909,
        "parentitem" : "630e00cdbbcd882fdbb9adca",
        "concepts" : "Build Arm ; parsers ; TensorFlow Lite ; armnn ; binaries ; Check ; intelligence ecosystem ; networkmachine learning ; reference support ; libarmnnTestUtils ; libtimelineDecoderJson",
        "documenttype" : "html",
        "isattachment" : "5321909",
        "sysindexeddate" : 1661862125000,
        "permanentid" : "eb38a9ce6259fba93fc88ca76c124be2f51bf658d3a6f1598d74783f49fb",
        "syslanguage" : [ "English" ],
        "itemid" : "630e00cdbbcd882fdbb9add8",
        "transactionid" : 950181,
        "title" : "Build Arm NN ",
        "products" : [ "Arm NN" ],
        "date" : 1661862125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102644:2208:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862125658884434,
        "sysisattachment" : "5321909",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5321909,
        "size" : 3226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102644/2208/Build-Arm-NN?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862122700,
        "syssize" : 3226,
        "sysdate" : 1661862125000,
        "haslayout" : "1",
        "topparent" : "5321909",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321909,
        "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/Build-Arm-NN?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102644/2208/Build-Arm-NN?lang=en",
        "modified" : 1661862093000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862125658884434,
        "uri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
        "syscollection" : "default"
      },
      "Title" : "Build Arm NN",
      "Uri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "ClickUri" : "https://developer.arm.com/documentation/102644/2208/Build-Arm-NN?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/Build-Arm-NN",
      "Excerpt" : "Configure the Arm NN SDK build using CMake. ... You must use these parameters with this parser: Table 2. ... Check that the following binaries are in the armnn\\/build folder: libarmnn.so ...",
      "FirstSentences" : "Build Arm NN The steps to build Arm NN in this guide are being replaced by the Arm NN Build Tool and will be removed soon. Note Use the Arm NN Build Tool as a user-friendly way to build Arm NN and ..."
    }, {
      "title" : "Download libraries",
      "uri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "printableUri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "clickUri" : "https://developer.arm.com/documentation/102644/2208/Download-libraries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "excerpt" : "Download libraries You must create a directory on the platform or board that you use for building ... This action is the default installation behavior for Arm NN. ... intelligence ecosystem",
      "firstSentences" : "Download libraries You must create a directory on the platform or board that you use for building Arm NN. This action is the default installation behavior for Arm NN. You can optionally add ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Configure the Arm NN SDK build environment Tutorial",
        "uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "printableUri" : "https://developer.arm.com/documentation/102644/2208/en",
        "clickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Configure the Arm NN SDK build environment Tutorial ",
          "document_number" : "102644",
          "document_version" : "2208",
          "content_type" : "tutorial",
          "systopparent" : "5321909",
          "sysurihash" : "pU3KXyMd6YA8lxFa",
          "urihash" : "pU3KXyMd6YA8lxFa",
          "sysuri" : "https://developer.arm.com/documentation/102644/2208/en",
          "systransactionid" : 950181,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661817600000,
          "topparentid" : 5321909,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661862093000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862125000,
          "permanentid" : "3e230d2f629de6f920542ace4e60ed050ef1e80f436929861536fb6354f5",
          "syslanguage" : [ "English" ],
          "itemid" : "630e00cdbbcd882fdbb9adca",
          "transactionid" : 950181,
          "title" : "Configure the Arm NN SDK build environment Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862125000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102644:2208:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862125699494183,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862122720,
          "syssize" : 4810,
          "sysdate" : 1661862125000,
          "haslayout" : "1",
          "topparent" : "5321909",
          "label_version" : "2208",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321909,
          "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2208-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862125000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102644/2208/?lang=en",
          "modified" : 1661862093000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661862125699494183,
          "uri" : "https://developer.arm.com/documentation/102644/2208/en",
          "syscollection" : "default"
        },
        "Title" : "Configure the Arm NN SDK build environment Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102644/2208/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en",
        "ClickUri" : "https://developer.arm.com/documentation/102644/2208/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Configure the Arm NN SDK build environment Tutorial Version 22.08 Release information Issue Date Confidentiality Change 0100-01 19 February 2021 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Download libraries ",
        "document_number" : "102644",
        "document_version" : "2208",
        "content_type" : "tutorial",
        "systopparent" : "5321909",
        "sysurihash" : "IqeTñHCR6PYneEVa",
        "urihash" : "IqeTñHCR6PYneEVa",
        "sysuri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
        "systransactionid" : 950181,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661817600000,
        "topparentid" : 5321909,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1661862093000,
        "sysconcepts" : "Note Arm ; libraries ; terminal sessions ; commands ; git clone ; set correctly ; Arm-software ; github ; installation behavior ; ComputeLibrary ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5321909,
        "parentitem" : "630e00cdbbcd882fdbb9adca",
        "concepts" : "Note Arm ; libraries ; terminal sessions ; commands ; git clone ; set correctly ; Arm-software ; github ; installation behavior ; ComputeLibrary ; instructions",
        "documenttype" : "html",
        "isattachment" : "5321909",
        "sysindexeddate" : 1661862125000,
        "permanentid" : "059b3aeb816705e8833e7b2473dd474b465256284eb8ce5e625684fd3a0c",
        "syslanguage" : [ "English" ],
        "itemid" : "630e00cdbbcd882fdbb9add2",
        "transactionid" : 950181,
        "title" : "Download libraries ",
        "products" : [ "Arm NN" ],
        "date" : 1661862125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102644:2208:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862125165434124,
        "sysisattachment" : "5321909",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5321909,
        "size" : 1698,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102644/2208/Download-libraries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862122700,
        "syssize" : 1698,
        "sysdate" : 1661862125000,
        "haslayout" : "1",
        "topparent" : "5321909",
        "label_version" : "2208",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5321909,
        "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
        "wordcount" : 120,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2208-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102644/2208/Download-libraries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102644/2208/Download-libraries?lang=en",
        "modified" : 1661862093000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661862125165434124,
        "uri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
        "syscollection" : "default"
      },
      "Title" : "Download libraries",
      "Uri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "ClickUri" : "https://developer.arm.com/documentation/102644/2208/Download-libraries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/Download-libraries",
      "Excerpt" : "Download libraries You must create a directory on the platform or board that you use for building ... This action is the default installation behavior for Arm NN. ... intelligence ecosystem",
      "FirstSentences" : "Download libraries You must create a directory on the platform or board that you use for building Arm NN. This action is the default installation behavior for Arm NN. You can optionally add ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configure the Arm NN SDK build environment Tutorial ",
      "document_number" : "102644",
      "document_version" : "2208",
      "content_type" : "tutorial",
      "systopparent" : "5321909",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "Cuð5t9XaCTNðxTlx",
      "urihash" : "Cuð5t9XaCTNðxTlx",
      "sysuri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
      "keywords" : "3a0ec7b, ml, neural network, machine learning ecosystem, artificial intelligence ecosystem",
      "systransactionid" : 950181,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1661817600000,
      "topparentid" : 5321909,
      "numberofpages" : 20,
      "sysconcepts" : "libraries ; instructions ; arm ; documentation ; TensorFlow Lite delegate ; Build Tool ; system failure ; commands ; meanings ; environment ; dependencies ; validation ; frameworks ; confidentiality ; conventions ; protobuf",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 5321909,
      "parentitem" : "630e00cdbbcd882fdbb9adca",
      "concepts" : "libraries ; instructions ; arm ; documentation ; TensorFlow Lite delegate ; Build Tool ; system failure ; commands ; meanings ; environment ; dependencies ; validation ; frameworks ; confidentiality ; conventions ; protobuf",
      "documenttype" : "pdf",
      "isattachment" : "5321909",
      "sysindexeddate" : 1661862126000,
      "permanentid" : "88a874bbd9401f0b9052f35275043a666db8815fbce84bf4bed2a5e84751",
      "syslanguage" : [ "English" ],
      "itemid" : "630e00cdbbcd882fdbb9ade2",
      "transactionid" : 950181,
      "title" : "Configure the Arm NN SDK build environment Tutorial ",
      "subject" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
      "date" : 1661862126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102644:2208:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1661862126310618994,
      "sysisattachment" : "5321909",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 5321909,
      "size" : 254668,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/630e00cdbbcd882fdbb9ade2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1661862124611,
      "syssubject" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
      "syssize" : 254668,
      "sysdate" : 1661862126000,
      "topparent" : "5321909",
      "author" : "Arm Ltd.",
      "label_version" : "2208",
      "systopparentid" : 5321909,
      "content_description" : "Learn how to download and configure Arm NN from start to finish so that you can use the TensorFlow Lite and ONNX frameworks with Arm NN.",
      "wordcount" : 846,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1661862126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/630e00cdbbcd882fdbb9ade2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1661862126310618994,
      "uri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Configure the Arm NN SDK build environment Tutorial",
    "Uri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/630e00cdbbcd882fdbb9ade2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102644/2208/en/pdf/configure_the_arm_nn_sdk_build_environment_tutorial_102644_2208_01_en.pdf",
    "Excerpt" : "This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors. ... All rights reserved.",
    "FirstSentences" : "Conﬁgure the Arm NN SDK build environment Version 22.08 Tutorial Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102644_2208_01_en Conﬁgure the ..."
  }, {
    "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
    "uri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62e13a497f3fe649b20b38ec",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "excerpt" : "2 June 2020 ... 10 August 2020 ... 28 January 2021 ... 16 March 2021 ... 20 May 2021 ... 16 August 2021 ... 29 September 2021 ... 21 October 2021 ... 16 February 2022 ... 12 April 2022",
    "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Version 22.05 Tutorial Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102649_2205_01_en Cross- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "uri" : "https://developer.arm.com/documentation/102649/2205/en",
      "printableUri" : "https://developer.arm.com/documentation/102649/2205/en",
      "clickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "document_number" : "102649",
        "document_version" : "2205",
        "content_type" : "Tutorial",
        "systopparent" : "5317090",
        "sysurihash" : "0OñB1dG0V69Wn9d1",
        "urihash" : "0OñB1dG0V69Wn9d1",
        "sysuri" : "https://developer.arm.com/documentation/102649/2205/en",
        "systransactionid" : 950187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658880000000,
        "topparentid" : 5317090,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658927688000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1661862281000,
        "permanentid" : "31f37ce742a656e737dc2bd9ed1ecb0ba10a48069bc39e7fbce26d618586",
        "syslanguage" : [ "English" ],
        "itemid" : "62e13a487f3fe649b20b38cd",
        "transactionid" : 950187,
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
        "products" : [ "Arm NN" ],
        "date" : 1661862281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2205:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661862281782009534,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 5874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661862278203,
        "syssize" : 5874,
        "sysdate" : 1661862281000,
        "haslayout" : "1",
        "topparent" : "5317090",
        "label_version" : "2205",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5317090,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 344,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2205-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661862281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2205/?lang=en",
        "modified" : 1658927688000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1661862281782009534,
        "uri" : "https://developer.arm.com/documentation/102649/2205/en",
        "syscollection" : "default"
      },
      "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
      "Uri" : "https://developer.arm.com/documentation/102649/2205/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
    },
    "childResults" : [ {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102649/2205/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/Overview",
      "excerpt" : "Overview This guide covers what we must do to cross-compile Arm NN using an x86_64 system to target a ... Cross-compiling Arm NN allows us to work around the limited memory of the Raspberry Pi ...",
      "firstSentences" : "Overview This guide covers what we must do to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi. Cross-compiling Arm NN allows us to work around the limited memory of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "uri" : "https://developer.arm.com/documentation/102649/2205/en",
        "printableUri" : "https://developer.arm.com/documentation/102649/2205/en",
        "clickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "document_number" : "102649",
          "document_version" : "2205",
          "content_type" : "Tutorial",
          "systopparent" : "5317090",
          "sysurihash" : "0OñB1dG0V69Wn9d1",
          "urihash" : "0OñB1dG0V69Wn9d1",
          "sysuri" : "https://developer.arm.com/documentation/102649/2205/en",
          "systransactionid" : 950187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1658880000000,
          "topparentid" : 5317090,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658927688000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862281000,
          "permanentid" : "31f37ce742a656e737dc2bd9ed1ecb0ba10a48069bc39e7fbce26d618586",
          "syslanguage" : [ "English" ],
          "itemid" : "62e13a487f3fe649b20b38cd",
          "transactionid" : 950187,
          "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862281000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102649:2205:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862281782009534,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 5874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862278203,
          "syssize" : 5874,
          "sysdate" : 1661862281000,
          "haslayout" : "1",
          "topparent" : "5317090",
          "label_version" : "2205",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5317090,
          "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
          "wordcount" : 344,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2205-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862281000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102649/2205/?lang=en",
          "modified" : 1658927688000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1661862281782009534,
          "uri" : "https://developer.arm.com/documentation/102649/2205/en",
          "syscollection" : "default"
        },
        "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102649/2205/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en",
        "ClickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102649",
        "document_version" : "2205",
        "content_type" : "Tutorial",
        "systopparent" : "5317090",
        "sysurihash" : "RN4CnZftYOðx6B98",
        "urihash" : "RN4CnZftYOðx6B98",
        "sysuri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
        "systransactionid" : 925529,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658880000000,
        "topparentid" : 5317090,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658927688000,
        "sysconcepts" : "Cross-compiling Arm ; Raspberry Pi ; libraries ; releases ; run programs ; limited memory ; compilation ; Protobuf",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5317090,
        "parentitem" : "62e13a487f3fe649b20b38cd",
        "concepts" : "Cross-compiling Arm ; Raspberry Pi ; libraries ; releases ; run programs ; limited memory ; compilation ; Protobuf",
        "documenttype" : "html",
        "isattachment" : "5317090",
        "sysindexeddate" : 1658927733000,
        "permanentid" : "e6aa65729ce895ef06a7ed8cd94f99d7f491f9ba0e95b83bbbb2410267d2",
        "syslanguage" : [ "English" ],
        "itemid" : "62e13a487f3fe649b20b38d3",
        "transactionid" : 925529,
        "title" : "Overview ",
        "products" : [ "Arm NN" ],
        "date" : 1658927733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2205:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658927733220537159,
        "sysisattachment" : "5317090",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5317090,
        "size" : 737,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2205/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658927710190,
        "syssize" : 737,
        "sysdate" : 1658927733000,
        "haslayout" : "1",
        "topparent" : "5317090",
        "label_version" : "2205",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5317090,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2205-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658927733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2205/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2205/Overview?lang=en",
        "modified" : 1658927688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658927733220537159,
        "uri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2205/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/Overview",
      "Excerpt" : "Overview This guide covers what we must do to cross-compile Arm NN using an x86_64 system to target a ... Cross-compiling Arm NN allows us to work around the limited memory of the Raspberry Pi ...",
      "FirstSentences" : "Overview This guide covers what we must do to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi. Cross-compiling Arm NN allows us to work around the limited memory of the ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102649/2205/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "excerpt" : "Related information Arm resources: Arm Community - ask development questions and find articles and blogs ... Arm NN Github - raise queries or issues associated with the Arm NN how-to guides.",
      "firstSentences" : "Related information Arm resources: Arm Community - ask development questions and find articles and blogs on specific topics from Arm experts. Arm NN Github - raise queries or issues associated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "uri" : "https://developer.arm.com/documentation/102649/2205/en",
        "printableUri" : "https://developer.arm.com/documentation/102649/2205/en",
        "clickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "document_number" : "102649",
          "document_version" : "2205",
          "content_type" : "Tutorial",
          "systopparent" : "5317090",
          "sysurihash" : "0OñB1dG0V69Wn9d1",
          "urihash" : "0OñB1dG0V69Wn9d1",
          "sysuri" : "https://developer.arm.com/documentation/102649/2205/en",
          "systransactionid" : 950187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1658880000000,
          "topparentid" : 5317090,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658927688000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1661862281000,
          "permanentid" : "31f37ce742a656e737dc2bd9ed1ecb0ba10a48069bc39e7fbce26d618586",
          "syslanguage" : [ "English" ],
          "itemid" : "62e13a487f3fe649b20b38cd",
          "transactionid" : 950187,
          "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
          "products" : [ "Arm NN" ],
          "date" : 1661862281000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102649:2205:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661862281782009534,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 5874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661862278203,
          "syssize" : 5874,
          "sysdate" : 1661862281000,
          "haslayout" : "1",
          "topparent" : "5317090",
          "label_version" : "2205",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5317090,
          "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
          "wordcount" : 344,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2205-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661862281000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102649/2205/?lang=en",
          "modified" : 1658927688000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1661862281782009534,
          "uri" : "https://developer.arm.com/documentation/102649/2205/en",
          "syscollection" : "default"
        },
        "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
        "Uri" : "https://developer.arm.com/documentation/102649/2205/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en",
        "ClickUri" : "https://developer.arm.com/documentation/102649/2205/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial Version 22.05 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release for version 1.01 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102649",
        "document_version" : "2205",
        "content_type" : "Tutorial",
        "systopparent" : "5317090",
        "sysurihash" : "iVsC86ñqjcVTe7J7",
        "urihash" : "iVsC86ñqjcVTe7J7",
        "sysuri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
        "systransactionid" : 925529,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1658880000000,
        "topparentid" : 5317090,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658927688000,
        "sysconcepts" : "Arm Community ; raise queries ; find articles ; development questions ; how-to ; Github ; blogs",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 5317090,
        "parentitem" : "62e13a487f3fe649b20b38cd",
        "concepts" : "Arm Community ; raise queries ; find articles ; development questions ; how-to ; Github ; blogs",
        "documenttype" : "html",
        "isattachment" : "5317090",
        "sysindexeddate" : 1658927733000,
        "permanentid" : "df05082f461272b6c47a2553eba7f73cc0cb32396f97b3d48695f1cdec4c",
        "syslanguage" : [ "English" ],
        "itemid" : "62e13a497f3fe649b20b38e4",
        "transactionid" : 925529,
        "title" : "Related information ",
        "products" : [ "Arm NN" ],
        "date" : 1658927733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102649:2205:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658927733186443407,
        "sysisattachment" : "5317090",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5317090,
        "size" : 405,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102649/2205/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658927710190,
        "syssize" : 405,
        "sysdate" : 1658927733000,
        "haslayout" : "1",
        "topparent" : "5317090",
        "label_version" : "2205",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5317090,
        "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2205-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658927733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102649/2205/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102649/2205/Related-information?lang=en",
        "modified" : 1658927688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658927733186443407,
        "uri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102649/2205/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/Related-information",
      "Excerpt" : "Related information Arm resources: Arm Community - ask development questions and find articles and blogs ... Arm NN Github - raise queries or issues associated with the Arm NN how-to guides.",
      "FirstSentences" : "Related information Arm resources: Arm Community - ask development questions and find articles and blogs on specific topics from Arm experts. Arm NN Github - raise queries or issues associated ..."
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
      "document_number" : "102649",
      "document_version" : "2205",
      "content_type" : "Tutorial",
      "systopparent" : "5317090",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7ygwofiMmbZYIURu",
      "urihash" : "7ygwofiMmbZYIURu",
      "sysuri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
      "keywords" : "e354cd2, ml, neural network, machine learning ecosystem, artificial intelligence ecosystem",
      "systransactionid" : 925529,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658880000000,
      "topparentid" : 5317090,
      "numberofpages" : 29,
      "sysconcepts" : "virtual machine ; Raspberry Pi ; libraries ; commands ; Google Protobuf ; instructions ; arm ; documentation ; system failure ; packaging software ; source code ; party patents ; compilation ; developers ; architecture ; open-source",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 5317090,
      "parentitem" : "62e13a487f3fe649b20b38cd",
      "concepts" : "virtual machine ; Raspberry Pi ; libraries ; commands ; Google Protobuf ; instructions ; arm ; documentation ; system failure ; packaging software ; source code ; party patents ; compilation ; developers ; architecture ; open-source",
      "documenttype" : "pdf",
      "isattachment" : "5317090",
      "sysindexeddate" : 1658927733000,
      "permanentid" : "a5f3b7e1666df4f5d24e1e3f8e9f3c9ca6be8f76b8ac970a83ab90247703",
      "syslanguage" : [ "English" ],
      "itemid" : "62e13a497f3fe649b20b38ec",
      "transactionid" : 925529,
      "title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial ",
      "subject" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "date" : 1658927733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102649:2205:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658927733795487420,
      "sysisattachment" : "5317090",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 5317090,
      "size" : 285844,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62e13a497f3fe649b20b38ec",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658927712906,
      "syssubject" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "syssize" : 285844,
      "sysdate" : 1658927733000,
      "topparent" : "5317090",
      "author" : "Arm Ltd.",
      "label_version" : "2205",
      "systopparentid" : 5317090,
      "content_description" : "This guide explains how to cross-compile Arm NN using an x86_64 system to target a Raspberry Pi",
      "wordcount" : 855,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658927733000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62e13a497f3fe649b20b38ec",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658927733795487420,
      "uri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cross-compiling Arm NN for the Raspberry Pi Tutorial",
    "Uri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62e13a497f3fe649b20b38ec",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102649/2205/en/pdf/cross-compiling_arm_nn_for_the_raspberry_pi_tutorial_102649_2205_01_en.pdf",
    "Excerpt" : "2 June 2020 ... 10 August 2020 ... 28 January 2021 ... 16 March 2021 ... 20 May 2021 ... 16 August 2021 ... 29 September 2021 ... 21 October 2021 ... 16 February 2022 ... 12 April 2022",
    "FirstSentences" : "Cross-compiling Arm NN for the Raspberry Pi Version 22.05 Tutorial Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102649_2205_01_en Cross- ..."
  }, {
    "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "firstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "document_number" : "ka005181",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321623",
      "sysurihash" : "rFWZ39HGRdRKXtqZ",
      "urihash" : "rFWZ39HGRdRKXtqZ",
      "sysuri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "systransactionid" : 959499,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662480001000,
      "topparentid" : 5321623,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662480092000,
      "sysconcepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "620e62a7a86fc5098c33c1a2|6214e44aa86fc5098c33c1aa", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "620e62a7a86fc5098c33c1a2|6214e381a86fc5098c33c1a6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "620e62a7a86fc5098c33c1a2|6214e408a86fc5098c33c1a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02", "620e62a7a86fc5098c33c1a2|6214e4aea86fc5098c33c1ae" ],
      "concepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "documenttype" : "html",
      "sysindexeddate" : 1662480146000,
      "permanentid" : "7bbe94f04d27610e17393e11323c412c0515db4ae2cbb3cd43b4bfbc1dbd",
      "syslanguage" : [ "English" ],
      "itemid" : "63176edcce77a54a32db35da",
      "transactionid" : 959499,
      "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "Arm Compiler 5 Stack Protection Vulnerability", "Arm Log4j Vulnerabilities", "Armv8-M Stack Sealing Vulnerability", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "GPU-initiated Rowhammer Attack", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Mali GPU Driver Vulnerabilities", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "Speculative Processor Vulnerability", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "VLLDM Instruction Security Vulnerability", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1662480146000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005181:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662480146049427174,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2996,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662480137815,
      "syssize" : 2996,
      "sysdate" : 1662480146000,
      "haslayout" : "1",
      "topparent" : "5321623",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321623,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "Arm Security Center|GPU-initiated Rowhammer Attack", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "Arm Security Center|GPU-initiated Rowhammer Attack", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662480146000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005181/1-0/?lang=en",
      "modified" : 1662480092000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662480146049427174,
      "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "Uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "Excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "FirstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ..."
  }, {
    "title" : "Are Arm CPUs affected by the RETBLEED side-channel vulnerability (CVE-2022-29900 and CVE-2022-29901) disclosed on 13 July 2022?",
    "uri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005138/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005138/1-0/en",
    "excerpt" : "Article ID: KA005138 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "firstSentences" : "Article ID: KA005138 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Are Arm CPUs affected by the RETBLEED side-channel vulnerability (CVE-2022-29900 and CVE-2022-29901) disclosed on 13 July 2022? ",
      "document_number" : "ka005138",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5312891",
      "sysurihash" : "utQluMqBTSUeSLZ3",
      "urihash" : "utQluMqBTSUeSLZ3",
      "sysuri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
      "systransactionid" : 959461,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662469647000,
      "topparentid" : 5312891,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662469765000,
      "sysconcepts" : "Spectre variant ; Arm CPUs ; indirect branches ; instructions ; CVE ; mitigations ; CSV2 ; FEAT ; prediction mechanism ; microarchitectural conditions ; privileged memory ; speculative execution",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "620e62a7a86fc5098c33c1a2|6214e44aa86fc5098c33c1aa", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "620e62a7a86fc5098c33c1a2|6214e381a86fc5098c33c1a6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "620e62a7a86fc5098c33c1a2|6214e408a86fc5098c33c1a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02", "620e62a7a86fc5098c33c1a2|6214e4aea86fc5098c33c1ae" ],
      "concepts" : "Spectre variant ; Arm CPUs ; indirect branches ; instructions ; CVE ; mitigations ; CSV2 ; FEAT ; prediction mechanism ; microarchitectural conditions ; privileged memory ; speculative execution",
      "documenttype" : "html",
      "sysindexeddate" : 1662469802000,
      "permanentid" : "8021d038cf583f309d458b9a624cd0301c71b0c028c569f58645de983f13",
      "syslanguage" : [ "English" ],
      "itemid" : "63174685f72fad1903828e90",
      "transactionid" : 959461,
      "title" : "Are Arm CPUs affected by the RETBLEED side-channel vulnerability (CVE-2022-29900 and CVE-2022-29901) disclosed on 13 July 2022? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "Arm Compiler 5 Stack Protection Vulnerability", "Arm Log4j Vulnerabilities", "Armv8-M Stack Sealing Vulnerability", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "GPU-initiated Rowhammer Attack", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Mali GPU Driver Vulnerabilities", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "Speculative Processor Vulnerability", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "VLLDM Instruction Security Vulnerability", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1662469802000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005138:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662469802504567500,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2209,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005138/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662469785856,
      "syssize" : 2209,
      "sysdate" : 1662469802000,
      "haslayout" : "1",
      "topparent" : "5312891",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5312891,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 171,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "Arm Security Center|GPU-initiated Rowhammer Attack", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "Arm Security Center|GPU-initiated Rowhammer Attack", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662469802000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005138/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005138/1-0/?lang=en",
      "modified" : 1662469765000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662469802504567500,
      "uri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Are Arm CPUs affected by the RETBLEED side-channel vulnerability (CVE-2022-29900 and CVE-2022-29901) disclosed on 13 July 2022?",
    "Uri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005138/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005138/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005138/1-0/en",
    "Excerpt" : "Article ID: KA005138 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "FirstSentences" : "Article ID: KA005138 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ..."
  }, {
    "title" : "IrisSupportLib Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101319/1119/en",
    "printableUri" : "https://developer.arm.com/documentation/101319/1119/en",
    "clickUri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en",
    "excerpt" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. ... It was generated using Doxygen. ... It is only available in a PDF version.",
    "firstSentences" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. It was generated using Doxygen. It is only available in a PDF version. Click ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "IrisSupportLib Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6320b5c3e60c8274af98ebf0",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "excerpt" : "Function Documentation ... 7.2.2.3 ... 7.2.2.4 ... addNoValueRegister() . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ... 1 5 ... 7 ... 9 ... 11 ... 13 ... 15 ... 7.2.2.12",
      "firstSentences" : "101319_0100_13_en IrisSupportLib Version 1.0 Reference Guide Copyright © 2018-2022 Arm Limited or its affiliates. All rights reserved. Non-Confidential Contents 1 2 3 4 5 6 7 IrisSupportLib ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "IrisSupportLib Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101319/1119/en",
        "printableUri" : "https://developer.arm.com/documentation/101319/1119/en",
        "clickUri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en",
        "excerpt" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. ... It was generated using Doxygen. ... It is only available in a PDF version.",
        "firstSentences" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. It was generated using Doxygen. It is only available in a PDF version. Click ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "IrisSupportLib Reference Guide ",
          "document_number" : "101319",
          "document_version" : "1119",
          "content_type" : "Reference Guide",
          "systopparent" : "5336595",
          "sysurihash" : "V4gi4YMG10NdzuyP",
          "urihash" : "V4gi4YMG10NdzuyP",
          "sysuri" : "https://developer.arm.com/documentation/101319/1119/en",
          "systransactionid" : 965756,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 5336595,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663088067000,
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1663088087000,
          "permanentid" : "2a4e7b5e9112b394a813bebe1e317f43c246f8a447e909c223d4df852f54",
          "syslanguage" : [ "English" ],
          "itemid" : "6320b5c3e60c8274af98ebee",
          "transactionid" : 965756,
          "title" : "IrisSupportLib Reference Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663088087000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101319:1119:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663088087079687468,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663088076118,
          "syssize" : 272,
          "sysdate" : 1663088087000,
          "haslayout" : "1",
          "topparent" : "5336595",
          "label_version" : "11.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5336595,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This book contains API reference documentation for IrisSupportLib.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663088087000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101319/1119/?lang=en",
          "modified" : 1663088067000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663088087079687468,
          "uri" : "https://developer.arm.com/documentation/101319/1119/en",
          "syscollection" : "default"
        },
        "Title" : "IrisSupportLib Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101319/1119/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101319/1119/en",
        "ClickUri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en",
        "Excerpt" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. ... It was generated using Doxygen. ... It is only available in a PDF version.",
        "FirstSentences" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. It was generated using Doxygen. It is only available in a PDF version. Click ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IrisSupportLib Reference Guide ",
        "document_number" : "101319",
        "document_version" : "1119",
        "content_type" : "Reference Guide",
        "systopparent" : "5336595",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "wguHauY5aLzIF5t7",
        "urihash" : "wguHauY5aLzIF5t7",
        "sysuri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
        "keywords" : "Fast Models, Iris",
        "systransactionid" : 965756,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 5336595,
        "numberofpages" : 383,
        "sysconcepts" : "irisInstance ; documentation ; resources ; IrisErrorException ; delegates ; reference ; functionality ; event sources ; address translation ; memory spaces ; event streams ; metadata ; eventStream ; breakpoints ; registers ; simulations",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 5336595,
        "parentitem" : "6320b5c3e60c8274af98ebee",
        "concepts" : "irisInstance ; documentation ; resources ; IrisErrorException ; delegates ; reference ; functionality ; event sources ; address translation ; memory spaces ; event streams ; metadata ; eventStream ; breakpoints ; registers ; simulations",
        "documenttype" : "pdf",
        "isattachment" : "5336595",
        "sysindexeddate" : 1663088088000,
        "permanentid" : "e828d9c946856766276cac4b3159d12a66bb7684dbb817f3f3a611409602",
        "syslanguage" : [ "English" ],
        "itemid" : "6320b5c3e60c8274af98ebf0",
        "transactionid" : 965756,
        "title" : "IrisSupportLib Reference Guide ",
        "subject" : "Reference documentation for the IrisSupportLib API.",
        "date" : 1663088088000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101319:1119:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663088088453806630,
        "sysisattachment" : "5336595",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5336595,
        "size" : 1158631,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6320b5c3e60c8274af98ebf0",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663088078033,
        "syssubject" : "Reference documentation for the IrisSupportLib API.",
        "syssize" : 1158631,
        "sysdate" : 1663088088000,
        "topparent" : "5336595",
        "author" : "Arm Limited",
        "label_version" : "11.19",
        "systopparentid" : 5336595,
        "content_description" : "This book contains API reference documentation for IrisSupportLib.",
        "wordcount" : 2933,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663088088000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6320b5c3e60c8274af98ebf0",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663088088453806630,
        "uri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "IrisSupportLib Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6320b5c3e60c8274af98ebf0",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en/pdf/7576-irissupportlib_rg_101319_0100_13_en.pdf",
      "Excerpt" : "Function Documentation ... 7.2.2.3 ... 7.2.2.4 ... addNoValueRegister() . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ... 1 5 ... 7 ... 9 ... 11 ... 13 ... 15 ... 7.2.2.12",
      "FirstSentences" : "101319_0100_13_en IrisSupportLib Version 1.0 Reference Guide Copyright © 2018-2022 Arm Limited or its affiliates. All rights reserved. Non-Confidential Contents 1 2 3 4 5 6 7 IrisSupportLib ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "IrisSupportLib Reference Guide ",
      "document_number" : "101319",
      "document_version" : "1119",
      "content_type" : "Reference Guide",
      "systopparent" : "5336595",
      "sysurihash" : "V4gi4YMG10NdzuyP",
      "urihash" : "V4gi4YMG10NdzuyP",
      "sysuri" : "https://developer.arm.com/documentation/101319/1119/en",
      "systransactionid" : 965756,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 5336595,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663088067000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1663088087000,
      "permanentid" : "2a4e7b5e9112b394a813bebe1e317f43c246f8a447e909c223d4df852f54",
      "syslanguage" : [ "English" ],
      "itemid" : "6320b5c3e60c8274af98ebee",
      "transactionid" : 965756,
      "title" : "IrisSupportLib Reference Guide ",
      "products" : [ "Fast Models" ],
      "date" : 1663088087000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "101319:1119:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663088087079687468,
      "navigationhierarchiescontenttype" : "Reference Guide",
      "size" : 272,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663088076118,
      "syssize" : 272,
      "sysdate" : 1663088087000,
      "haslayout" : "1",
      "topparent" : "5336595",
      "label_version" : "11.19",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5336595,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This book contains API reference documentation for IrisSupportLib.",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0100",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663088087000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101319/1119/?lang=en",
      "modified" : 1663088067000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663088087079687468,
      "uri" : "https://developer.arm.com/documentation/101319/1119/en",
      "syscollection" : "default"
    },
    "Title" : "IrisSupportLib Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101319/1119/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101319/1119/en",
    "ClickUri" : "https://developer.arm.com/documentation/101319/1119/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101319/1119/en",
    "Excerpt" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. ... It was generated using Doxygen. ... It is only available in a PDF version.",
    "FirstSentences" : "IrisSupportLib Reference Guide This document contains API reference documentation for the IrisSupportLib library. It was generated using Doxygen. It is only available in a PDF version. Click ..."
  }, {
    "title" : "enable()",
    "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "printableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "clickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/enable--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "excerpt" : "enable() enable() Enable the breakpoint if the model supports it. ... enable() Fast ModelsIrisPython",
    "firstSentences" : "enable() enable() Enable the breakpoint if the model supports it. enable() Fast ModelsIrisPython",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Iris Python Debug Scripting User Guide",
      "uri" : "https://developer.arm.com/documentation/101421/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101421/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Iris Python Debug Scripting User Guide ",
        "document_number" : "101421",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "3585454",
        "sysurihash" : "HDS1C0DEmRQUgkJr",
        "urihash" : "HDS1C0DEmRQUgkJr",
        "sysuri" : "https://developer.arm.com/documentation/101421/0100/en",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 3585454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085304000,
        "sysconcepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1663085362000,
        "permanentid" : "660eabe4339cc98004bccfe8916393b5393737c4a090cfc43cc40eae8d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aaf8defc2c309b712365",
        "transactionid" : 965747,
        "title" : "Iris Python Debug Scripting User Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663085361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101421:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085361993373844,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085315641,
        "syssize" : 5156,
        "sysdate" : 1663085361000,
        "haslayout" : "1",
        "topparent" : "3585454",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3585454,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
        "wordcount" : 355,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085362000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101421/0100/?lang=en",
        "modified" : 1663085304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085361993373844,
        "uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Iris Python Debug Scripting User Guide",
      "Uri" : "https://developer.arm.com/documentation/101421/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ..."
    },
    "childResults" : [ {
      "title" : "wait()",
      "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "printableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "clickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/wait--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "excerpt" : "wait() wait(timeout = None) Block until the breakpoint is triggered or the timeout expires. ... Return True if the breakpoint was triggered, False otherwise. ... wait() Fast ModelsIrisPython",
      "firstSentences" : "wait() wait(timeout = None) Block until the breakpoint is triggered or the timeout expires. Return True if the breakpoint was triggered, False otherwise. wait() Fast ModelsIrisPython",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris Python Debug Scripting User Guide",
        "uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris Python Debug Scripting User Guide ",
          "document_number" : "101421",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "3585454",
          "sysurihash" : "HDS1C0DEmRQUgkJr",
          "urihash" : "HDS1C0DEmRQUgkJr",
          "sysuri" : "https://developer.arm.com/documentation/101421/0100/en",
          "systransactionid" : 965747,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3585454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085304000,
          "sysconcepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085362000,
          "permanentid" : "660eabe4339cc98004bccfe8916393b5393737c4a090cfc43cc40eae8d3d",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aaf8defc2c309b712365",
          "transactionid" : 965747,
          "title" : "Iris Python Debug Scripting User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085361000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101421:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085361993373844,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085315641,
          "syssize" : 5156,
          "sysdate" : 1663085361000,
          "haslayout" : "1",
          "topparent" : "3585454",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3585454,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
          "wordcount" : 355,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085362000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101421/0100/?lang=en",
          "modified" : 1663085304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085361993373844,
          "uri" : "https://developer.arm.com/documentation/101421/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris Python Debug Scripting User Guide",
        "Uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "wait() ",
        "document_number" : "101421",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "3585454",
        "sysurihash" : "C9DmhxetIFJZBgbE",
        "urihash" : "C9DmhxetIFJZBgbE",
        "sysuri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3585454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085304000,
        "sysconcepts" : "breakpoint",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3585454,
        "parentitem" : "6320aaf8defc2c309b712365",
        "concepts" : "breakpoint",
        "documenttype" : "html",
        "isattachment" : "3585454",
        "sysindexeddate" : 1663085363000,
        "permanentid" : "f32caf94bcdc6dc6445b101259699532f4c8d084d3fe8dd73469640f6a39",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aaf9defc2c309b7123b1",
        "transactionid" : 965747,
        "title" : "wait() ",
        "products" : [ "Fast Models" ],
        "date" : 1663085363000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101421:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085363847711568,
        "sysisattachment" : "3585454",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3585454,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/wait--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085315641,
        "syssize" : 182,
        "sysdate" : 1663085363000,
        "haslayout" : "1",
        "topparent" : "3585454",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3585454,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085363000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/wait--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101421/0100/API-reference/Breakpoint/wait--?lang=en",
        "modified" : 1663085304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085363847711568,
        "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
        "syscollection" : "default"
      },
      "Title" : "wait()",
      "Uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "ClickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/wait--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/wait--",
      "Excerpt" : "wait() wait(timeout = None) Block until the breakpoint is triggered or the timeout expires. ... Return True if the breakpoint was triggered, False otherwise. ... wait() Fast ModelsIrisPython",
      "FirstSentences" : "wait() wait(timeout = None) Block until the breakpoint is triggered or the timeout expires. Return True if the breakpoint was triggered, False otherwise. wait() Fast ModelsIrisPython"
    }, {
      "title" : "get_evSrcId()",
      "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "printableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "clickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-evSrcId--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "excerpt" : "get_evSrcId() get_evSrcId(name) Get the event source id for the named event. ... Parameters name Name of the event. ... get_evSrcId() Fast ModelsIrisPython",
      "firstSentences" : "get_evSrcId() get_evSrcId(name) Get the event source id for the named event. Parameters name Name of the event. get_evSrcId() Fast ModelsIrisPython",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris Python Debug Scripting User Guide",
        "uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris Python Debug Scripting User Guide ",
          "document_number" : "101421",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "3585454",
          "sysurihash" : "HDS1C0DEmRQUgkJr",
          "urihash" : "HDS1C0DEmRQUgkJr",
          "sysuri" : "https://developer.arm.com/documentation/101421/0100/en",
          "systransactionid" : 965747,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3585454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085304000,
          "sysconcepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085362000,
          "permanentid" : "660eabe4339cc98004bccfe8916393b5393737c4a090cfc43cc40eae8d3d",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aaf8defc2c309b712365",
          "transactionid" : 965747,
          "title" : "Iris Python Debug Scripting User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085361000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101421:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085361993373844,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085315641,
          "syssize" : 5156,
          "sysdate" : 1663085361000,
          "haslayout" : "1",
          "topparent" : "3585454",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3585454,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
          "wordcount" : 355,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085362000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101421/0100/?lang=en",
          "modified" : 1663085304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085361993373844,
          "uri" : "https://developer.arm.com/documentation/101421/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris Python Debug Scripting User Guide",
        "Uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "get_evSrcId() ",
        "document_number" : "101421",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "3585454",
        "sysurihash" : "Y3Ytur1l7rif0Aðo",
        "urihash" : "Y3Ytur1l7rif0Aðo",
        "sysuri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3585454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085304000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3585454,
        "parentitem" : "6320aaf8defc2c309b712365",
        "documenttype" : "html",
        "isattachment" : "3585454",
        "sysindexeddate" : 1663085363000,
        "permanentid" : "407613c65f9203e1dcc2bb33e08ee3f84285be089755ffe96d1fc3939226",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aaf9defc2c309b7123a9",
        "transactionid" : 965747,
        "title" : "get_evSrcId() ",
        "products" : [ "Fast Models" ],
        "date" : 1663085363000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101421:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085363810195651,
        "sysisattachment" : "3585454",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3585454,
        "size" : 147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-evSrcId--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085315641,
        "syssize" : 147,
        "sysdate" : 1663085363000,
        "haslayout" : "1",
        "topparent" : "3585454",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3585454,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085363000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-evSrcId--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101421/0100/API-reference/EventCallbackManager/get-evSrcId--?lang=en",
        "modified" : 1663085304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085363810195651,
        "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
        "syscollection" : "default"
      },
      "Title" : "get_evSrcId()",
      "Uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "ClickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-evSrcId--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-evSrcId--",
      "Excerpt" : "get_evSrcId() get_evSrcId(name) Get the event source id for the named event. ... Parameters name Name of the event. ... get_evSrcId() Fast ModelsIrisPython",
      "FirstSentences" : "get_evSrcId() get_evSrcId(name) Get the event source id for the named event. Parameters name Name of the event. get_evSrcId() Fast ModelsIrisPython"
    }, {
      "title" : "get_info()",
      "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "printableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "clickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-info--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "excerpt" : "get_info() get_info() Yield EventSourceInfo for all events in the target instance. ... get_info() Fast ModelsIrisPython",
      "firstSentences" : "get_info() get_info() Yield EventSourceInfo for all events in the target instance. get_info() Fast ModelsIrisPython",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris Python Debug Scripting User Guide",
        "uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris Python Debug Scripting User Guide ",
          "document_number" : "101421",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "3585454",
          "sysurihash" : "HDS1C0DEmRQUgkJr",
          "urihash" : "HDS1C0DEmRQUgkJr",
          "sysuri" : "https://developer.arm.com/documentation/101421/0100/en",
          "systransactionid" : 965747,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3585454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085304000,
          "sysconcepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "Python ; documentation ; arm ; Non-Confidential ; v11 ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085362000,
          "permanentid" : "660eabe4339cc98004bccfe8916393b5393737c4a090cfc43cc40eae8d3d",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aaf8defc2c309b712365",
          "transactionid" : 965747,
          "title" : "Iris Python Debug Scripting User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085361000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101421:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085361993373844,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085315641,
          "syssize" : 5156,
          "sysdate" : 1663085361000,
          "haslayout" : "1",
          "topparent" : "3585454",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3585454,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
          "wordcount" : 355,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085362000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101421/0100/?lang=en",
          "modified" : 1663085304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085361993373844,
          "uri" : "https://developer.arm.com/documentation/101421/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris Python Debug Scripting User Guide",
        "Uri" : "https://developer.arm.com/documentation/101421/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101421/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris Python Debug Scripting User Guide Version 1.0 This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "get_info() ",
        "document_number" : "101421",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "3585454",
        "sysurihash" : "gpRJpvlx3BfJ1wlU",
        "urihash" : "gpRJpvlx3BfJ1wlU",
        "sysuri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3585454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085304000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3585454,
        "parentitem" : "6320aaf8defc2c309b712365",
        "documenttype" : "html",
        "isattachment" : "3585454",
        "sysindexeddate" : 1663085363000,
        "permanentid" : "df1e6b7e7b6212ddb8f10581311989782a4f117dee258108c567c13bfb73",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aaf9defc2c309b7123a8",
        "transactionid" : 965747,
        "title" : "get_info() ",
        "products" : [ "Fast Models" ],
        "date" : 1663085363000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101421:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085363741105461,
        "sysisattachment" : "3585454",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3585454,
        "size" : 115,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-info--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085315641,
        "syssize" : 115,
        "sysdate" : 1663085363000,
        "haslayout" : "1",
        "topparent" : "3585454",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3585454,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085363000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-info--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101421/0100/API-reference/EventCallbackManager/get-info--?lang=en",
        "modified" : 1663085304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085363741105461,
        "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
        "syscollection" : "default"
      },
      "Title" : "get_info()",
      "Uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "ClickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/EventCallbackManager/get-info--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/EventCallbackManager/get-info--",
      "Excerpt" : "get_info() get_info() Yield EventSourceInfo for all events in the target instance. ... get_info() Fast ModelsIrisPython",
      "FirstSentences" : "get_info() get_info() Yield EventSourceInfo for all events in the target instance. get_info() Fast ModelsIrisPython"
    } ],
    "totalNumberOfChildResults" : 65,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "enable() ",
      "document_number" : "101421",
      "document_version" : "0100",
      "content_type" : "User Guide",
      "systopparent" : "3585454",
      "sysurihash" : "mr8Pxk08pñgBwio1",
      "urihash" : "mr8Pxk08pñgBwio1",
      "sysuri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
      "systransactionid" : 965747,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1663113600000,
      "topparentid" : 3585454,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663085304000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 3585454,
      "parentitem" : "6320aaf8defc2c309b712365",
      "documenttype" : "html",
      "isattachment" : "3585454",
      "sysindexeddate" : 1663085363000,
      "permanentid" : "ceb6928458302ca4b896384e8b7965a2a1b8c2d0803e626951124e725f9a",
      "syslanguage" : [ "English" ],
      "itemid" : "6320aaf9defc2c309b7123ae",
      "transactionid" : 965747,
      "title" : "enable() ",
      "products" : [ "Fast Models" ],
      "date" : 1663085363000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "101421:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663085363880956007,
      "sysisattachment" : "3585454",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3585454,
      "size" : 96,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/enable--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663085315641,
      "syssize" : 96,
      "sysdate" : 1663085363000,
      "haslayout" : "1",
      "topparent" : "3585454",
      "label_version" : "0100",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3585454,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This book describes the iris.debug Python package. iris.debug is a Python scripting interface to Fast Models which uses Iris as its backend. It allows you to interact with models, including connecting to and configuring them, performing execution control, and accessing registers and memory.",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0100-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663085363000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/enable--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101421/0100/API-reference/Breakpoint/enable--?lang=en",
      "modified" : 1663085304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663085363880956007,
      "uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
      "syscollection" : "default"
    },
    "Title" : "enable()",
    "Uri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "PrintableUri" : "https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "ClickUri" : "https://developer.arm.com/documentation/101421/0100/API-reference/Breakpoint/enable--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101421/0100/en/API-reference/Breakpoint/enable--",
    "Excerpt" : "enable() enable() Enable the breakpoint if the model supports it. ... enable() Fast ModelsIrisPython",
    "FirstSentences" : "enable() enable() Enable the breakpoint if the model supports it. enable() Fast ModelsIrisPython"
  }, {
    "title" : "handleMessage()",
    "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "printableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "clickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "excerpt" : "handleMessage() handleMessage() function. ... int64_t handleMessage(void *handle_message_context, const uint64_t *message);\\nint64_t IrisCore_ ... message A U64JSON-encoded message.",
    "firstSentences" : "handleMessage() handleMessage() function. int64_t handleMessage(void *handle_message_context, const uint64_t *message);\\nint64_t IrisCore_handleMessage(void *iris_core_context, const uint64_t * ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Iris User Guide",
      "uri" : "https://developer.arm.com/documentation/101196/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101196/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Iris User Guide ",
        "document_number" : "101196",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "4832979",
        "sysurihash" : "txtE1ðiidh88J2ms",
        "urihash" : "txtE1ðiidh88J2ms",
        "sysuri" : "https://developer.arm.com/documentation/101196/0100/en",
        "systransactionid" : 965745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4832979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085263000,
        "sysconcepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1663085312000,
        "permanentid" : "5d177e2301c140211da9481e95b6097f75be491cfa0b432dc56e78f6d698",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aacfe60c8274af98ea60",
        "transactionid" : 965745,
        "title" : "Iris User Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663085312000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101196:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085312868848465,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5327,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085292275,
        "syssize" : 5327,
        "sysdate" : 1663085312000,
        "haslayout" : "1",
        "topparent" : "4832979",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4832979,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
        "wordcount" : 351,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085312000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101196/0100/?lang=en",
        "modified" : 1663085263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085312868848465,
        "uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Iris User Guide",
      "Uri" : "https://developer.arm.com/documentation/101196/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ..."
    },
    "childResults" : [ {
      "title" : "irisInitPlugin()",
      "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "printableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "clickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "excerpt" : "irisInitPlugin() irisInitPlugin() function. ... int64_t irisInitPlugin(IrisC_Functions *functions); Iris plug-in entry point. ... This function should be exported by an Iris plug-in DSO.",
      "firstSentences" : "irisInitPlugin() irisInitPlugin() function. int64_t irisInitPlugin(IrisC_Functions *functions); Iris plug-in entry point. This function should be exported by an Iris plug-in DSO. Arguments: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris User Guide",
        "uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris User Guide ",
          "document_number" : "101196",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "4832979",
          "sysurihash" : "txtE1ðiidh88J2ms",
          "urihash" : "txtE1ðiidh88J2ms",
          "sysuri" : "https://developer.arm.com/documentation/101196/0100/en",
          "systransactionid" : 965745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 4832979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085263000,
          "sysconcepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085312000,
          "permanentid" : "5d177e2301c140211da9481e95b6097f75be491cfa0b432dc56e78f6d698",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aacfe60c8274af98ea60",
          "transactionid" : 965745,
          "title" : "Iris User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085312000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101196:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085312868848465,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085292275,
          "syssize" : 5327,
          "sysdate" : 1663085312000,
          "haslayout" : "1",
          "topparent" : "4832979",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4832979,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
          "wordcount" : 351,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-14",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085312000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101196/0100/?lang=en",
          "modified" : 1663085263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085312868848465,
          "uri" : "https://developer.arm.com/documentation/101196/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris User Guide",
        "Uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "irisInitPlugin() ",
        "document_number" : "101196",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "4832979",
        "sysurihash" : "5kLzPo3ñUeAðfUYb",
        "urihash" : "5kLzPo3ñUeAðfUYb",
        "sysuri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4832979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085263000,
        "sysconcepts" : "IrisC ; pointers ; plug-in ; Iris ; code indicating",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 4832979,
        "parentitem" : "6320aacfe60c8274af98ea60",
        "concepts" : "IrisC ; pointers ; plug-in ; Iris ; code indicating",
        "documenttype" : "html",
        "isattachment" : "4832979",
        "sysindexeddate" : 1663085363000,
        "permanentid" : "87d17fc11c5221c58d57a09ed60616b79562bc8c82700899fa6cc5639688",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aad1e60c8274af98ea8f",
        "transactionid" : 965747,
        "title" : "irisInitPlugin() ",
        "products" : [ "Fast Models" ],
        "date" : 1663085363000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101196:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085363097282981,
        "sysisattachment" : "4832979",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4832979,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085292275,
        "syssize" : 452,
        "sysdate" : 1663085363000,
        "haslayout" : "1",
        "topparent" : "4832979",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4832979,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085363000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--?lang=en",
        "modified" : 1663085263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085363097282981,
        "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
        "syscollection" : "default"
      },
      "Title" : "irisInitPlugin()",
      "Uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "ClickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/irisInitPlugin--",
      "Excerpt" : "irisInitPlugin() irisInitPlugin() function. ... int64_t irisInitPlugin(IrisC_Functions *functions); Iris plug-in entry point. ... This function should be exported by an Iris plug-in DSO.",
      "FirstSentences" : "irisInitPlugin() irisInitPlugin() function. int64_t irisInitPlugin(IrisC_Functions *functions); Iris plug-in entry point. This function should be exported by an Iris plug-in DSO. Arguments: ..."
    }, {
      "title" : "General IrisC functions",
      "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "printableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "clickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "excerpt" : "General IrisC functions These IrisC functions are implemented by IrisSupportLib and some must also be implemented by users of IrisSupportLib. ... General IrisC functions Fast ModelsIris",
      "firstSentences" : "General IrisC functions These IrisC functions are implemented by IrisSupportLib and some must also be implemented by users of IrisSupportLib. General IrisC functions Fast ModelsIris",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris User Guide",
        "uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris User Guide ",
          "document_number" : "101196",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "4832979",
          "sysurihash" : "txtE1ðiidh88J2ms",
          "urihash" : "txtE1ðiidh88J2ms",
          "sysuri" : "https://developer.arm.com/documentation/101196/0100/en",
          "systransactionid" : 965745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 4832979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085263000,
          "sysconcepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085312000,
          "permanentid" : "5d177e2301c140211da9481e95b6097f75be491cfa0b432dc56e78f6d698",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aacfe60c8274af98ea60",
          "transactionid" : 965745,
          "title" : "Iris User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085312000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101196:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085312868848465,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085292275,
          "syssize" : 5327,
          "sysdate" : 1663085312000,
          "haslayout" : "1",
          "topparent" : "4832979",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4832979,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
          "wordcount" : 351,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-14",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085312000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101196/0100/?lang=en",
          "modified" : 1663085263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085312868848465,
          "uri" : "https://developer.arm.com/documentation/101196/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris User Guide",
        "Uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "General IrisC functions ",
        "document_number" : "101196",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "4832979",
        "sysurihash" : "C1tBUyPZ0ai2HñT5",
        "urihash" : "C1tBUyPZ0ai2HñT5",
        "sysuri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 4832979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085263000,
        "sysconcepts" : "IrisSupportLib ; IrisC",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 4832979,
        "parentitem" : "6320aacfe60c8274af98ea60",
        "concepts" : "IrisSupportLib ; IrisC",
        "documenttype" : "html",
        "isattachment" : "4832979",
        "sysindexeddate" : 1663085359000,
        "permanentid" : "495bd21f4f00bb39583604bb20b37d8196d7ee3e7254246837892d5f342b",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aad1e60c8274af98ea88",
        "transactionid" : 965747,
        "title" : "General IrisC functions ",
        "products" : [ "Fast Models" ],
        "date" : 1663085359000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101196:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085359222448077,
        "sysisattachment" : "4832979",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4832979,
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085292275,
        "syssize" : 181,
        "sysdate" : 1663085359000,
        "haslayout" : "1",
        "topparent" : "4832979",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4832979,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085359000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions?lang=en",
        "modified" : 1663085263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085359222448077,
        "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
        "syscollection" : "default"
      },
      "Title" : "General IrisC functions",
      "Uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "ClickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions",
      "Excerpt" : "General IrisC functions These IrisC functions are implemented by IrisSupportLib and some must also be implemented by users of IrisSupportLib. ... General IrisC functions Fast ModelsIris",
      "FirstSentences" : "General IrisC functions These IrisC functions are implemented by IrisSupportLib and some must also be implemented by users of IrisSupportLib. General IrisC functions Fast ModelsIris"
    }, {
      "title" : "IrisC_AsyncMessage flags",
      "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "printableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "clickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "excerpt" : "IrisC_AsyncMessage flags IrisC_AsyncMessage flags. ... IrisC_AsyncMessage_Default Default non-blocking behavior. ... Returns immediately if there are no outstanding messages to process.",
      "firstSentences" : "IrisC_AsyncMessage flags IrisC_AsyncMessage flags. IrisC_AsyncMessage_Default Default non-blocking behavior. Returns immediately if there are no outstanding messages to process. IrisC_AsyncMessage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Iris User Guide",
        "uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Iris User Guide ",
          "document_number" : "101196",
          "document_version" : "0100",
          "content_type" : "User Guide",
          "systopparent" : "4832979",
          "sysurihash" : "txtE1ðiidh88J2ms",
          "urihash" : "txtE1ðiidh88J2ms",
          "sysuri" : "https://developer.arm.com/documentation/101196/0100/en",
          "systransactionid" : 965745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 4832979,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085263000,
          "sysconcepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Iris User ; Confidentiality ; trace ; arm ; v11 ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1663085312000,
          "permanentid" : "5d177e2301c140211da9481e95b6097f75be491cfa0b432dc56e78f6d698",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aacfe60c8274af98ea60",
          "transactionid" : 965745,
          "title" : "Iris User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085312000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101196:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085312868848465,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085292275,
          "syssize" : 5327,
          "sysdate" : 1663085312000,
          "haslayout" : "1",
          "topparent" : "4832979",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4832979,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
          "wordcount" : 351,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-14",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085312000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101196/0100/?lang=en",
          "modified" : 1663085263000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085312868848465,
          "uri" : "https://developer.arm.com/documentation/101196/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Iris User Guide",
        "Uri" : "https://developer.arm.com/documentation/101196/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101196/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Iris User Guide Version 1.0 This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IrisC_AsyncMessage flags ",
        "document_number" : "101196",
        "document_version" : "0100",
        "content_type" : "User Guide",
        "systopparent" : "4832979",
        "sysurihash" : "LAñwkð3qðZPZurWA",
        "urihash" : "LAñwkð3qðZPZurWA",
        "sysuri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
        "systransactionid" : 965747,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4832979,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085263000,
        "sysconcepts" : "outstanding messages ; request ; response ; AsyncMessage ; IrisC ; processAsyncMessages ; Fast ModelsIris ; deadlock situations",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 4832979,
        "parentitem" : "6320aacfe60c8274af98ea60",
        "concepts" : "outstanding messages ; request ; response ; AsyncMessage ; IrisC ; processAsyncMessages ; Fast ModelsIris ; deadlock situations",
        "documenttype" : "html",
        "isattachment" : "4832979",
        "sysindexeddate" : 1663085359000,
        "permanentid" : "ea9d29accefdf5e992e7b289a15ced6d34dc1b3066e6e2a220a3aff31641",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aad1e60c8274af98ea8e",
        "transactionid" : 965747,
        "title" : "IrisC_AsyncMessage flags ",
        "products" : [ "Fast Models" ],
        "date" : 1663085359000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101196:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085359180461114,
        "sysisattachment" : "4832979",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 4832979,
        "size" : 686,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085292275,
        "syssize" : 686,
        "sysdate" : 1663085359000,
        "haslayout" : "1",
        "topparent" : "4832979",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4832979,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085359000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags?lang=en",
        "modified" : 1663085263000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085359180461114,
        "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
        "syscollection" : "default"
      },
      "Title" : "IrisC_AsyncMessage flags",
      "Uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "ClickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/IrisC-AsyncMessage-flags",
      "Excerpt" : "IrisC_AsyncMessage flags IrisC_AsyncMessage flags. ... IrisC_AsyncMessage_Default Default non-blocking behavior. ... Returns immediately if there are no outstanding messages to process.",
      "FirstSentences" : "IrisC_AsyncMessage flags IrisC_AsyncMessage flags. IrisC_AsyncMessage_Default Default non-blocking behavior. Returns immediately if there are no outstanding messages to process. IrisC_AsyncMessage ..."
    } ],
    "totalNumberOfChildResults" : 283,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "handleMessage() ",
      "document_number" : "101196",
      "document_version" : "0100",
      "content_type" : "User Guide",
      "systopparent" : "4832979",
      "sysurihash" : "61EAyZsvFBaEDHA9",
      "urihash" : "61EAyZsvFBaEDHA9",
      "sysuri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
      "systransactionid" : 965747,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 4832979,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663085263000,
      "sysconcepts" : "handleMessage ; IrisClient ; IrisCore ; context pointer ; response ; request ; iris ; indicating ; IrisErrorCode ; notification ; destination",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 4832979,
      "parentitem" : "6320aacfe60c8274af98ea60",
      "concepts" : "handleMessage ; IrisClient ; IrisCore ; context pointer ; response ; request ; iris ; indicating ; IrisErrorCode ; notification ; destination",
      "documenttype" : "html",
      "isattachment" : "4832979",
      "sysindexeddate" : 1663085363000,
      "permanentid" : "a0bbdc30b2054385b52e8aa3a6bf07060d41d7237204c3f031998ca70665",
      "syslanguage" : [ "English" ],
      "itemid" : "6320aad1e60c8274af98ea89",
      "transactionid" : 965747,
      "title" : "handleMessage() ",
      "products" : [ "Fast Models" ],
      "date" : 1663085363000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "101196:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663085363132795326,
      "sysisattachment" : "4832979",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 4832979,
      "size" : 1318,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663085292275,
      "syssize" : 1318,
      "sysdate" : 1663085363000,
      "haslayout" : "1",
      "topparent" : "4832979",
      "label_version" : "0100",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4832979,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This document describes the Iris interface for debug and trace on Fast Models and other targets. Iris defines a generic function call mechanism, an object model, and a set of concrete functions for debug and trace.",
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0100-14",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663085363000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--?lang=en",
      "modified" : 1663085263000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663085363132795326,
      "uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
      "syscollection" : "default"
    },
    "Title" : "handleMessage()",
    "Uri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "PrintableUri" : "https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "ClickUri" : "https://developer.arm.com/documentation/101196/0100/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101196/0100/en/Generic-function-call-interface/IrisC-interface/General-IrisC-functions/handleMessage--",
    "Excerpt" : "handleMessage() handleMessage() function. ... int64_t handleMessage(void *handle_message_context, const uint64_t *message);\\nint64_t IrisCore_ ... message A U64JSON-encoded message.",
    "FirstSentences" : "handleMessage() handleMessage() function. int64_t handleMessage(void *handle_message_context, const uint64_t *message);\\nint64_t IrisCore_handleMessage(void *iris_core_context, const uint64_t * ..."
  }, {
    "title" : "Class reference",
    "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "printableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "clickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "excerpt" : "Class reference This appendix describes the classes that create, initialize, and communicate with a ... Note Implementing the CADIDisassemblerCB, CADIDisassembler, CADIProfilingCallbacks, and ...",
    "firstSentences" : "Class reference This appendix describes the classes that create, initialize, and communicate with a simulation. Note Implementing the CADIDisassemblerCB, CADIDisassembler, CADIProfilingCallbacks, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Component Architecture Debug Interface User Guide",
      "uri" : "https://developer.arm.com/documentation/100963/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100963/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Component Architecture Debug Interface User Guide ",
        "document_number" : "100963",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3712133",
        "sysurihash" : "rqYESRoiQtkEhees",
        "urihash" : "rqYESRoiQtkEhees",
        "sysuri" : "https://developer.arm.com/documentation/100963/0200/en",
        "systransactionid" : 965744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 3712133,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085206000,
        "sysconcepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663085285000,
        "permanentid" : "4f3415bf93a2f2ef30eb1516d819ae653e8cbce736341c60d6849b2f5b39",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa96e60c8274af98e90e",
        "transactionid" : 965744,
        "title" : "Component Architecture Debug Interface User Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663085284000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100963:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085284467846483,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085233871,
        "syssize" : 5274,
        "sysdate" : 1663085284000,
        "haslayout" : "1",
        "topparent" : "3712133",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3712133,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
        "wordcount" : 350,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085285000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100963/0200/?lang=en",
        "modified" : 1663085206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085284467846483,
        "uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Component Architecture Debug Interface User Guide",
      "Uri" : "https://developer.arm.com/documentation/100963/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ..."
    },
    "childResults" : [ {
      "title" : "CADI class",
      "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "printableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "clickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADI-class?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "excerpt" : "CADI class This section describes the CADI class and its methods. ... CADI class Fast ModelsCADI",
      "firstSentences" : "CADI class This section describes the CADI class and its methods. CADI class Fast ModelsCADI",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Component Architecture Debug Interface User Guide",
        "uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Component Architecture Debug Interface User Guide ",
          "document_number" : "100963",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3712133",
          "sysurihash" : "rqYESRoiQtkEhees",
          "urihash" : "rqYESRoiQtkEhees",
          "sysuri" : "https://developer.arm.com/documentation/100963/0200/en",
          "systransactionid" : 965744,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3712133,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085206000,
          "sysconcepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085285000,
          "permanentid" : "4f3415bf93a2f2ef30eb1516d819ae653e8cbce736341c60d6849b2f5b39",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa96e60c8274af98e90e",
          "transactionid" : 965744,
          "title" : "Component Architecture Debug Interface User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085284000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100963:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085284467846483,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5274,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085233871,
          "syssize" : 5274,
          "sysdate" : 1663085284000,
          "haslayout" : "1",
          "topparent" : "3712133",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3712133,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
          "wordcount" : 350,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-11",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085285000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100963/0200/?lang=en",
          "modified" : 1663085206000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085284467846483,
          "uri" : "https://developer.arm.com/documentation/100963/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Component Architecture Debug Interface User Guide",
        "Uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CADI class ",
        "document_number" : "100963",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3712133",
        "sysurihash" : "Rsjvqg4HvXT1z4yl",
        "urihash" : "Rsjvqg4HvXT1z4yl",
        "sysuri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
        "systransactionid" : 965744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3712133,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085206000,
        "sysconcepts" : "CADI",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3712133,
        "parentitem" : "6320aa96e60c8274af98e90e",
        "concepts" : "CADI",
        "documenttype" : "html",
        "isattachment" : "3712133",
        "sysindexeddate" : 1663085286000,
        "permanentid" : "6d8d2625cab18aed811751c3219ab6dd3410acee1862d178a7b029fe1c05",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa98e60c8274af98e998",
        "transactionid" : 965744,
        "title" : "CADI class ",
        "products" : [ "Fast Models" ],
        "date" : 1663085286000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100963:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085286818477451,
        "sysisattachment" : "3712133",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3712133,
        "size" : 92,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADI-class?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085233871,
        "syssize" : 92,
        "sysdate" : 1663085286000,
        "haslayout" : "1",
        "topparent" : "3712133",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3712133,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085286000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADI-class?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100963/0200/Class-reference/CADI-class?lang=en",
        "modified" : 1663085206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085286818477451,
        "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
        "syscollection" : "default"
      },
      "Title" : "CADI class",
      "Uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "ClickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADI-class?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADI-class",
      "Excerpt" : "CADI class This section describes the CADI class and its methods. ... CADI class Fast ModelsCADI",
      "FirstSentences" : "CADI class This section describes the CADI class and its methods. CADI class Fast ModelsCADI"
    }, {
      "title" : "CADIDisassembler::GetAddressForSourceReference()",
      "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "printableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "clickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "excerpt" : "CADIDisassembler::GetAddressForSourceReference() This method is used to obtain the first address for a ... virtual CADIDisassemblerStatus CADIDisassembler::GetAddressForSourceReference(\\n",
      "firstSentences" : "CADIDisassembler::GetAddressForSourceReference() This method is used to obtain the first address for a specified source line in a specified file. virtual CADIDisassemblerStatus CADIDisassembler:: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Component Architecture Debug Interface User Guide",
        "uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Component Architecture Debug Interface User Guide ",
          "document_number" : "100963",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3712133",
          "sysurihash" : "rqYESRoiQtkEhees",
          "urihash" : "rqYESRoiQtkEhees",
          "sysuri" : "https://developer.arm.com/documentation/100963/0200/en",
          "systransactionid" : 965744,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3712133,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085206000,
          "sysconcepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085285000,
          "permanentid" : "4f3415bf93a2f2ef30eb1516d819ae653e8cbce736341c60d6849b2f5b39",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa96e60c8274af98e90e",
          "transactionid" : 965744,
          "title" : "Component Architecture Debug Interface User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085284000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100963:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085284467846483,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5274,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085233871,
          "syssize" : 5274,
          "sysdate" : 1663085284000,
          "haslayout" : "1",
          "topparent" : "3712133",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3712133,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
          "wordcount" : 350,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-11",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085285000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100963/0200/?lang=en",
          "modified" : 1663085206000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085284467846483,
          "uri" : "https://developer.arm.com/documentation/100963/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Component Architecture Debug Interface User Guide",
        "Uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CADIDisassembler::GetAddressForSourceReference() ",
        "document_number" : "100963",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3712133",
        "sysurihash" : "VoKqNZxpxINk0jnm",
        "urihash" : "VoKqNZxpxINk0jnm",
        "sysuri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
        "systransactionid" : 965744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 3712133,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085206000,
        "sysconcepts" : "sourceLine ; const char ; string ; CADIAddr ; uint32 ; GetAddressForSourceReference ; CADIDisassembler",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3712133,
        "parentitem" : "6320aa96e60c8274af98e90e",
        "concepts" : "sourceLine ; const char ; string ; CADIAddr ; uint32 ; GetAddressForSourceReference ; CADIDisassembler",
        "documenttype" : "html",
        "isattachment" : "3712133",
        "sysindexeddate" : 1663085285000,
        "permanentid" : "b277961f8db53a00a54aa5b39ad5868c9f0eaf816b2a694a84091a3d244f",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa98e60c8274af98e9e6",
        "transactionid" : 965744,
        "title" : "CADIDisassembler::GetAddressForSourceReference() ",
        "products" : [ "Fast Models" ],
        "date" : 1663085284000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100963:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085284553253955,
        "sysisattachment" : "3712133",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3712133,
        "size" : 696,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085233823,
        "syssize" : 696,
        "sysdate" : 1663085284000,
        "haslayout" : "1",
        "topparent" : "3712133",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3712133,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085285000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100963/0200/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--?lang=en",
        "modified" : 1663085206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085284553253955,
        "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
        "syscollection" : "default"
      },
      "Title" : "CADIDisassembler::GetAddressForSourceReference()",
      "Uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "ClickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIDisassembler-class/CADIDisassembler--GetAddressForSourceReference--",
      "Excerpt" : "CADIDisassembler::GetAddressForSourceReference() This method is used to obtain the first address for a ... virtual CADIDisassemblerStatus CADIDisassembler::GetAddressForSourceReference(\\n",
      "FirstSentences" : "CADIDisassembler::GetAddressForSourceReference() This method is used to obtain the first address for a specified source line in a specified file. virtual CADIDisassemblerStatus CADIDisassembler:: ..."
    }, {
      "title" : "CADIErrorCallback class",
      "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "printableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "clickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIErrorCallback-class?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "excerpt" : "CADIErrorCallback class This section describes the CADIErrorCallback class, which is the base class for error callback handlers that are addressed ... CADIErrorCallback class Fast ModelsCADI",
      "firstSentences" : "CADIErrorCallback class This section describes the CADIErrorCallback class, which is the base class for error callback handlers that are addressed during instantiation. CADIErrorCallback class ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Component Architecture Debug Interface User Guide",
        "uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Component Architecture Debug Interface User Guide ",
          "document_number" : "100963",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3712133",
          "sysurihash" : "rqYESRoiQtkEhees",
          "urihash" : "rqYESRoiQtkEhees",
          "sysuri" : "https://developer.arm.com/documentation/100963/0200/en",
          "systransactionid" : 965744,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3712133,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085206000,
          "sysconcepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; Non-Confidential ; Confidentiality ; applications ; arm ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085285000,
          "permanentid" : "4f3415bf93a2f2ef30eb1516d819ae653e8cbce736341c60d6849b2f5b39",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa96e60c8274af98e90e",
          "transactionid" : 965744,
          "title" : "Component Architecture Debug Interface User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085284000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100963:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085284467846483,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5274,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085233871,
          "syssize" : 5274,
          "sysdate" : 1663085284000,
          "haslayout" : "1",
          "topparent" : "3712133",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3712133,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
          "wordcount" : 350,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-11",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085285000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100963/0200/?lang=en",
          "modified" : 1663085206000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085284467846483,
          "uri" : "https://developer.arm.com/documentation/100963/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Component Architecture Debug Interface User Guide",
        "Uri" : "https://developer.arm.com/documentation/100963/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100963/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Component Architecture Debug Interface User Guide Version 2.0 This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface ( ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CADIErrorCallback class ",
        "document_number" : "100963",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3712133",
        "sysurihash" : "IeLHnChyyPTJVBJx",
        "urihash" : "IeLHnChyyPTJVBJx",
        "sysuri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
        "systransactionid" : 965744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3712133,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085206000,
        "sysconcepts" : "CADIErrorCallback ; callback handlers ; instantiation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3712133,
        "parentitem" : "6320aa96e60c8274af98e90e",
        "concepts" : "CADIErrorCallback ; callback handlers ; instantiation",
        "documenttype" : "html",
        "isattachment" : "3712133",
        "sysindexeddate" : 1663085285000,
        "permanentid" : "3f7a872deee843eb3d84255ee6147bfdb835a311f5394c1bd5c489fe2485",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa98e60c8274af98e979",
        "transactionid" : 965744,
        "title" : "CADIErrorCallback class ",
        "products" : [ "Fast Models" ],
        "date" : 1663085284000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100963:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085284509006727,
        "sysisattachment" : "3712133",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3712133,
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIErrorCallback-class?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085233806,
        "syssize" : 208,
        "sysdate" : 1663085284000,
        "haslayout" : "1",
        "topparent" : "3712133",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3712133,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-11",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085285000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIErrorCallback-class?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100963/0200/Class-reference/CADIErrorCallback-class?lang=en",
        "modified" : 1663085206000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085284509006727,
        "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
        "syscollection" : "default"
      },
      "Title" : "CADIErrorCallback class",
      "Uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "ClickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference/CADIErrorCallback-class?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference/CADIErrorCallback-class",
      "Excerpt" : "CADIErrorCallback class This section describes the CADIErrorCallback class, which is the base class for error callback handlers that are addressed ... CADIErrorCallback class Fast ModelsCADI",
      "FirstSentences" : "CADIErrorCallback class This section describes the CADIErrorCallback class, which is the base class for error callback handlers that are addressed during instantiation. CADIErrorCallback class ..."
    } ],
    "totalNumberOfChildResults" : 261,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Class reference ",
      "document_number" : "100963",
      "document_version" : "0200",
      "content_type" : "User Guide",
      "systopparent" : "3712133",
      "sysurihash" : "DHliloCWeEVBKp2g",
      "urihash" : "DHliloCWeEVBKp2g",
      "sysuri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
      "systransactionid" : 965744,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 3712133,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663085206000,
      "sysconcepts" : "applications ; CADIProfilingCallbacks ; CADIDisassemblerCB ; simulation ; initialize",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 3712133,
      "parentitem" : "6320aa96e60c8274af98e90e",
      "concepts" : "applications ; CADIProfilingCallbacks ; CADIDisassemblerCB ; simulation ; initialize",
      "documenttype" : "html",
      "isattachment" : "3712133",
      "sysindexeddate" : 1663085286000,
      "permanentid" : "8c5cca00c44f1e5e9f40dfd67ec98c62d5c35a9dd6ae9e8651298a2b921b",
      "syslanguage" : [ "English" ],
      "itemid" : "6320aa97e60c8274af98e964",
      "transactionid" : 965744,
      "title" : "Class reference ",
      "products" : [ "Fast Models" ],
      "date" : 1663085286000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "100963:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663085286857969505,
      "sysisattachment" : "3712133",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3712133,
      "size" : 359,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663085233871,
      "syssize" : 359,
      "sysdate" : 1663085286000,
      "haslayout" : "1",
      "topparent" : "3712133",
      "label_version" : "0200",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3712133,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This document describes the class hierarchy and programming interfaces for version 2.0 of the Component Architecture Debug Interface (CADI). It is intended for users writing applications and debug tools that use the CADI interface.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0200-11",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663085286000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100963/0200/Class-reference?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100963/0200/Class-reference?lang=en",
      "modified" : 1663085206000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663085286857969505,
      "uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
      "syscollection" : "default"
    },
    "Title" : "Class reference",
    "Uri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "PrintableUri" : "https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "ClickUri" : "https://developer.arm.com/documentation/100963/0200/Class-reference?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100963/0200/en/Class-reference",
    "Excerpt" : "Class reference This appendix describes the classes that create, initialize, and communicate with a ... Note Implementing the CADIDisassemblerCB, CADIDisassembler, CADIProfilingCallbacks, and ...",
    "FirstSentences" : "Class reference This appendix describes the classes that create, initialize, and communicate with a simulation. Note Implementing the CADIDisassemblerCB, CADIDisassembler, CADIProfilingCallbacks, ..."
  }, {
    "title" : "AMBA-PV Extensions to TLM User Guide",
    "uri" : "https://developer.arm.com/documentation/100962/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100962/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
    "excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AMBA-PV classes",
      "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "printableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "clickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "excerpt" : "AMBA-PV classes This chapter describes the AMBA-PV class hierarchy and each major class. ... AMBA-PV classes Fast ModelsAMBA-PV",
      "firstSentences" : "AMBA-PV classes This chapter describes the AMBA-PV class hierarchy and each major class. AMBA-PV classes Fast ModelsAMBA-PV",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA-PV Extensions to TLM User Guide",
        "uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA-PV Extensions to TLM User Guide ",
          "document_number" : "100962",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3570261",
          "sysurihash" : "RUlñBMHzðLy9jCJg",
          "urihash" : "RUlñBMHzðLy9jCJg",
          "sysuri" : "https://developer.arm.com/documentation/100962/0200/en",
          "systransactionid" : 965742,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3570261,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085121000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085147000,
          "permanentid" : "85dee7d3dd68ea3829ce80fc025f6be97dece7b41fe5d7898b34818baf29",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa41e60c8274af98e888",
          "transactionid" : 965742,
          "title" : "AMBA-PV Extensions to TLM User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085147000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100962:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085147291210587,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5691,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085137295,
          "syssize" : 5691,
          "sysdate" : 1663085147000,
          "haslayout" : "1",
          "topparent" : "3570261",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3570261,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
          "wordcount" : 362,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-09",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100962/0200/?lang=en",
          "modified" : 1663085121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085147291210587,
          "uri" : "https://developer.arm.com/documentation/100962/0200/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA-PV Extensions to TLM User Guide",
        "Uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA-PV classes ",
        "document_number" : "100962",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3570261",
        "sysurihash" : "aR3wuBma4kðOKWvñ",
        "urihash" : "aR3wuBma4kðOKWvñ",
        "sysuri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
        "systransactionid" : 965742,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 3570261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085121000,
        "sysconcepts" : "AMBA-PV",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3570261,
        "parentitem" : "6320aa41e60c8274af98e888",
        "concepts" : "AMBA-PV",
        "documenttype" : "html",
        "isattachment" : "3570261",
        "sysindexeddate" : 1663085147000,
        "permanentid" : "8f903efda755f2100605bd689cd0c702eda45cb4d4805c474521ed45f388",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa42e60c8274af98e8c3",
        "transactionid" : 965742,
        "title" : "AMBA-PV classes ",
        "products" : [ "Fast Models" ],
        "date" : 1663085147000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100962:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085147243970291,
        "sysisattachment" : "3570261",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3570261,
        "size" : 123,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085137280,
        "syssize" : 123,
        "sysdate" : 1663085147000,
        "haslayout" : "1",
        "topparent" : "3570261",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3570261,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100962/0200/AMBA-PV-classes?lang=en",
        "modified" : 1663085121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085147243970291,
        "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
        "syscollection" : "default"
      },
      "Title" : "AMBA-PV classes",
      "Uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "ClickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes",
      "Excerpt" : "AMBA-PV classes This chapter describes the AMBA-PV class hierarchy and each major class. ... AMBA-PV classes Fast ModelsAMBA-PV",
      "FirstSentences" : "AMBA-PV classes This chapter describes the AMBA-PV class hierarchy and each major class. AMBA-PV classes Fast ModelsAMBA-PV"
    }, {
      "title" : "Protocol checker",
      "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "printableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "clickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Protocol-checker?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "excerpt" : "Protocol checker The amba_pv_protocol_checker<> class is used for confirming that a model ... The transactions that pass through are checked against the AMBA\\u00AE bus protocols. ... Figure 1.",
      "firstSentences" : "Protocol checker The amba_pv_protocol_checker<> class is used for confirming that a model complies with AMBA\\u00AE bus protocols. The transactions that pass through are checked against the AMBA\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA-PV Extensions to TLM User Guide",
        "uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA-PV Extensions to TLM User Guide ",
          "document_number" : "100962",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3570261",
          "sysurihash" : "RUlñBMHzðLy9jCJg",
          "urihash" : "RUlñBMHzðLy9jCJg",
          "sysuri" : "https://developer.arm.com/documentation/100962/0200/en",
          "systransactionid" : 965742,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3570261,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085121000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085147000,
          "permanentid" : "85dee7d3dd68ea3829ce80fc025f6be97dece7b41fe5d7898b34818baf29",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa41e60c8274af98e888",
          "transactionid" : 965742,
          "title" : "AMBA-PV Extensions to TLM User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085147000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100962:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085147291210587,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5691,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085137295,
          "syssize" : 5691,
          "sysdate" : 1663085147000,
          "haslayout" : "1",
          "topparent" : "3570261",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3570261,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
          "wordcount" : 362,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-09",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100962/0200/?lang=en",
          "modified" : 1663085121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085147291210587,
          "uri" : "https://developer.arm.com/documentation/100962/0200/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA-PV Extensions to TLM User Guide",
        "Uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Protocol checker ",
        "document_number" : "100962",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3570261",
        "sysurihash" : "mDi5jZN55U1CððCj",
        "urihash" : "mDi5jZN55U1CððCj",
        "sysuri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
        "systransactionid" : 965742,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 3570261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085121000,
        "sysconcepts" : "bus protocols ; amba ; reporting mechanism ; checks ; transactions ; confirming",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3570261,
        "parentitem" : "6320aa41e60c8274af98e888",
        "concepts" : "bus protocols ; amba ; reporting mechanism ; checks ; transactions ; confirming",
        "documenttype" : "html",
        "isattachment" : "3570261",
        "sysindexeddate" : 1663085147000,
        "permanentid" : "e14d32e003b0a24d0f442f612460f112b4cd2bdc62990f4525889d3b8916",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa42e60c8274af98e8ce",
        "transactionid" : 965742,
        "title" : "Protocol checker ",
        "products" : [ "Fast Models" ],
        "date" : 1663085147000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100962:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085147209999307,
        "sysisattachment" : "3570261",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3570261,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Protocol-checker?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085137280,
        "syssize" : 452,
        "sysdate" : 1663085147000,
        "haslayout" : "1",
        "topparent" : "3570261",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3570261,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Protocol-checker?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100962/0200/AMBA-PV-classes/Class-description/Protocol-checker?lang=en",
        "modified" : 1663085121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085147209999307,
        "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
        "syscollection" : "default"
      },
      "Title" : "Protocol checker",
      "Uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "ClickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Protocol-checker?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Protocol-checker",
      "Excerpt" : "Protocol checker The amba_pv_protocol_checker<> class is used for confirming that a model ... The transactions that pass through are checked against the AMBA\\u00AE bus protocols. ... Figure 1.",
      "FirstSentences" : "Protocol checker The amba_pv_protocol_checker<> class is used for confirming that a model complies with AMBA\\u00AE bus protocols. The transactions that pass through are checked against the AMBA\\ ..."
    }, {
      "title" : "Signaling",
      "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "printableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "clickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Signaling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "excerpt" : "Signaling The Signal API defines classes and interfaces for the modeling of side-band ... There are two variants: The Signal variant permits components to indicate a signal state ... Figure 1.",
      "firstSentences" : "Signaling The Signal API defines classes and interfaces for the modeling of side-band signals such as interrupts. There are two variants: The Signal variant permits components to indicate a signal ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA-PV Extensions to TLM User Guide",
        "uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA-PV Extensions to TLM User Guide ",
          "document_number" : "100962",
          "document_version" : "0200",
          "content_type" : "User Guide",
          "systopparent" : "3570261",
          "sysurihash" : "RUlñBMHzðLy9jCJg",
          "urihash" : "RUlñBMHzðLy9jCJg",
          "sysuri" : "https://developer.arm.com/documentation/100962/0200/en",
          "systransactionid" : 965742,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 3570261,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085121000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085147000,
          "permanentid" : "85dee7d3dd68ea3829ce80fc025f6be97dece7b41fe5d7898b34818baf29",
          "syslanguage" : [ "English" ],
          "itemid" : "6320aa41e60c8274af98e888",
          "transactionid" : 965742,
          "title" : "AMBA-PV Extensions to TLM User Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085147000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100962:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085147291210587,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5691,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085137295,
          "syssize" : 5691,
          "sysdate" : 1663085147000,
          "haslayout" : "1",
          "topparent" : "3570261",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3570261,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
          "wordcount" : 362,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0200-09",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100962/0200/?lang=en",
          "modified" : 1663085121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085147291210587,
          "uri" : "https://developer.arm.com/documentation/100962/0200/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA-PV Extensions to TLM User Guide",
        "Uri" : "https://developer.arm.com/documentation/100962/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
        "Excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signaling ",
        "document_number" : "100962",
        "document_version" : "0200",
        "content_type" : "User Guide",
        "systopparent" : "3570261",
        "sysurihash" : "GQj93qHwOkx4bcVz",
        "urihash" : "GQj93qHwOkx4bcVz",
        "sysuri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
        "systransactionid" : 965742,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 3570261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085121000,
        "sysconcepts" : "signal state ; immediate propagation ; variants ; interfaces ; modeling ; SystemC ; channel ; extra delta ; template parameter",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3570261,
        "parentitem" : "6320aa41e60c8274af98e888",
        "concepts" : "signal state ; immediate propagation ; variants ; interfaces ; modeling ; SystemC ; channel ; extra delta ; template parameter",
        "documenttype" : "html",
        "isattachment" : "3570261",
        "sysindexeddate" : 1663085147000,
        "permanentid" : "e340d55050a422105d6de6b28c564e00aa7b997c4d7f2754e5b480ac97b7",
        "syslanguage" : [ "English" ],
        "itemid" : "6320aa42e60c8274af98e8cf",
        "transactionid" : 965742,
        "title" : "Signaling ",
        "products" : [ "Fast Models" ],
        "date" : 1663085147000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100962:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085147173496262,
        "sysisattachment" : "3570261",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3570261,
        "size" : 1093,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Signaling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085137280,
        "syssize" : 1093,
        "sysdate" : 1663085147000,
        "haslayout" : "1",
        "topparent" : "3570261",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3570261,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0200-09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Signaling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100962/0200/AMBA-PV-classes/Class-description/Signaling?lang=en",
        "modified" : 1663085121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085147173496262,
        "uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
        "syscollection" : "default"
      },
      "Title" : "Signaling",
      "Uri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "ClickUri" : "https://developer.arm.com/documentation/100962/0200/AMBA-PV-classes/Class-description/Signaling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en/AMBA-PV-classes/Class-description/Signaling",
      "Excerpt" : "Signaling The Signal API defines classes and interfaces for the modeling of side-band ... There are two variants: The Signal variant permits components to indicate a signal state ... Figure 1.",
      "FirstSentences" : "Signaling The Signal API defines classes and interfaces for the modeling of side-band signals such as interrupts. There are two variants: The Signal variant permits components to indicate a signal ..."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA-PV Extensions to TLM User Guide ",
      "document_number" : "100962",
      "document_version" : "0200",
      "content_type" : "User Guide",
      "systopparent" : "3570261",
      "sysurihash" : "RUlñBMHzðLy9jCJg",
      "urihash" : "RUlñBMHzðLy9jCJg",
      "sysuri" : "https://developer.arm.com/documentation/100962/0200/en",
      "systransactionid" : 965742,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 3570261,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663085121000,
      "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1663085147000,
      "permanentid" : "85dee7d3dd68ea3829ce80fc025f6be97dece7b41fe5d7898b34818baf29",
      "syslanguage" : [ "English" ],
      "itemid" : "6320aa41e60c8274af98e888",
      "transactionid" : 965742,
      "title" : "AMBA-PV Extensions to TLM User Guide ",
      "products" : [ "Fast Models" ],
      "date" : 1663085147000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "100962:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663085147291210587,
      "navigationhierarchiescontenttype" : "User Guide",
      "size" : 5691,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663085137295,
      "syssize" : 5691,
      "sysdate" : 1663085147000,
      "haslayout" : "1",
      "topparent" : "3570261",
      "label_version" : "0200",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3570261,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0.",
      "wordcount" : 362,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0200-09",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663085147000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100962/0200/?lang=en",
      "modified" : 1663085121000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663085147291210587,
      "uri" : "https://developer.arm.com/documentation/100962/0200/en",
      "syscollection" : "default"
    },
    "Title" : "AMBA-PV Extensions to TLM User Guide",
    "Uri" : "https://developer.arm.com/documentation/100962/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100962/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100962/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100962/0200/en",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. ... All rights reserved. ... (LES-PRE-20349|version 21.0) ... Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "AMBA-PV Extensions to TLM User Guide Version 2.0 This document is the specification of the classes and interfaces in the AMBA-PV Extensions to TLM 2.0. Release Information Issue Date ..."
  }, {
    "title" : "Changes required to your Fast Models project",
    "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "printableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "clickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "excerpt" : "Changes required to your Fast Models project Configure your System Canvas project to ... Procedure Open the Projects Settings dialog by clicking Project > Project Settings . ... Figure 1.",
    "firstSentences" : "Changes required to your Fast Models project Configure your System Canvas project to locate C++ object header files. Procedure Open the Projects Settings dialog by clicking Project > Project ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "LISA+ Language for Fast Models Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101092/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101092/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
      "firstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "LISA+ Language for Fast Models Reference Guide ",
        "document_number" : "101092",
        "document_version" : "0100",
        "content_type" : "Reference Guide",
        "systopparent" : "4830413",
        "sysurihash" : "D8UVOC0ldBQqGQHr",
        "urihash" : "D8UVOC0ldBQqGQHr",
        "sysuri" : "https://developer.arm.com/documentation/101092/0100/en",
        "systransactionid" : 965740,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4830413,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085017000,
        "sysconcepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663085035000,
        "permanentid" : "b9532b8023d3393fc858260f58894bfc5046662efd01d8c3581ed10b6a03",
        "syslanguage" : [ "English" ],
        "itemid" : "6320a9d9e60c8274af98e79b",
        "transactionid" : 965740,
        "title" : "LISA+ Language for Fast Models Reference Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663085035000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101092:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085035448973394,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5997,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085029062,
        "syssize" : 5997,
        "sysdate" : 1663085035000,
        "haslayout" : "1",
        "topparent" : "4830413",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4830413,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
        "wordcount" : 373,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085035000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101092/0100/?lang=en",
        "modified" : 1663085017000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085035448973394,
        "uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "syscollection" : "default"
      },
      "Title" : "LISA+ Language for Fast Models Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101092/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
      "FirstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ..."
    },
    "childResults" : [ {
      "title" : "Changes required to your source code",
      "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "printableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "clickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "excerpt" : "Changes required to your source code To make C++ class declarations and definitions visible in ... Everything defined in these header files is visible inside the bodies of all ... Figure 1.",
      "firstSentences" : "Changes required to your source code To make C++ class declarations and definitions visible in LISA+ behaviors, add #include statements, referencing the C++ header files, to the includes section ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "LISA+ Language for Fast Models Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101092/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
        "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
        "firstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "LISA+ Language for Fast Models Reference Guide ",
          "document_number" : "101092",
          "document_version" : "0100",
          "content_type" : "Reference Guide",
          "systopparent" : "4830413",
          "sysurihash" : "D8UVOC0ldBQqGQHr",
          "urihash" : "D8UVOC0ldBQqGQHr",
          "sysuri" : "https://developer.arm.com/documentation/101092/0100/en",
          "systransactionid" : 965740,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 4830413,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085017000,
          "sysconcepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085035000,
          "permanentid" : "b9532b8023d3393fc858260f58894bfc5046662efd01d8c3581ed10b6a03",
          "syslanguage" : [ "English" ],
          "itemid" : "6320a9d9e60c8274af98e79b",
          "transactionid" : 965740,
          "title" : "LISA+ Language for Fast Models Reference Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085035000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101092:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085035448973394,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5997,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085029062,
          "syssize" : 5997,
          "sysdate" : 1663085035000,
          "haslayout" : "1",
          "topparent" : "4830413",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4830413,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
          "wordcount" : 373,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085035000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101092/0100/?lang=en",
          "modified" : 1663085017000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085035448973394,
          "uri" : "https://developer.arm.com/documentation/101092/0100/en",
          "syscollection" : "default"
        },
        "Title" : "LISA+ Language for Fast Models Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
        "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
        "FirstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Changes required to your source code ",
        "document_number" : "101092",
        "document_version" : "0100",
        "content_type" : "Reference Guide",
        "systopparent" : "4830413",
        "sysurihash" : "amhyhðg1ub8PzlTM",
        "urihash" : "amhyhðg1ub8PzlTM",
        "sysuri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
        "systransactionid" : 965740,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4830413,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085017000,
        "sysconcepts" : "header files ; LISA ; bodies ; behaviors ; MyCPPComponent ; pointers ; reset function ; conditional compilation ; class declarations ; MyComponent ; referencing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 4830413,
        "parentitem" : "6320a9d9e60c8274af98e79b",
        "concepts" : "header files ; LISA ; bodies ; behaviors ; MyCPPComponent ; pointers ; reset function ; conditional compilation ; class declarations ; MyComponent ; referencing",
        "documenttype" : "html",
        "isattachment" : "4830413",
        "sysindexeddate" : 1663085037000,
        "permanentid" : "4998d3594031f3bf81dbcbb810857056fa3b76e9348972108a0e043e8ae8",
        "syslanguage" : [ "English" ],
        "itemid" : "6320a9d9e60c8274af98e7de",
        "transactionid" : 965740,
        "title" : "Changes required to your source code ",
        "products" : [ "Fast Models" ],
        "date" : 1663085037000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101092:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085037085130424,
        "sysisattachment" : "4830413",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 4830413,
        "size" : 893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085029062,
        "syssize" : 893,
        "sysdate" : 1663085037000,
        "haslayout" : "1",
        "topparent" : "4830413",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4830413,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085037000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code?lang=en",
        "modified" : 1663085017000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085037085130424,
        "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
        "syscollection" : "default"
      },
      "Title" : "Changes required to your source code",
      "Uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "ClickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-source-code",
      "Excerpt" : "Changes required to your source code To make C++ class declarations and definitions visible in ... Everything defined in these header files is visible inside the bodies of all ... Figure 1.",
      "FirstSentences" : "Changes required to your source code To make C++ class declarations and definitions visible in LISA+ behaviors, add #include statements, referencing the C++ header files, to the includes section ..."
    }, {
      "title" : "LISA+ Language for Fast Models Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101092/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101092/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
      "firstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "LISA+ Language for Fast Models Reference Guide ",
        "document_number" : "101092",
        "document_version" : "0100",
        "content_type" : "Reference Guide",
        "systopparent" : "4830413",
        "sysurihash" : "D8UVOC0ldBQqGQHr",
        "urihash" : "D8UVOC0ldBQqGQHr",
        "sysuri" : "https://developer.arm.com/documentation/101092/0100/en",
        "systransactionid" : 965740,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 4830413,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085017000,
        "sysconcepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663085035000,
        "permanentid" : "b9532b8023d3393fc858260f58894bfc5046662efd01d8c3581ed10b6a03",
        "syslanguage" : [ "English" ],
        "itemid" : "6320a9d9e60c8274af98e79b",
        "transactionid" : 965740,
        "title" : "LISA+ Language for Fast Models Reference Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663085035000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101092:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085035448973394,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5997,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085029062,
        "syssize" : 5997,
        "sysdate" : 1663085035000,
        "haslayout" : "1",
        "topparent" : "4830413",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4830413,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
        "wordcount" : 373,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085035000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101092/0100/?lang=en",
        "modified" : 1663085017000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085035448973394,
        "uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "syscollection" : "default"
      },
      "Title" : "LISA+ Language for Fast Models Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101092/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
      "FirstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ..."
    }, {
      "title" : "Communication with C++ code",
      "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "printableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "clickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "excerpt" : "Communication with C++ code This chapter describes how to call custom C++ code from LISA+ behavior code and how to call LISA+ behavior code ... Communication with C++ code Fast ModelsLISA+",
      "firstSentences" : "Communication with C++ code This chapter describes how to call custom C++ code from LISA+ behavior code and how to call LISA+ behavior code from C++ code. Communication with C++ code Fast ModelsLISA+",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "LISA+ Language for Fast Models Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101092/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
        "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
        "firstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "LISA+ Language for Fast Models Reference Guide ",
          "document_number" : "101092",
          "document_version" : "0100",
          "content_type" : "Reference Guide",
          "systopparent" : "4830413",
          "sysurihash" : "D8UVOC0ldBQqGQHr",
          "urihash" : "D8UVOC0ldBQqGQHr",
          "sysuri" : "https://developer.arm.com/documentation/101092/0100/en",
          "systransactionid" : 965740,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 4830413,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663085017000,
          "sysconcepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; languages ; reference ; arm ; export laws ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663085035000,
          "permanentid" : "b9532b8023d3393fc858260f58894bfc5046662efd01d8c3581ed10b6a03",
          "syslanguage" : [ "English" ],
          "itemid" : "6320a9d9e60c8274af98e79b",
          "transactionid" : 965740,
          "title" : "LISA+ Language for Fast Models Reference Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663085035000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "101092:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663085035448973394,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5997,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663085029062,
          "syssize" : 5997,
          "sysdate" : 1663085035000,
          "haslayout" : "1",
          "topparent" : "4830413",
          "label_version" : "0100",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4830413,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
          "wordcount" : 373,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "0100-10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663085035000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101092/0100/?lang=en",
          "modified" : 1663085017000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663085035448973394,
          "uri" : "https://developer.arm.com/documentation/101092/0100/en",
          "syscollection" : "default"
        },
        "Title" : "LISA+ Language for Fast Models Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101092/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101092/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en",
        "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Arm may make changes to this document at any time and without notice. ... (LES-PRE-20349|version 21.0)",
        "FirstSentences" : "LISA+ Language for Fast Models Reference Guide Version 1.0 This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Communication with C++ code ",
        "document_number" : "101092",
        "document_version" : "0100",
        "content_type" : "Reference Guide",
        "systopparent" : "4830413",
        "sysurihash" : "sMf0CAe07xnfEFfp",
        "urihash" : "sMf0CAe07xnfEFfp",
        "sysuri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
        "systransactionid" : 965740,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663113600000,
        "topparentid" : 4830413,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663085017000,
        "sysconcepts" : "behavior code ; LISA ; custom ; Communication",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 4830413,
        "parentitem" : "6320a9d9e60c8274af98e79b",
        "concepts" : "behavior code ; LISA ; custom ; Communication",
        "documenttype" : "html",
        "isattachment" : "4830413",
        "sysindexeddate" : 1663085035000,
        "permanentid" : "4be5b812794b99f99078ef38e72d1d406a8a4bdc4ca66285079f472c9c64",
        "syslanguage" : [ "English" ],
        "itemid" : "6320a9d9e60c8274af98e7db",
        "transactionid" : 965740,
        "title" : "Communication with C++ code ",
        "products" : [ "Fast Models" ],
        "date" : 1663085035000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "101092:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663085035400138902,
        "sysisattachment" : "4830413",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 4830413,
        "size" : 199,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663085029062,
        "syssize" : 199,
        "sysdate" : 1663085035000,
        "haslayout" : "1",
        "topparent" : "4830413",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4830413,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "0100-10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663085035000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101092/0100/Communication-with-C---code?lang=en",
        "modified" : 1663085017000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663085035400138902,
        "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
        "syscollection" : "default"
      },
      "Title" : "Communication with C++ code",
      "Uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "ClickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code",
      "Excerpt" : "Communication with C++ code This chapter describes how to call custom C++ code from LISA+ behavior code and how to call LISA+ behavior code ... Communication with C++ code Fast ModelsLISA+",
      "FirstSentences" : "Communication with C++ code This chapter describes how to call custom C++ code from LISA+ behavior code and how to call LISA+ behavior code from C++ code. Communication with C++ code Fast ModelsLISA+"
    } ],
    "totalNumberOfChildResults" : 53,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Changes required to your Fast Models project ",
      "document_number" : "101092",
      "document_version" : "0100",
      "content_type" : "Reference Guide",
      "systopparent" : "4830413",
      "sysurihash" : "BIXi98pf1w1TlTt5",
      "urihash" : "BIXi98pf1w1TlTt5",
      "sysuri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
      "systransactionid" : 965740,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 4830413,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663085017000,
      "sysconcepts" : "Canvas Project ; header ; Compiler parameter ; obj ; lib",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 4830413,
      "parentitem" : "6320a9d9e60c8274af98e79b",
      "concepts" : "Canvas Project ; header ; Compiler parameter ; obj ; lib",
      "documenttype" : "html",
      "isattachment" : "4830413",
      "sysindexeddate" : 1663085037000,
      "permanentid" : "28a92a9d63ce101b5293a67ea1d37183dffa3f3db756b93c01b1077dac0f",
      "syslanguage" : [ "English" ],
      "itemid" : "6320a9d9e60c8274af98e7df",
      "transactionid" : 965740,
      "title" : "Changes required to your Fast Models project ",
      "products" : [ "Fast Models" ],
      "date" : 1663085037000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "101092:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663085037123543184,
      "sysisattachment" : "4830413",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 4830413,
      "size" : 736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663085029062,
      "syssize" : 736,
      "sysdate" : 1663085037000,
      "haslayout" : "1",
      "topparent" : "4830413",
      "label_version" : "0100",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4830413,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This document describes the LISA+ language, which is used for writing models for components and systems. It describes communication with C++ code, and the LISA+ preprocessor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "0100-10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663085037000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project?lang=en",
      "modified" : 1663085017000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663085037123543184,
      "uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
      "syscollection" : "default"
    },
    "Title" : "Changes required to your Fast Models project",
    "Uri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "PrintableUri" : "https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "ClickUri" : "https://developer.arm.com/documentation/101092/0100/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101092/0100/en/Communication-with-C---code/Accessing-C---constructs-from-LISA-/Changes-required-to-your-Fast-Models-project",
    "Excerpt" : "Changes required to your Fast Models project Configure your System Canvas project to ... Procedure Open the Projects Settings dialog by clicking Project > Project Settings . ... Figure 1.",
    "FirstSentences" : "Changes required to your Fast Models project Configure your System Canvas project to locate C++ object header files. Procedure Open the Projects Settings dialog by clicking Project > Project ..."
  }, {
    "title" : "Morello Instruction Emulator User Guide",
    "uri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62e267857f3fe649b20b3917",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "excerpt" : "Updated command line options and debugger commands. ... Removed description of the C library emulation layer. ... Morello IE release 2.0. ... Document ID 102270 Issue: 0.5 ... Non-conﬁdential",
    "firstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.5 Morello Instruction Emulator User Guide Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Morello Instruction Emulator User Guide",
      "uri" : "https://developer.arm.com/documentation/102270/0105/en",
      "printableUri" : "https://developer.arm.com/documentation/102270/0105/en",
      "clickUri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en",
      "excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Morello Instruction Emulator User Guide ",
        "document_number" : "102270",
        "document_version" : "0105",
        "content_type" : "User Guide",
        "systopparent" : "5317200",
        "sysurihash" : "fSorL1DfzcXbðK1P",
        "urihash" : "fSorL1DfzcXbðK1P",
        "sysuri" : "https://developer.arm.com/documentation/102270/0105/en",
        "systransactionid" : 926099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658966400000,
        "topparentid" : 5317200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659004805000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659004828000,
        "permanentid" : "9c42d222b01ea06655c4ae03894ff62127fdbee1dcfd0f9f243bc5f955b3",
        "syslanguage" : [ "English" ],
        "itemid" : "62e267857f3fe649b20b3915",
        "transactionid" : 926099,
        "title" : "Morello Instruction Emulator User Guide ",
        "products" : [ "Morello" ],
        "date" : 1659004828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Linux", "Works on Arm", "Software development", "Porting" ],
        "document_id" : "102270:0105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1659004828020019271,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659004825922,
        "syssize" : 161,
        "sysdate" : 1659004828000,
        "haslayout" : "1",
        "topparent" : "5317200",
        "label_version" : "0.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5317200,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "User guide for Morello Instruction Emulator",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0.5",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659004828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102270/0105/?lang=en",
        "modified" : 1659004805000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659004828020019271,
        "uri" : "https://developer.arm.com/documentation/102270/0105/en",
        "syscollection" : "default"
      },
      "Title" : "Morello Instruction Emulator User Guide",
      "Uri" : "https://developer.arm.com/documentation/102270/0105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102270/0105/en",
      "ClickUri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en",
      "Excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello"
    },
    "childResults" : [ {
      "title" : "Morello Instruction Emulator User Guide",
      "uri" : "https://developer.arm.com/documentation/102270/0105/en",
      "printableUri" : "https://developer.arm.com/documentation/102270/0105/en",
      "clickUri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en",
      "excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Morello Instruction Emulator User Guide ",
        "document_number" : "102270",
        "document_version" : "0105",
        "content_type" : "User Guide",
        "systopparent" : "5317200",
        "sysurihash" : "fSorL1DfzcXbðK1P",
        "urihash" : "fSorL1DfzcXbðK1P",
        "sysuri" : "https://developer.arm.com/documentation/102270/0105/en",
        "systransactionid" : 926099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658966400000,
        "topparentid" : 5317200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659004805000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659004828000,
        "permanentid" : "9c42d222b01ea06655c4ae03894ff62127fdbee1dcfd0f9f243bc5f955b3",
        "syslanguage" : [ "English" ],
        "itemid" : "62e267857f3fe649b20b3915",
        "transactionid" : 926099,
        "title" : "Morello Instruction Emulator User Guide ",
        "products" : [ "Morello" ],
        "date" : 1659004828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Linux", "Works on Arm", "Software development", "Porting" ],
        "document_id" : "102270:0105:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1659004828020019271,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659004825922,
        "syssize" : 161,
        "sysdate" : 1659004828000,
        "haslayout" : "1",
        "topparent" : "5317200",
        "label_version" : "0.5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5317200,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "User guide for Morello Instruction Emulator",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0.5",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659004828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102270/0105/?lang=en",
        "modified" : 1659004805000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659004828020019271,
        "uri" : "https://developer.arm.com/documentation/102270/0105/en",
        "syscollection" : "default"
      },
      "Title" : "Morello Instruction Emulator User Guide",
      "Uri" : "https://developer.arm.com/documentation/102270/0105/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102270/0105/en",
      "ClickUri" : "https://developer.arm.com/documentation/102270/0105/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en",
      "Excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Morello Instruction Emulator User Guide ",
      "document_number" : "102270",
      "document_version" : "0105",
      "content_type" : "User Guide",
      "systopparent" : "5317200",
      "sysurihash" : "61hUPHbvCAuMsDNL",
      "urihash" : "61hUPHbvCAuMsDNL",
      "sysuri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
      "systransactionid" : 926099,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658966400000,
      "topparentid" : 5317200,
      "numberofpages" : 25,
      "sysconcepts" : "instrumentation client ; commands ; morello ; breakpoints ; instrumentation ; applications ; cache model ; Morello instructions ; CPU state ; cache modelling ; interactive debugger ; arm ; memory ; installation ; decimal integers ; shell script",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "attachmentparentid" : 5317200,
      "parentitem" : "62e267857f3fe649b20b3915",
      "concepts" : "instrumentation client ; commands ; morello ; breakpoints ; instrumentation ; applications ; cache model ; Morello instructions ; CPU state ; cache modelling ; interactive debugger ; arm ; memory ; installation ; decimal integers ; shell script",
      "documenttype" : "pdf",
      "isattachment" : "5317200",
      "sysindexeddate" : 1659004828000,
      "permanentid" : "82b7fe592a48cb8dffbc301b390bafc3bcf84256b48b01c1931078750b3a",
      "syslanguage" : [ "English" ],
      "itemid" : "62e267857f3fe649b20b3917",
      "transactionid" : 926099,
      "title" : "Morello Instruction Emulator User Guide ",
      "date" : 1659004828000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102270:0105:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1659004828213703826,
      "sysisattachment" : "5317200",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5317200,
      "size" : 218258,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62e267857f3fe649b20b3917",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659004827745,
      "syssize" : 218258,
      "sysdate" : 1659004828000,
      "topparent" : "5317200",
      "label_version" : "0.5",
      "systopparentid" : 5317200,
      "content_description" : "User guide for Morello Instruction Emulator",
      "wordcount" : 1299,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659004828000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62e267857f3fe649b20b3917",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659004828213703826,
      "uri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Morello Instruction Emulator User Guide",
    "Uri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62e267857f3fe649b20b3917",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0105/en/pdf/Morello-IE-v2.0-user-guide.pdf",
    "Excerpt" : "Updated command line options and debugger commands. ... Removed description of the C library emulation layer. ... Morello IE release 2.0. ... Document ID 102270 Issue: 0.5 ... Non-conﬁdential",
    "FirstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.5 Morello Instruction Emulator User Guide Release ..."
  }, {
    "title" : "Does power_indicative_typical test enable the PMU and force on the architectural clock gates?",
    "uri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005123/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005123/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does power_indicative_typical test enable the PMU and force on the architectural clock gates? ",
      "document_number" : "ka005123",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5295691",
      "sysurihash" : "tdHC0qwertHqjHdi",
      "urihash" : "tdHC0qwertHqjHdi",
      "sysuri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
      "systransactionid" : 912422,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657017446000,
      "topparentid" : 5295691,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657017569000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657017609000,
      "permanentid" : "fe5ef2bf95f508f8de1db7c9a8a373723a124ed65516a908502787f32b78",
      "syslanguage" : [ "English" ],
      "itemid" : "62c414e131ea212bb6625a89",
      "transactionid" : 912422,
      "title" : "Does power_indicative_typical test enable the PMU and force on the architectural clock gates? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1657017609000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005123:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657017609606928320,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005123/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657017595672,
      "syssize" : 63,
      "sysdate" : 1657017609000,
      "haslayout" : "1",
      "topparent" : "5295691",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5295691,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657017609000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005123/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005123/1-0/?lang=en",
      "modified" : 1657017569000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657017609606928320,
      "uri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does power_indicative_typical test enable the PMU and force on the architectural clock gates?",
    "Uri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005123/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005123/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005123/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Ethos-N78 need mailbox?",
    "uri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005122/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005122/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does Ethos-N78 need mailbox? ",
      "document_number" : "ka005122",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5295686",
      "sysurihash" : "zpgPbzqAzifQ3vaw",
      "urihash" : "zpgPbzqAzifQ3vaw",
      "sysuri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
      "systransactionid" : 912415,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657015899000,
      "topparentid" : 5295686,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657015993000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657016026000,
      "permanentid" : "02d1b42e62641818625fb33fd724976f04d8440534e0ac0b83099662c26f",
      "syslanguage" : [ "English" ],
      "itemid" : "62c40eb9b334256d9ea8dff6",
      "transactionid" : 912415,
      "title" : "Does Ethos-N78 need mailbox? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1657016026000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005122:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657016026671970507,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005122/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657016001994,
      "syssize" : 63,
      "sysdate" : 1657016026000,
      "haslayout" : "1",
      "topparent" : "5295686",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5295686,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657016026000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005122/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005122/1-0/?lang=en",
      "modified" : 1657015993000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657016026671970507,
      "uri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Ethos-N78 need mailbox?",
    "Uri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005122/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005122/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005122/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Multi-copy Atomicity and Barriers",
    "uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002179/1-0/en",
    "excerpt" : "Initiator 2 is downstream of this buffer. ... In order to make the system shown in the diagram multi-copy atomic, the forwarding buffer would need be ... Multi-copy Atomicity and Barriers KBA",
    "firstSentences" : "Article ID: KA002179 Applies To: ACE 4, ACE 5, AHB 5, AMBA 4, AMBA 5, APB 4, AXI 4, AXI 5, AXI4-Stream Confidentiality: Customer Non-confidential Summary In AMBA4 ACE and CHI Issue A, initiators ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Multi-copy Atomicity and Barriers ",
      "document_number" : "ka002179",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4947992",
      "sysurihash" : "2XgBKhMToIjAyJG7",
      "urihash" : "2XgBKhMToIjAyJG7",
      "sysuri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
      "systransactionid" : 912412,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657014584000,
      "topparentid" : 4947992,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657014635000,
      "sysconcepts" : "initiators ; barriers ; transactions ; forwarding buffer ; responses ; upstream ; downstream ; agents ; coherency failure ; ACE Specification ; unnecessary hazards ; revisions of the protocol ; Benchmarking",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "initiators ; barriers ; transactions ; forwarding buffer ; responses ; upstream ; downstream ; agents ; coherency failure ; ACE Specification ; unnecessary hazards ; revisions of the protocol ; Benchmarking",
      "documenttype" : "html",
      "sysindexeddate" : 1657014670000,
      "permanentid" : "8b7aa0b60e27624b88a46b674160fd1bedddee14f839ecfa97ad2afa84e5",
      "syslanguage" : [ "English" ],
      "itemid" : "62c4096bb334256d9ea8dff1",
      "transactionid" : 912412,
      "title" : "Multi-copy Atomicity and Barriers ",
      "products" : [ "AR500" ],
      "date" : 1657014670000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002179:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657014670606323153,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3506,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657014645134,
      "syssize" : 3506,
      "sysdate" : 1657014670000,
      "haslayout" : "1",
      "topparent" : "4947992",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4947992,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 205,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657014670000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002179/1-0/?lang=en",
      "modified" : 1657014635000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657014670606323153,
      "uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Multi-copy Atomicity and Barriers",
    "Uri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002179/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002179/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002179/1-0/en",
    "Excerpt" : "Initiator 2 is downstream of this buffer. ... In order to make the system shown in the diagram multi-copy atomic, the forwarding buffer would need be ... Multi-copy Atomicity and Barriers KBA",
    "FirstSentences" : "Article ID: KA002179 Applies To: ACE 4, ACE 5, AHB 5, AMBA 4, AMBA 5, APB 4, AXI 4, AXI 5, AXI4-Stream Confidentiality: Customer Non-confidential Summary In AMBA4 ACE and CHI Issue A, initiators ..."
  }, {
    "title" : "Arm Neoverse V1 Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "clickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "excerpt" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
    "firstSentences" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 Software Optimization Guide SWOGSoftware Optimization ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Neoverse V1 Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6303b482c3b04f2bd53e21fa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "excerpt" : "5.0 ... Issue 6.0 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY,",
      "firstSentences" : "Arm® Neoverse™ V1 Revision: r1p2 Software Optimization Guide Issue 6.0 Non-Confidential Copyright © [2019-2022] Arm Limited (or its affiliates). PJDOC-466751330-9685 All rights reserved. Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Software Optimization Guide",
        "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "clickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "excerpt" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
        "firstSentences" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 Software Optimization Guide SWOGSoftware Optimization ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Software Optimization Guide ",
          "document_number" : "pjdoc466751330-9685",
          "document_version" : "6-0",
          "content_type" : "Software Optimization Guide",
          "systopparent" : "5321009",
          "sysurihash" : "2oWoFGwFuYAsrZj5",
          "urihash" : "2oWoFGwFuYAsrZj5",
          "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
          "systransactionid" : 947278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1661126400000,
          "topparentid" : 5321009,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661187202000,
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1661187213000,
          "permanentid" : "3c08f8538630d23bb68ef04e8033bf622900b0c33d21eab25c6ff3c5182a",
          "syslanguage" : [ "English" ],
          "itemid" : "6303b482c3b04f2bd53e21f8",
          "transactionid" : 947278,
          "title" : "Arm Neoverse V1 Software Optimization Guide ",
          "products" : [ "Neoverse V1" ],
          "date" : 1661187213000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Infrastructure Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "pjdoc466751330-9685:6-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
          "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661187213166638626,
          "navigationhierarchiescontenttype" : "Software Optimization Guide",
          "size" : 220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661187210430,
          "syssize" : 220,
          "sysdate" : 1661187213000,
          "haslayout" : "1",
          "topparent" : "5321009",
          "label_version" : "6.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321009,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes aspects of the Neoverse V1 core micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "0600",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661187213000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/pjdoc466751330-9685/6-0/?lang=en",
          "modified" : 1661187202000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661187213166638626,
          "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Software Optimization Guide",
        "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
        "Excerpt" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
        "FirstSentences" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 Software Optimization Guide SWOGSoftware Optimization ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Software Optimization Guide ",
        "document_number" : "pjdoc466751330-9685",
        "document_version" : "6-0",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5321009",
        "sysauthor" : "fralas01",
        "sysurihash" : "moYq3WZyfKaoð0DZ",
        "urihash" : "moYq3WZyfKaoð0DZ",
        "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
        "systransactionid" : 947278,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1661126400000,
        "topparentid" : 5321009,
        "numberofpages" : 77,
        "sysconcepts" : "instructions ; latency ; typical sequence ; μOPs ; supports late-forwarding ; iterative algorithm ; parenthesis ; Neoverse V1 ; cycles ; registers written ; memory access ; block subsequent ; loads ; pipelines ; depending ; destination register",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5321009,
        "parentitem" : "6303b482c3b04f2bd53e21f8",
        "concepts" : "instructions ; latency ; typical sequence ; μOPs ; supports late-forwarding ; iterative algorithm ; parenthesis ; Neoverse V1 ; cycles ; registers written ; memory access ; block subsequent ; loads ; pipelines ; depending ; destination register",
        "documenttype" : "pdf",
        "isattachment" : "5321009",
        "sysindexeddate" : 1661187214000,
        "permanentid" : "2b46992d54b051cc7f931b793fa493fbaef352e92bbda57f1170e01c421a",
        "syslanguage" : [ "English" ],
        "itemid" : "6303b482c3b04f2bd53e21fa",
        "transactionid" : 947278,
        "title" : "Arm Neoverse V1 Software Optimization Guide ",
        "date" : 1661187214000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pjdoc466751330-9685:6-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661187214453194919,
        "sysisattachment" : "5321009",
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "sysattachmentparentid" : 5321009,
        "size" : 1547629,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6303b482c3b04f2bd53e21fa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661187212766,
        "syssize" : 1547629,
        "sysdate" : 1661187214000,
        "topparent" : "5321009",
        "author" : "fralas01",
        "label_version" : "6.0",
        "systopparentid" : 5321009,
        "content_description" : "This document describes aspects of the Neoverse V1 core micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
        "wordcount" : 2295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661187214000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6303b482c3b04f2bd53e21fa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661187214453194919,
        "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6303b482c3b04f2bd53e21fa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en/pdf/Arm_Neoverse_V1_Software_Optimization_Guide.pdf",
      "Excerpt" : "5.0 ... Issue 6.0 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY,",
      "FirstSentences" : "Arm® Neoverse™ V1 Revision: r1p2 Software Optimization Guide Issue 6.0 Non-Confidential Copyright © [2019-2022] Arm Limited (or its affiliates). PJDOC-466751330-9685 All rights reserved. Arm® ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Software Optimization Guide ",
      "document_number" : "pjdoc466751330-9685",
      "document_version" : "6-0",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5321009",
      "sysurihash" : "2oWoFGwFuYAsrZj5",
      "urihash" : "2oWoFGwFuYAsrZj5",
      "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
      "systransactionid" : 947278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1661126400000,
      "topparentid" : 5321009,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1661187202000,
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1661187213000,
      "permanentid" : "3c08f8538630d23bb68ef04e8033bf622900b0c33d21eab25c6ff3c5182a",
      "syslanguage" : [ "English" ],
      "itemid" : "6303b482c3b04f2bd53e21f8",
      "transactionid" : 947278,
      "title" : "Arm Neoverse V1 Software Optimization Guide ",
      "products" : [ "Neoverse V1" ],
      "date" : 1661187213000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Infrastructure Processors",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "pjdoc466751330-9685:6-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "audience" : [ "Kernel Developers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1661187213166638626,
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "size" : 220,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1661187210430,
      "syssize" : 220,
      "sysdate" : 1661187213000,
      "haslayout" : "1",
      "topparent" : "5321009",
      "label_version" : "6.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321009,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes aspects of the Neoverse V1 core micro-architecture that influence software performance. Micro-architectural detail is limited to that which is useful for software optimization.",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "document_revision" : "0600",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1661187213000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/pjdoc466751330-9685/6-0/?lang=en",
      "modified" : 1661187202000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1661187213166638626,
      "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9685/6-0/en",
    "Excerpt" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. ... Click Download to view.",
    "FirstSentences" : "Arm Neoverse V1 Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse V1 Software Optimization Guide SWOGSoftware Optimization ..."
  }, {
    "title" : "What is the purpose of the DCRS bit in the EXC_RETURN register?",
    "uri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004758/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004758/1-0/en",
    "excerpt" : "When default stacking rules not followed There are two cases where the default stacking rules are not followed: When ... What is the purpose of the DCRS bit in the EXC_RETURN register? ... KBA",
    "firstSentences" : "Article ID: KA004758 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary In the Armv8M architecture, if the security extension is implemented, there is an additional bit, the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the purpose of the DCRS bit in the EXC_RETURN register? ",
      "document_number" : "ka004758",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4692284",
      "sysurihash" : "rsjj3Fivc86h7B5x",
      "urihash" : "rsjj3Fivc86h7B5x",
      "sysuri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
      "systransactionid" : 907250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655956101000,
      "topparentid" : 4692284,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655956182000,
      "sysconcepts" : "callee registers ; stacking ; purpose ; state context ; EXC ; Non-secure ; keeps tracking ; FPU usage ; IMPLEMENTATION-DEFINED",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "callee registers ; stacking ; purpose ; state context ; EXC ; Non-secure ; keeps tracking ; FPU usage ; IMPLEMENTATION-DEFINED",
      "documenttype" : "html",
      "sysindexeddate" : 1655956231000,
      "permanentid" : "ba1427279e2ac870aa7f406a0420bd29836e1c8f9e1dd73e21b614760178",
      "syslanguage" : [ "English" ],
      "itemid" : "62b3e2d6b334256d9ea8c666",
      "transactionid" : 907250,
      "title" : "What is the purpose of the DCRS bit in the EXC_RETURN register? ",
      "products" : [ "Armv8-M" ],
      "date" : 1655956231000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004758:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655956231267972597,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2741,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004758/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655956219930,
      "syssize" : 2741,
      "sysdate" : 1655956231000,
      "haslayout" : "1",
      "topparent" : "4692284",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4692284,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655956231000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004758/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004758/1-0/?lang=en",
      "modified" : 1655956182000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655956231267972597,
      "uri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the purpose of the DCRS bit in the EXC_RETURN register?",
    "Uri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004758/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004758/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004758/1-0/en",
    "Excerpt" : "When default stacking rules not followed There are two cases where the default stacking rules are not followed: When ... What is the purpose of the DCRS bit in the EXC_RETURN register? ... KBA",
    "FirstSentences" : "Article ID: KA004758 Applies To: Armv8-M Confidentiality: Customer Non-confidential Summary In the Armv8M architecture, if the security extension is implemented, there is an additional bit, the ..."
  }, {
    "title" : "Arm Cortex-A78AE Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "excerpt" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only ... Click Download to view. ... Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware Optimization ...",
    "firstSentences" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A78AE Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6303ad40c3b04f2bd53e21f3",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "excerpt" : "Second release for r0p2 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
      "firstSentences" : "Arm® Cortex®-A78AE Core Revision: r0p2 Software Optimization Guide Issue 6.0 Non-Confidential Copyright © 2020-2022 Arm Limited (or its affiliates). All rights reserved. PJDOC-466751330-14665 Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78AE Core Software Optimization Guide",
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "excerpt" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only ... Click Download to view. ... Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware Optimization ...",
        "firstSentences" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78AE Core Software Optimization Guide ",
          "document_number" : "PJDOC-466751330-14665",
          "document_version" : "0600",
          "content_type" : "Software Optimization Guide",
          "systopparent" : "5321005",
          "sysurihash" : "DBEVh8a5Nhnhz6I0",
          "urihash" : "DBEVh8a5Nhnhz6I0",
          "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
          "systransactionid" : 947215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1661126400000,
          "topparentid" : 5321005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1661185344000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1661185369000,
          "permanentid" : "9a6a741f00167b5fa9fb8d94ae5e3dc3925376e3efcad915966825f7a10e",
          "syslanguage" : [ "English" ],
          "itemid" : "6303ad40c3b04f2bd53e21f1",
          "transactionid" : 947215,
          "title" : "Arm Cortex-A78AE Core Software Optimization Guide ",
          "products" : [ "Cortex-A78AE" ],
          "date" : 1661185368000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "PJDOC-466751330-14665:0600:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1661185369000393117,
          "navigationhierarchiescontenttype" : "Software Optimization Guide",
          "size" : 238,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1661185353157,
          "syssize" : 238,
          "sysdate" : 1661185368000,
          "haslayout" : "1",
          "topparent" : "5321005",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5321005,
          "navigationhierarchiescategories" : [ "Automotive", "Processor products" ],
          "content_description" : "The Software Optimization Guide is for the Cortex-A78AE core. It describes details of the core instruction characteristics and special considerations that aid in the development of software and compilers.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78AE" ],
          "document_revision" : "0600",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1661185369000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/PJDOC-466751330-14665/0600/?lang=en",
          "modified" : 1661185344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1661185369000393117,
          "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78AE Core Software Optimization Guide",
        "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
        "Excerpt" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only ... Click Download to view. ... Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware Optimization ...",
        "FirstSentences" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78AE Core Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-14665",
        "document_version" : "0600",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5321005",
        "sysauthor" : "fralas01",
        "sysurihash" : "if3EgjPUrlYvLhcV",
        "urihash" : "if3EgjPUrlYvLhcV",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
        "systransactionid" : 947215,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1661126400000,
        "topparentid" : 5321005,
        "numberofpages" : 59,
        "sysconcepts" : "instructions ; μOPs ; latency ; pipelines ; cycles ; iterative algorithm ; memory access ; parenthesis ; stores ; Arm Limited ; A78AE core ; destination register ; typical sequence ; support late-forwarding ; depending ; block subsequent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
        "attachmentparentid" : 5321005,
        "parentitem" : "6303ad40c3b04f2bd53e21f1",
        "concepts" : "instructions ; μOPs ; latency ; pipelines ; cycles ; iterative algorithm ; memory access ; parenthesis ; stores ; Arm Limited ; A78AE core ; destination register ; typical sequence ; support late-forwarding ; depending ; block subsequent",
        "documenttype" : "pdf",
        "isattachment" : "5321005",
        "sysindexeddate" : 1661185370000,
        "permanentid" : "22a684d6661060cac6da2f7f689b4271753c425d37e5df056b55b84ae650",
        "syslanguage" : [ "English" ],
        "itemid" : "6303ad40c3b04f2bd53e21f3",
        "transactionid" : 947215,
        "title" : "Arm Cortex-A78AE Core Software Optimization Guide ",
        "date" : 1661185370000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "PJDOC-466751330-14665:0600:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1661185370503351646,
        "sysisattachment" : "5321005",
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "sysattachmentparentid" : 5321005,
        "size" : 1391925,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6303ad40c3b04f2bd53e21f3",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1661185355154,
        "syssize" : 1391925,
        "sysdate" : 1661185370000,
        "topparent" : "5321005",
        "author" : "fralas01",
        "label_version" : "r0p2",
        "systopparentid" : 5321005,
        "content_description" : "The Software Optimization Guide is for the Cortex-A78AE core. It describes details of the core instruction characteristics and special considerations that aid in the development of software and compilers.",
        "wordcount" : 1846,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78AE" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1661185370000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6303ad40c3b04f2bd53e21f3",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1661185370503351646,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78AE Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6303ad40c3b04f2bd53e21f3",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en/pdf/Arm_Cortex-A78AE_Core_Software_Optimization_Guide.pdf",
      "Excerpt" : "Second release for r0p2 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
      "FirstSentences" : "Arm® Cortex®-A78AE Core Revision: r0p2 Software Optimization Guide Issue 6.0 Non-Confidential Copyright © 2020-2022 Arm Limited (or its affiliates). All rights reserved. PJDOC-466751330-14665 Arm® ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A78AE Core Software Optimization Guide ",
      "document_number" : "PJDOC-466751330-14665",
      "document_version" : "0600",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5321005",
      "sysurihash" : "DBEVh8a5Nhnhz6I0",
      "urihash" : "DBEVh8a5Nhnhz6I0",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
      "systransactionid" : 947215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1661126400000,
      "topparentid" : 5321005,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1661185344000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1661185369000,
      "permanentid" : "9a6a741f00167b5fa9fb8d94ae5e3dc3925376e3efcad915966825f7a10e",
      "syslanguage" : [ "English" ],
      "itemid" : "6303ad40c3b04f2bd53e21f1",
      "transactionid" : 947215,
      "title" : "Arm Cortex-A78AE Core Software Optimization Guide ",
      "products" : [ "Cortex-A78AE" ],
      "date" : 1661185368000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "PJDOC-466751330-14665:0600:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1661185369000393117,
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "size" : 238,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1661185353157,
      "syssize" : 238,
      "sysdate" : 1661185368000,
      "haslayout" : "1",
      "topparent" : "5321005",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321005,
      "navigationhierarchiescategories" : [ "Automotive", "Processor products" ],
      "content_description" : "The Software Optimization Guide is for the Cortex-A78AE core. It describes details of the core instruction characteristics and special considerations that aid in the development of software and compilers.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78AE" ],
      "document_revision" : "0600",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1661185369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/PJDOC-466751330-14665/0600/?lang=en",
      "modified" : 1661185344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1661185369000393117,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A78AE Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14665/0600/en",
    "Excerpt" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only ... Click Download to view. ... Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware Optimization ...",
    "FirstSentences" : "Arm\\u00AE Cortex-A78AE Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-A78AE Core Software Optimization Guide SWOGSoftware ..."
  }, {
    "title" : "How do I program a multi-chip ring-based CTI network?",
    "uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005128/1-0/en",
    "excerpt" : "This is the same as the first step. ... Figure 3: CTI connectivity and channel programming that avoids uncontrolled feedback ... How do I program a multi-chip ring-based CTI network? ... KBA",
    "firstSentences" : "Article ID: KA005128 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary This article will explain the programming required for the multi-chip ring-based CTI ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I program a multi-chip ring-based CTI network? ",
      "document_number" : "ka005128",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5319138",
      "sysurihash" : "vuz18ZñA8uzCIYAl",
      "urihash" : "vuz18ZñA8uzCIYAl",
      "sysuri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
      "systransactionid" : 942414,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660319172000,
      "topparentid" : 5319138,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660319244000,
      "sysconcepts" : "connectivity ; CTI ; topology ; cross-chip ; uncontrolled feedback ; CTIOUTEN programming ; chips ; channels ; nCTIOUTEN1 ; chip-to-chip CTIs ; cross-triggering network ; limitation ; CoreSight SoC ; chip-by-chip basis",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "connectivity ; CTI ; topology ; cross-chip ; uncontrolled feedback ; CTIOUTEN programming ; chips ; channels ; nCTIOUTEN1 ; chip-to-chip CTIs ; cross-triggering network ; limitation ; CoreSight SoC ; chip-by-chip basis",
      "documenttype" : "html",
      "sysindexeddate" : 1660319267000,
      "permanentid" : "38861675fa8a26d96252cebf33ddc1e1a68164c264fd8722d0242096d92f",
      "syslanguage" : [ "English" ],
      "itemid" : "62f6760ce95b0a633aff8917",
      "transactionid" : 942414,
      "title" : "How do I program a multi-chip ring-based CTI network? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1660319267000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005128:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660319267904609122,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5147,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660319252867,
      "syssize" : 5147,
      "sysdate" : 1660319267000,
      "haslayout" : "1",
      "topparent" : "5319138",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5319138,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 259,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660319267000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005128/1-0/?lang=en",
      "modified" : 1660319244000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660319267904609122,
      "uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I program a multi-chip ring-based CTI network?",
    "Uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005128/1-0/en",
    "Excerpt" : "This is the same as the first step. ... Figure 3: CTI connectivity and channel programming that avoids uncontrolled feedback ... How do I program a multi-chip ring-based CTI network? ... KBA",
    "FirstSentences" : "Article ID: KA005128 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary This article will explain the programming required for the multi-chip ring-based CTI ..."
  }, {
    "title" : "How to select a cross-triggering topology for a multi-chip system?",
    "uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005105/1-0/en",
    "excerpt" : "There is also a risk of creating an uncontrolled feedback loop if the CTI interfaces ... Topology 3: Chained CTM reduced channel interface multi-chip topology A topology that directly ... KBA",
    "firstSentences" : "Article ID: KA005105 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary Debug support for multi-chip systems has some unique considerations. In particular, cross- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to select a cross-triggering topology for a multi-chip system? ",
      "document_number" : "ka005105",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5319137",
      "sysurihash" : "71IkFjwlo8uWAsHP",
      "urihash" : "71IkFjwlo8uWAsHP",
      "sysuri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
      "systransactionid" : 942400,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660318811000,
      "topparentid" : 5319137,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660318879000,
      "sysconcepts" : "CoreSight SoC ; inter-chip wiring ; channels ; multi-chip system ; broadcasting ; pressures ; feedback ; concerns ; programming complexity ; cross trigger ; Architecture Specification ; hardware resiliency ; tools easier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "CoreSight SoC ; inter-chip wiring ; channels ; multi-chip system ; broadcasting ; pressures ; feedback ; concerns ; programming complexity ; cross trigger ; Architecture Specification ; hardware resiliency ; tools easier",
      "documenttype" : "html",
      "sysindexeddate" : 1660318893000,
      "permanentid" : "d0151e6dcc2c3d05fa991aa2a47ae5887b4a81f02dad64685f956803f43a",
      "syslanguage" : [ "English" ],
      "itemid" : "62f6749fe95b0a633aff890a",
      "transactionid" : 942400,
      "title" : "How to select a cross-triggering topology for a multi-chip system? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1660318893000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005105:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660318893231004378,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 7624,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660318887572,
      "syssize" : 7624,
      "sysdate" : 1660318893000,
      "haslayout" : "1",
      "topparent" : "5319137",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5319137,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660318893000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005105/1-0/?lang=en",
      "modified" : 1660318879000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660318893231004378,
      "uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to select a cross-triggering topology for a multi-chip system?",
    "Uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005105/1-0/en",
    "Excerpt" : "There is also a risk of creating an uncontrolled feedback loop if the CTI interfaces ... Topology 3: Chained CTM reduced channel interface multi-chip topology A topology that directly ... KBA",
    "FirstSentences" : "Article ID: KA005105 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary Debug support for multi-chip systems has some unique considerations. In particular, cross- ..."
  }, {
    "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
    "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63125106ce77a54a32db35c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 18-Aug-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "ADB-400 Asynchronous Domain Bridge Software Developer Errata Notice Date of issue: 18-Aug-2022 Non-Confidential Copyright © 2013-2019, 2022 Arm® Limited (or its affiliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 830,
    "percentScore" : 64.826935,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
      "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "excerpt" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink ADB-400 Asynchronous ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
        "document_number" : "SDEN-1562550",
        "document_version" : "0500",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5326987",
        "sysurihash" : "W7UqNccvU2ow8an8",
        "urihash" : "W7UqNccvU2ow8an8",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
        "systransactionid" : 955694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5326987,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662144774000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662144808000,
        "permanentid" : "572ac8ede68a4cadc8124798582b01c760a88ab3c71a7c05376bb18f2bfa",
        "syslanguage" : [ "English" ],
        "itemid" : "63125106ce77a54a32db35c5",
        "transactionid" : 955694,
        "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
        "products" : [ "CoreLink ADB-400 Domain Bridge" ],
        "date" : 1662144808000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Advanced Microcontroller Bus Architecture (AMBA)",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-1562550:0500:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662144808490124689,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662144796636,
        "syssize" : 303,
        "sysdate" : 1662144808000,
        "haslayout" : "1",
        "topparent" : "5326987",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5326987,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662144808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1562550/0500/?lang=en",
        "modified" : 1662144774000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662144808490124689,
        "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "Excerpt" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink ADB-400 Asynchronous ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
      "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "excerpt" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink ADB-400 Asynchronous ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 830,
      "percentScore" : 64.826935,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
        "document_number" : "SDEN-1562550",
        "document_version" : "0500",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5326987",
        "sysurihash" : "W7UqNccvU2ow8an8",
        "urihash" : "W7UqNccvU2ow8an8",
        "sysuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
        "systransactionid" : 955694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5326987,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662144774000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662144808000,
        "permanentid" : "572ac8ede68a4cadc8124798582b01c760a88ab3c71a7c05376bb18f2bfa",
        "syslanguage" : [ "English" ],
        "itemid" : "63125106ce77a54a32db35c5",
        "transactionid" : 955694,
        "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
        "products" : [ "CoreLink ADB-400 Domain Bridge" ],
        "date" : 1662144808000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Advanced Microcontroller Bus Architecture (AMBA)",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN-1562550:0500:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662144808490124689,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662144796636,
        "syssize" : 303,
        "sysdate" : 1662144808000,
        "haslayout" : "1",
        "topparent" : "5326987",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5326987,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662144808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN-1562550/0500/?lang=en",
        "modified" : 1662144774000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662144808490124689,
        "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
      "Uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en",
      "Excerpt" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note SDEN This document is only available in a PDF version. Click Download to view. Arm CoreLink ADB-400 Asynchronous ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
      "document_number" : "SDEN-1562550",
      "document_version" : "0500",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5326987",
      "sysurihash" : "5BAFOffXWq1PgdEG",
      "urihash" : "5BAFOffXWq1PgdEG",
      "sysuri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
      "systransactionid" : 955694,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1662076800000,
      "topparentid" : 5326987,
      "numberofpages" : 8,
      "sysconcepts" : "documentation ; errata ; implementations ; Non-confidential ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; verification ; limitations ; conflicting ; erroneous behavior",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5fbba0f28e527a03a85ed23d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5fbba0f28e527a03a85ed23d" ],
      "attachmentparentid" : 5326987,
      "parentitem" : "63125106ce77a54a32db35c5",
      "concepts" : "documentation ; errata ; implementations ; Non-confidential ; arm ; critical error ; workarounds ; applications ; written agreement ; export laws ; party patents ; levels of severity ; verification ; limitations ; conflicting ; erroneous behavior",
      "documenttype" : "pdf",
      "isattachment" : "5326987",
      "sysindexeddate" : 1662144808000,
      "permanentid" : "658adad7f381616f06c10eef115c9d71e07e18331ef0e23f7d40eec0e358",
      "syslanguage" : [ "English" ],
      "itemid" : "63125106ce77a54a32db35c7",
      "transactionid" : 955694,
      "title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note ",
      "date" : 1662144808000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN-1562550:0500:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Kernel Developers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662144808726685800,
      "sysisattachment" : "5326987",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5326987,
      "size" : 162408,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63125106ce77a54a32db35c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662144798885,
      "syssize" : 162408,
      "sysdate" : 1662144808000,
      "topparent" : "5326987",
      "label_version" : "5.0",
      "systopparentid" : 5326987,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 391,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|AMBA|CoreLink ADB-400 Domain Bridge", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink ADB-400 Domain Bridge", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662144808000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63125106ce77a54a32db35c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662144808726685800,
      "uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink ADB-400 Asynchronous Domain Bridge Software Developer Errata Note",
    "Uri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63125106ce77a54a32db35c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN-1562550/0500/en/pdf/CoreLink_ADB_400_Asynchronous_Domain_Bridge_Software_Developer_Errata_Notice_v5_0.pdf",
    "Excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 18-Aug-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "ADB-400 Asynchronous Domain Bridge Software Developer Errata Notice Date of issue: 18-Aug-2022 Non-Confidential Copyright © 2013-2019, 2022 Arm® Limited (or its affiliates). All rights reserved."
  } ]
}