#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  9 17:24:30 2022
# Process ID: 5052
# Current directory: M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.runs/synth_1
# Command line: vivado.exe -log DEVICE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DEVICE.tcl
# Log file: M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.runs/synth_1/DEVICE.vds
# Journal file: M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DEVICE.tcl -notrace
Command: synth_design -top DEVICE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.355 ; gain = 179.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DEVICE' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/CLK_DIV.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV' (1#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/CLK_DIV.v:3]
INFO: [Synth 8-6157] synthesizing module 'COUNTER' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/COUNTER.v:4]
	Parameter mod bound to: 8 - type: integer 
	Parameter out bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COUNTER' (2#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/COUNTER.v:4]
INFO: [Synth 8-6157] synthesizing module 'LED' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/LED.v:3]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/LED.v:10]
WARNING: [Synth 8-567] referenced signal 'switcher' should be on the sensitivity list [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/LED.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LED' (3#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/LED.v:3]
INFO: [Synth 8-6157] synthesizing module 'UART' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-6157] synthesizing module 'ascii_decoder' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/ascii_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ascii_decoder' (4#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/ascii_decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/UART.v:45]
INFO: [Synth 8-6157] synthesizing module 'ascii_coder' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/ascii_coder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ascii_coder' (5#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/ascii_coder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UART' (6#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-6157] synthesizing module 'TRANSCEIVER_uart' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/TRANSCEIVER_uart.v:3]
	Parameter BRate bound to: 9600 - type: integer 
	Parameter NEXclk bound to: 100000000 - type: integer 
	Parameter period bound to: 10416 - type: integer 
	Parameter bit0 bound to: 10416 - type: integer 
	Parameter bit1 bound to: 20832 - type: integer 
	Parameter bit2 bound to: 31248 - type: integer 
	Parameter bit3 bound to: 41664 - type: integer 
	Parameter bit4 bound to: 52080 - type: integer 
	Parameter bit5 bound to: 62496 - type: integer 
	Parameter bit6 bound to: 72912 - type: integer 
	Parameter bit7 bound to: 83328 - type: integer 
	Parameter stop bound to: 93744 - type: integer 
	Parameter ending bound to: 156240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TRANSCEIVER_uart' (7#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/TRANSCEIVER_uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'RECEIVER_uart' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/RECEIVER_uart.v:3]
	Parameter BRate bound to: 9600 - type: integer 
	Parameter NEXclk bound to: 100000000 - type: integer 
	Parameter period bound to: 5208 - type: integer 
	Parameter bit0 bound to: 15624 - type: integer 
	Parameter bit1 bound to: 26040 - type: integer 
	Parameter bit2 bound to: 36456 - type: integer 
	Parameter bit3 bound to: 46872 - type: integer 
	Parameter bit4 bound to: 57288 - type: integer 
	Parameter bit5 bound to: 67704 - type: integer 
	Parameter bit6 bound to: 78120 - type: integer 
	Parameter bit7 bound to: 88536 - type: integer 
	Parameter stop bound to: 98952 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RECEIVER_uart' (8#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/RECEIVER_uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'prima' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:3]
	Parameter s_in bound to: 3'b000 
	Parameter s_prima bound to: 3'b001 
	Parameter s_min bound to: 3'b010 
	Parameter s_out bound to: 3'b011 
	Parameter s_rst bound to: 3'b100 
WARNING: [Synth 8-6090] variable 'station' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:63]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:220]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:220]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:220]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:220]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:220]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:221]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:221]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:221]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:221]
WARNING: [Synth 8-6090] variable 'matrix' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:221]
WARNING: [Synth 8-6090] variable 'R_O' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:239]
WARNING: [Synth 8-6090] variable 'station' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:249]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:36]
WARNING: [Synth 8-6014] Unused sequential element x1_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:174]
WARNING: [Synth 8-6014] Unused sequential element x2_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:184]
WARNING: [Synth 8-6014] Unused sequential element x3_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:195]
WARNING: [Synth 8-6014] Unused sequential element minimum_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:205]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:206]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:270]
WARNING: [Synth 8-6014] Unused sequential element tmp3_reg[4] was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:139]
WARNING: [Synth 8-6014] Unused sequential element tmp3_reg[3] was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:139]
WARNING: [Synth 8-6014] Unused sequential element tmp3_reg[2] was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:139]
WARNING: [Synth 8-6014] Unused sequential element tmp3_reg[1] was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:139]
WARNING: [Synth 8-6014] Unused sequential element tmp3_reg[0] was removed.  [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:139]
INFO: [Synth 8-6155] done synthesizing module 'prima' (9#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/prima.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DEVICE' (10#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:3]
WARNING: [Synth 8-3331] design prima has unconnected port clk[19]
WARNING: [Synth 8-3331] design prima has unconnected port clk[18]
WARNING: [Synth 8-3331] design prima has unconnected port clk[17]
WARNING: [Synth 8-3331] design prima has unconnected port clk[16]
WARNING: [Synth 8-3331] design prima has unconnected port clk[15]
WARNING: [Synth 8-3331] design prima has unconnected port clk[14]
WARNING: [Synth 8-3331] design prima has unconnected port clk[13]
WARNING: [Synth 8-3331] design prima has unconnected port clk[12]
WARNING: [Synth 8-3331] design prima has unconnected port clk[11]
WARNING: [Synth 8-3331] design prima has unconnected port clk[10]
WARNING: [Synth 8-3331] design prima has unconnected port clk[9]
WARNING: [Synth 8-3331] design prima has unconnected port clk[8]
WARNING: [Synth 8-3331] design prima has unconnected port clk[7]
WARNING: [Synth 8-3331] design prima has unconnected port clk[6]
WARNING: [Synth 8-3331] design prima has unconnected port clk[5]
WARNING: [Synth 8-3331] design prima has unconnected port clk[4]
WARNING: [Synth 8-3331] design prima has unconnected port clk[3]
WARNING: [Synth 8-3331] design prima has unconnected port clk[2]
WARNING: [Synth 8-3331] design prima has unconnected port clk[1]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[19]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[18]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[17]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[16]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[15]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[14]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[13]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[12]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[11]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[10]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[9]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[8]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[7]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[6]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[5]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[4]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[3]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[2]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[1]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[0]
WARNING: [Synth 8-3331] design LED has unconnected port clk
WARNING: [Synth 8-3331] design COUNTER has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 873.500 ; gain = 242.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 873.500 ; gain = 242.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 873.500 ; gain = 242.523
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DEVICE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DEVICE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1009.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1009.480 ; gain = 378.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1009.480 ; gain = 378.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1009.480 ; gain = 378.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "code" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART'
INFO: [Synth 8-5546] ROM "t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "received_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE12 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                 iSTATE9 |                             0111 |                             0111
                iSTATE11 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE4 |                             1011 |                             1011
                 iSTATE3 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1009.480 ; gain = 378.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 22    
	   3 Input     20 Bit        Muxes := 5     
	   6 Input     20 Bit        Muxes := 11    
	  13 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  10 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 44    
	   4 Input      5 Bit        Muxes := 6     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	  14 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 62    
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DEVICE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ascii_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
	  14 Input      1 Bit        Muxes := 6     
Module TRANSCEIVER_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 3     
Module RECEIVER_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prima 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 5     
	   6 Input     20 Bit        Muxes := 11    
	   2 Input     20 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 44    
	   4 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 27    
	   2 Input      3 Bit        Muxes := 62    
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "uart/decoder/code" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tranceiver/t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tranceiver/trNext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_uart/R_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design prima has unconnected port clk[19]
WARNING: [Synth 8-3331] design prima has unconnected port clk[18]
WARNING: [Synth 8-3331] design prima has unconnected port clk[17]
WARNING: [Synth 8-3331] design prima has unconnected port clk[16]
WARNING: [Synth 8-3331] design prima has unconnected port clk[15]
WARNING: [Synth 8-3331] design prima has unconnected port clk[14]
WARNING: [Synth 8-3331] design prima has unconnected port clk[13]
WARNING: [Synth 8-3331] design prima has unconnected port clk[12]
WARNING: [Synth 8-3331] design prima has unconnected port clk[11]
WARNING: [Synth 8-3331] design prima has unconnected port clk[10]
WARNING: [Synth 8-3331] design prima has unconnected port clk[9]
WARNING: [Synth 8-3331] design prima has unconnected port clk[8]
WARNING: [Synth 8-3331] design prima has unconnected port clk[7]
WARNING: [Synth 8-3331] design prima has unconnected port clk[6]
WARNING: [Synth 8-3331] design prima has unconnected port clk[5]
WARNING: [Synth 8-3331] design prima has unconnected port clk[4]
WARNING: [Synth 8-3331] design prima has unconnected port clk[3]
WARNING: [Synth 8-3331] design prima has unconnected port clk[2]
WARNING: [Synth 8-3331] design prima has unconnected port clk[1]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[19]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[18]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[17]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[16]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[15]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[14]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[13]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[12]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[11]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[10]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[9]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[8]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[7]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[6]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[5]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[4]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[3]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[2]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[1]
WARNING: [Synth 8-3331] design prima has unconnected port R_I[0]
INFO: [Synth 8-3886] merging instance 'seg_reg[7]' (FD) to 'an_reg[5]'
INFO: [Synth 8-3886] merging instance 'an_reg[5]' (FD) to 'an_reg[6]'
INFO: [Synth 8-3886] merging instance 'an_reg[6]' (FD) to 'an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1066.062 ; gain = 435.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1066.062 ; gain = 435.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     3|
|4     |LUT2   |    78|
|5     |LUT3   |   120|
|6     |LUT4   |   125|
|7     |LUT5   |   128|
|8     |LUT6   |   447|
|9     |MUXF7  |     6|
|10    |FDRE   |   346|
|11    |FDSE   |     5|
|12    |IBUF   |     2|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |  1317|
|2     |  counter    |COUNTER          |    30|
|3     |  div26      |CLK_DIV          |    15|
|4     |  prima3     |prima            |   840|
|5     |  rec_uart   |RECEIVER_uart    |   194|
|6     |  tranceiver |TRANSCEIVER_uart |   125|
|7     |  uart       |UART             |    47|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1535.719 ; gain = 768.762
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1535.719 ; gain = 904.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1535.719 ; gain = 1181.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.runs/synth_1/DEVICE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DEVICE_utilization_synth.rpt -pb DEVICE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 17:26:09 2022...
