Command: vcs -o ../workspace/simv -full64 -sverilog -debug_acc+all -f ../sourcecode/rtl_list.txt \
-f ../sourcecode/tb_list.txt -l ../workspace/vcs_compile.log -Mdir=../workspace/csrc \
-fsdb +define+FSDB +incdir+../sourcecode/rtl/ -top CAM_Subarray_Exp_TB
                         Chronologic VCS (TM)
      Version Q-2020.03-SP2-7_Full64 -- Tue Mar 11 18:14:52 2025
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../sourcecode/rtl/CAM.v'
Parsing design file '../sourcecode/rtl/CAM_Subarray.v'
Parsing design file '../sourcecode/rtl/CAM_Subarray_Exp.v'
Parsing design file '../sourcecode/tb/CAM_Subarray_TB.v'
Parsing design file '../sourcecode/tb/CAM_Subarray_Exp_TB.v'
Top Level Modules:
       CAM_Subarray_Exp_TB
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module CAM_Subarray_Exp_TB
make[1]: Entering directory `/home/host/Desktop/project/CAM/workspace/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x /home/host/Desktop/project/CAM/workspace/../workspace/simv ]; then chmod \
a-x /home/host/Desktop/project/CAM/workspace/../workspace/simv; fi
g++  -o /home/host/Desktop/project/CAM/workspace/../workspace/simv      -rdynamic \
-Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/opt/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib \
-L/opt/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 \
objs/amcQw_d.o   _45146_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/opt/synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_save_restore_new.o /opt/synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
/home/host/Desktop/project/CAM/workspace/../workspace/simv up to date
make[1]: Leaving directory `/home/host/Desktop/project/CAM/workspace/csrc'
CPU time: .331 seconds to compile + .301 seconds to elab + .288 seconds to link
