set a(0-6656) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-6655 XREFS 48405 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6657) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-6655 XREFS 48406 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6658) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-6655 XREFS 48407 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6659) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-6655 XREFS 48408 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6660) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-6655 XREFS 48409 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6661) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-6655 XREFS 48410 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6662) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-6655 XREFS 48411 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6663) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-6655 XREFS 48412 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{258 0 0-6665 {}}} CYCLES {}}
set a(0-6664) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-6655 XREFS 48413 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6665 {}}} SUCCS {{259 0 0-6665 {}}} CYCLES {}}
set a(0-6666) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48414 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-7256 {}}} CYCLES {}}
set a(0-6667) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48415 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-7232 {}}} CYCLES {}}
set a(0-6668) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48416 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-7208 {}}} CYCLES {}}
set a(0-6669) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48417 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-7184 {}}} CYCLES {}}
set a(0-6670) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48418 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-7158 {}}} CYCLES {}}
set a(0-6671) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48419 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-7090 {}}} CYCLES {}}
set a(0-6672) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48420 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-7071 {}}} CYCLES {}}
set a(0-6673) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48421 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-7060 {}}} CYCLES {}}
set a(0-6674) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48422 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-7041 {}}} CYCLES {}}
set a(0-6675) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48423 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-7016 {}}} CYCLES {}}
set a(0-6676) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48424 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-7014 {}}} CYCLES {}}
set a(0-6677) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48425 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6678) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48426 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-6979 {}}} CYCLES {}}
set a(0-6679) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48427 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-6946 {}}} CYCLES {}}
set a(0-6680) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48428 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-6943 {}}} CYCLES {}}
set a(0-6681) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48429 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6682) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-6665 XREFS 48430 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.34697422499999997} PREDS {} SUCCS {{258 0 0-6919 {}}} CYCLES {}}
set a(0-6683) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48431 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {} SUCCS {{258 0 0-6916 {}}} CYCLES {}}
set a(0-6684) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48432 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {} SUCCS {{258 0 0-6909 {}}} CYCLES {}}
set a(0-6685) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-6665 XREFS 48433 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{258 0 0-6882 {}}} CYCLES {}}
set a(0-6686) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-6665 XREFS 48434 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-7279 {}}} SUCCS {{256 0 0-7279 {}} {258 0 0-7280 {}}} CYCLES {}}
set a(0-6687) {NAME MAC1:asn TYPE ASSIGN PAR 0-6665 XREFS 48435 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6688 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6688) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-6665 XREFS 48436 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-6687 {}}} SUCCS {{258 0 0-6691 {}}} CYCLES {}}
set a(0-6689) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-6665 XREFS 48437 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6690 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6690) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-6665 XREFS 48438 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-6689 {}}} SUCCS {{259 0 0-6691 {}}} CYCLES {}}
set a(0-6691) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48439 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-6688 {}} {259 0 0-6690 {}}} SUCCS {{258 0 0-6697 {}}} CYCLES {}}
set a(0-6692) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48440 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-6693 {}}} CYCLES {}}
set a(0-6693) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-6665 XREFS 48441 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-6692 {}}} SUCCS {{258 0 0-6696 {}}} CYCLES {}}
set a(0-6694) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48442 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-6695 {}}} CYCLES {}}
set a(0-6695) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-6665 XREFS 48443 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-6694 {}}} SUCCS {{259 0 0-6696 {}}} CYCLES {}}
set a(0-6696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48444 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-6693 {}} {259 0 0-6695 {}}} SUCCS {{259 0 0-6697 {}}} CYCLES {}}
set a(0-6697) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48445 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-6691 {}} {259 0 0-6696 {}}} SUCCS {{258 0 0-6705 {}}} CYCLES {}}
set a(0-6698) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-6665 XREFS 48446 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6699 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6699) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-6665 XREFS 48447 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-6698 {}}} SUCCS {{259 0 0-6700 {}}} CYCLES {}}
set a(0-6700) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-6665 XREFS 48448 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6699 {}}} SUCCS {{258 0 0-6704 {}}} CYCLES {}}
set a(0-6701) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-6665 XREFS 48449 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6702 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6702) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-6665 XREFS 48450 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6701 {}}} SUCCS {{259 0 0-6703 {}}} CYCLES {}}
set a(0-6703) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-6665 XREFS 48451 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6702 {}}} SUCCS {{259 0 0-6704 {}}} CYCLES {}}
set a(0-6704) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48452 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-6700 {}} {259 0 0-6703 {}}} SUCCS {{259 0 0-6705 {}}} CYCLES {}}
set a(0-6705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48453 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-6697 {}} {259 0 0-6704 {}}} SUCCS {{258 0 0-6717 {}}} CYCLES {}}
set a(0-6706) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-6665 XREFS 48454 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6707 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6707) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-6665 XREFS 48455 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6706 {}}} SUCCS {{259 0 0-6708 {}}} CYCLES {}}
set a(0-6708) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-6665 XREFS 48456 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6707 {}}} SUCCS {{258 0 0-6712 {}}} CYCLES {}}
set a(0-6709) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48457 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-6710 {}}} CYCLES {}}
set a(0-6710) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-6665 XREFS 48458 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6709 {}}} SUCCS {{259 0 0-6711 {}}} CYCLES {}}
set a(0-6711) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-6665 XREFS 48459 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-6710 {}}} SUCCS {{259 0 0-6712 {}}} CYCLES {}}
set a(0-6712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48460 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-6708 {}} {259 0 0-6711 {}}} SUCCS {{258 0 0-6716 {}}} CYCLES {}}
set a(0-6713) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-6665 XREFS 48461 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6714 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6714) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-6665 XREFS 48462 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-6713 {}}} SUCCS {{259 0 0-6715 {}}} CYCLES {}}
set a(0-6715) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-6665 XREFS 48463 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-6714 {}}} SUCCS {{259 0 0-6716 {}}} CYCLES {}}
set a(0-6716) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48464 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-6712 {}} {259 0 0-6715 {}}} SUCCS {{259 0 0-6717 {}}} CYCLES {}}
set a(0-6717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6665 XREFS 48465 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09666163705035813} PREDS {{258 0 0-6705 {}} {259 0 0-6716 {}}} SUCCS {{259 0 0-6718 {}}} CYCLES {}}
set a(0-6718) {NAME MAC1:slc TYPE READSLICE PAR 0-6665 XREFS 48466 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.096661675} PREDS {{259 0 0-6717 {}}} SUCCS {{258 0 0-6899 {}} {258 0 0-6903 {}} {258 0 0-6920 {}} {258 0 0-7258 {}}} CYCLES {}}
set a(0-6719) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-6665 XREFS 48467 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6720 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6720) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-6665 XREFS 48468 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-6719 {}}} SUCCS {{258 0 0-6723 {}}} CYCLES {}}
set a(0-6721) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-6665 XREFS 48469 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6722 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6722) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-6665 XREFS 48470 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-6721 {}}} SUCCS {{259 0 0-6723 {}}} CYCLES {}}
set a(0-6723) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48471 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-6720 {}} {259 0 0-6722 {}}} SUCCS {{258 0 0-6729 {}}} CYCLES {}}
set a(0-6724) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48472 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-6725 {}}} CYCLES {}}
set a(0-6725) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-6665 XREFS 48473 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-6724 {}}} SUCCS {{258 0 0-6728 {}}} CYCLES {}}
set a(0-6726) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48474 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-6727 {}}} CYCLES {}}
set a(0-6727) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-6665 XREFS 48475 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-6726 {}}} SUCCS {{259 0 0-6728 {}}} CYCLES {}}
set a(0-6728) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48476 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-6725 {}} {259 0 0-6727 {}}} SUCCS {{259 0 0-6729 {}}} CYCLES {}}
set a(0-6729) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48477 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-6723 {}} {259 0 0-6728 {}}} SUCCS {{258 0 0-6737 {}}} CYCLES {}}
set a(0-6730) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-6665 XREFS 48478 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6731 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6731) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-6665 XREFS 48479 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-6730 {}}} SUCCS {{259 0 0-6732 {}}} CYCLES {}}
set a(0-6732) {NAME MAC1:conc TYPE CONCATENATE PAR 0-6665 XREFS 48480 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-6731 {}}} SUCCS {{258 0 0-6736 {}}} CYCLES {}}
set a(0-6733) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-6665 XREFS 48481 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6734 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6734) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-6665 XREFS 48482 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-6733 {}}} SUCCS {{259 0 0-6735 {}}} CYCLES {}}
set a(0-6735) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-6665 XREFS 48483 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-6734 {}}} SUCCS {{259 0 0-6736 {}}} CYCLES {}}
set a(0-6736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48484 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-6732 {}} {259 0 0-6735 {}}} SUCCS {{259 0 0-6737 {}}} CYCLES {}}
set a(0-6737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48485 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12405085349977768} PREDS {{258 0 0-6729 {}} {259 0 0-6736 {}}} SUCCS {{258 0 0-6749 {}}} CYCLES {}}
set a(0-6738) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-6665 XREFS 48486 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6739 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6739) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-6665 XREFS 48487 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-6738 {}}} SUCCS {{259 0 0-6740 {}}} CYCLES {}}
set a(0-6740) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-6665 XREFS 48488 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-6739 {}}} SUCCS {{258 0 0-6744 {}}} CYCLES {}}
set a(0-6741) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48489 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-6742 {}}} CYCLES {}}
set a(0-6742) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-6665 XREFS 48490 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-6741 {}}} SUCCS {{259 0 0-6743 {}}} CYCLES {}}
set a(0-6743) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-6665 XREFS 48491 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-6742 {}}} SUCCS {{259 0 0-6744 {}}} CYCLES {}}
set a(0-6744) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48492 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-6740 {}} {259 0 0-6743 {}}} SUCCS {{258 0 0-6748 {}}} CYCLES {}}
set a(0-6745) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-6665 XREFS 48493 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.034407525} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6746 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6746) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-6665 XREFS 48494 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.034407525} PREDS {{259 0 0-6745 {}}} SUCCS {{259 0 0-6747 {}}} CYCLES {}}
set a(0-6747) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-6665 XREFS 48495 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.034407525} PREDS {{259 0 0-6746 {}}} SUCCS {{259 0 0-6748 {}}} CYCLES {}}
set a(0-6748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48496 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12405085349977768} PREDS {{258 0 0-6744 {}} {259 0 0-6747 {}}} SUCCS {{259 0 0-6749 {}}} CYCLES {}}
set a(0-6749) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6665 XREFS 48497 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21775356205035812} PREDS {{258 0 0-6737 {}} {259 0 0-6748 {}}} SUCCS {{259 0 0-6750 {}}} CYCLES {}}
set a(0-6750) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-6665 XREFS 48498 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.2177536} PREDS {{259 0 0-6749 {}}} SUCCS {{258 0 0-6911 {}} {258 0 0-6925 {}} {258 0 0-7268 {}}} CYCLES {}}
set a(0-6751) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-6665 XREFS 48499 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6752 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6752) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-6665 XREFS 48500 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-6751 {}}} SUCCS {{258 0 0-6755 {}}} CYCLES {}}
set a(0-6753) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-6665 XREFS 48501 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6754 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6754) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-6665 XREFS 48502 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-6753 {}}} SUCCS {{259 0 0-6755 {}}} CYCLES {}}
set a(0-6755) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48503 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-6752 {}} {259 0 0-6754 {}}} SUCCS {{258 0 0-6761 {}}} CYCLES {}}
set a(0-6756) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48504 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-6757 {}}} CYCLES {}}
set a(0-6757) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-6665 XREFS 48505 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-6756 {}}} SUCCS {{258 0 0-6760 {}}} CYCLES {}}
set a(0-6758) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48506 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-6759 {}}} CYCLES {}}
set a(0-6759) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-6665 XREFS 48507 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-6758 {}}} SUCCS {{259 0 0-6760 {}}} CYCLES {}}
set a(0-6760) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6665 XREFS 48508 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-6757 {}} {259 0 0-6759 {}}} SUCCS {{259 0 0-6761 {}}} CYCLES {}}
set a(0-6761) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48509 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6755 {}} {259 0 0-6760 {}}} SUCCS {{258 0 0-6769 {}}} CYCLES {}}
set a(0-6762) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-6665 XREFS 48510 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-7280 {}}} SUCCS {{259 0 0-6763 {}} {256 0 0-7280 {}}} CYCLES {}}
set a(0-6763) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-6665 XREFS 48511 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-6762 {}}} SUCCS {{259 0 0-6764 {}}} CYCLES {}}
set a(0-6764) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-6665 XREFS 48512 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6763 {}}} SUCCS {{258 0 0-6768 {}}} CYCLES {}}
set a(0-6765) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-6665 XREFS 48513 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6766 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6766) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-6665 XREFS 48514 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-6765 {}}} SUCCS {{259 0 0-6767 {}}} CYCLES {}}
set a(0-6767) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-6665 XREFS 48515 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6766 {}}} SUCCS {{259 0 0-6768 {}}} CYCLES {}}
set a(0-6768) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48516 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6764 {}} {259 0 0-6767 {}}} SUCCS {{259 0 0-6769 {}}} CYCLES {}}
set a(0-6769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48517 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-6761 {}} {259 0 0-6768 {}}} SUCCS {{258 0 0-6781 {}}} CYCLES {}}
set a(0-6770) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-6665 XREFS 48518 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6771 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6771) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-6665 XREFS 48519 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-6770 {}}} SUCCS {{259 0 0-6772 {}}} CYCLES {}}
set a(0-6772) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-6665 XREFS 48520 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6771 {}}} SUCCS {{258 0 0-6776 {}}} CYCLES {}}
set a(0-6773) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48521 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-6774 {}}} CYCLES {}}
set a(0-6774) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-6665 XREFS 48522 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6773 {}}} SUCCS {{259 0 0-6775 {}}} CYCLES {}}
set a(0-6775) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-6665 XREFS 48523 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6774 {}}} SUCCS {{259 0 0-6776 {}}} CYCLES {}}
set a(0-6776) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48524 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6772 {}} {259 0 0-6775 {}}} SUCCS {{258 0 0-6780 {}}} CYCLES {}}
set a(0-6777) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-6665 XREFS 48525 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-7279 {}}} SUCCS {{259 0 0-6778 {}} {256 0 0-7279 {}}} CYCLES {}}
set a(0-6778) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-6665 XREFS 48526 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-6777 {}}} SUCCS {{259 0 0-6779 {}}} CYCLES {}}
set a(0-6779) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-6665 XREFS 48527 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-6778 {}}} SUCCS {{259 0 0-6780 {}}} CYCLES {}}
set a(0-6780) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48528 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-6776 {}} {259 0 0-6779 {}}} SUCCS {{259 0 0-6781 {}}} CYCLES {}}
set a(0-6781) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6665 XREFS 48529 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-6769 {}} {259 0 0-6780 {}}} SUCCS {{259 0 0-6782 {}}} CYCLES {}}
set a(0-6782) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-6665 XREFS 48530 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-6781 {}}} SUCCS {{258 0 0-6933 {}} {258 0 0-6937 {}} {258 0 0-7271 {}}} CYCLES {}}
set a(0-6783) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48531 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {} SUCCS {{259 0 0-6784 {}}} CYCLES {}}
set a(0-6784) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6665 XREFS 48532 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-6783 {}}} SUCCS {{259 0 0-6785 {}}} CYCLES {}}
set a(0-6785) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-6665 XREFS 48533 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-6784 {}}} SUCCS {{258 0 0-6796 {}}} CYCLES {}}
set a(0-6786) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48534 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-6787 {}}} CYCLES {}}
set a(0-6787) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6665 XREFS 48535 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-6786 {}}} SUCCS {{259 0 0-6788 {}}} CYCLES {}}
set a(0-6788) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-6665 XREFS 48536 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-6787 {}}} SUCCS {{258 0 0-6794 {}}} CYCLES {}}
set a(0-6789) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48537 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-6790 {}}} CYCLES {}}
set a(0-6790) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-6665 XREFS 48538 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-6789 {}}} SUCCS {{258 0 0-6793 {}}} CYCLES {}}
set a(0-6791) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48539 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-6792 {}}} CYCLES {}}
set a(0-6792) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6665 XREFS 48540 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-6791 {}}} SUCCS {{259 0 0-6793 {}}} CYCLES {}}
set a(0-6793) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-6665 XREFS 48541 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-6790 {}} {259 0 0-6792 {}}} SUCCS {{259 0 0-6794 {}}} CYCLES {}}
set a(0-6794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6665 XREFS 48542 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-6788 {}} {259 0 0-6793 {}}} SUCCS {{259 0 0-6795 {}}} CYCLES {}}
set a(0-6795) {NAME if#3:slc TYPE READSLICE PAR 0-6665 XREFS 48543 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.04471015} PREDS {{259 0 0-6794 {}}} SUCCS {{259 0 0-6796 {}}} CYCLES {}}
set a(0-6796) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48544 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09315473449693606} PREDS {{258 0 0-6785 {}} {259 0 0-6795 {}}} SUCCS {{258 0 0-6811 {}}} CYCLES {}}
set a(0-6797) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48545 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-6798 {}}} CYCLES {}}
set a(0-6798) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-6665 XREFS 48546 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6797 {}}} SUCCS {{259 0 0-6799 {}}} CYCLES {}}
set a(0-6799) {NAME if#3:not#1 TYPE NOT PAR 0-6665 XREFS 48547 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6798 {}}} SUCCS {{259 0 0-6800 {}}} CYCLES {}}
set a(0-6800) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-6665 XREFS 48548 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6799 {}}} SUCCS {{259 0 0-6801 {}}} CYCLES {}}
set a(0-6801) {NAME if#3:conc TYPE CONCATENATE PAR 0-6665 XREFS 48549 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6800 {}}} SUCCS {{258 0 0-6809 {}}} CYCLES {}}
set a(0-6802) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48550 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-6803 {}}} CYCLES {}}
set a(0-6803) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48551 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6802 {}}} SUCCS {{259 0 0-6804 {}}} CYCLES {}}
set a(0-6804) {NAME if#3:not#2 TYPE NOT PAR 0-6665 XREFS 48552 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6803 {}}} SUCCS {{259 0 0-6805 {}}} CYCLES {}}
set a(0-6805) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-6665 XREFS 48553 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6804 {}}} SUCCS {{258 0 0-6808 {}}} CYCLES {}}
set a(0-6806) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48554 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {} SUCCS {{259 0 0-6807 {}}} CYCLES {}}
set a(0-6807) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6665 XREFS 48555 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{259 0 0-6806 {}}} SUCCS {{259 0 0-6808 {}}} CYCLES {}}
set a(0-6808) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-6665 XREFS 48556 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034555024999999996} PREDS {{258 0 0-6805 {}} {259 0 0-6807 {}}} SUCCS {{259 0 0-6809 {}}} CYCLES {}}
set a(0-6809) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6665 XREFS 48557 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09315473449693606} PREDS {{258 0 0-6801 {}} {259 0 0-6808 {}}} SUCCS {{259 0 0-6810 {}}} CYCLES {}}
set a(0-6810) {NAME if#3:slc#1 TYPE READSLICE PAR 0-6665 XREFS 48558 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.093154775} PREDS {{259 0 0-6809 {}}} SUCCS {{259 0 0-6811 {}}} CYCLES {}}
set a(0-6811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48559 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14159935949693606} PREDS {{258 0 0-6796 {}} {259 0 0-6810 {}}} SUCCS {{259 0 0-6812 {}} {258 0 0-6816 {}} {258 0 0-6817 {}} {258 0 0-6821 {}}} CYCLES {}}
set a(0-6812) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-6665 XREFS 48560 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-6811 {}}} SUCCS {{259 0 0-6813 {}}} CYCLES {}}
set a(0-6813) {NAME if#3:not#3 TYPE NOT PAR 0-6665 XREFS 48561 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-6812 {}}} SUCCS {{259 0 0-6814 {}}} CYCLES {}}
set a(0-6814) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48562 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-6813 {}}} SUCCS {{259 0 0-6815 {}}} CYCLES {}}
set a(0-6815) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-6665 XREFS 48563 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{259 0 0-6814 {}}} SUCCS {{258 0 0-6819 {}}} CYCLES {}}
set a(0-6816) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-6665 XREFS 48564 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-6811 {}}} SUCCS {{258 0 0-6818 {}}} CYCLES {}}
set a(0-6817) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-6665 XREFS 48565 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-6811 {}}} SUCCS {{259 0 0-6818 {}}} CYCLES {}}
set a(0-6818) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-6665 XREFS 48566 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1415994} PREDS {{258 0 0-6816 {}} {259 0 0-6817 {}}} SUCCS {{259 0 0-6819 {}}} CYCLES {}}
set a(0-6819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48567 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19004398449693605} PREDS {{258 0 0-6815 {}} {259 0 0-6818 {}}} SUCCS {{259 0 0-6820 {}}} CYCLES {}}
set a(0-6820) {NAME if#3:slc#2 TYPE READSLICE PAR 0-6665 XREFS 48568 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.19004402499999998} PREDS {{259 0 0-6819 {}}} SUCCS {{258 0 0-6823 {}}} CYCLES {}}
set a(0-6821) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-6665 XREFS 48569 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.19004402499999998} PREDS {{258 0 0-6811 {}}} SUCCS {{259 0 0-6822 {}}} CYCLES {}}
set a(0-6822) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-6665 XREFS 48570 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.19004402499999998} PREDS {{259 0 0-6821 {}}} SUCCS {{259 0 0-6823 {}}} CYCLES {}}
set a(0-6823) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6665 XREFS 48571 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.24339104517895047} PREDS {{258 0 0-6820 {}} {259 0 0-6822 {}}} SUCCS {{259 0 0-6824 {}} {258 0 0-6827 {}}} CYCLES {}}
set a(0-6824) {NAME slc(exs.imod) TYPE READSLICE PAR 0-6665 XREFS 48572 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-6823 {}}} SUCCS {{259 0 0-6825 {}}} CYCLES {}}
set a(0-6825) {NAME if#3:not TYPE NOT PAR 0-6665 XREFS 48573 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-6824 {}}} SUCCS {{259 0 0-6826 {}}} CYCLES {}}
set a(0-6826) {NAME if#3:xor TYPE XOR PAR 0-6665 XREFS 48574 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.2433911} PREDS {{259 0 0-6825 {}}} SUCCS {{259 0 0-6827 {}}} CYCLES {}}
set a(0-6827) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6665 XREFS 48575 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.28697921486227385} PREDS {{258 0 0-6823 {}} {259 0 0-6826 {}}} SUCCS {{259 0 0-6828 {}} {258 0 0-6829 {}} {258 0 0-6830 {}} {258 0 0-6831 {}}} CYCLES {}}
set a(0-6828) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-6665 XREFS 48576 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{259 0 0-6827 {}}} SUCCS {{258 0 0-6832 {}}} CYCLES {}}
set a(0-6829) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-6665 XREFS 48577 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-6827 {}}} SUCCS {{258 0 0-6832 {}}} CYCLES {}}
set a(0-6830) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-6665 XREFS 48578 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-6827 {}}} SUCCS {{258 0 0-6832 {}}} CYCLES {}}
set a(0-6831) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-6665 XREFS 48579 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-6827 {}}} SUCCS {{259 0 0-6832 {}}} CYCLES {}}
set a(0-6832) {NAME or TYPE OR PAR 0-6665 XREFS 48580 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-6830 {}} {258 0 0-6829 {}} {258 0 0-6828 {}} {259 0 0-6831 {}}} SUCCS {{258 0 0-6834 {}} {258 0 0-6837 {}}} CYCLES {}}
set a(0-6833) {NAME asn#284 TYPE ASSIGN PAR 0-6665 XREFS 48581 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{262 0 0-7281 {}}} SUCCS {{258 0 0-6835 {}} {256 0 0-7281 {}}} CYCLES {}}
set a(0-6834) {NAME exs TYPE SIGNEXTEND PAR 0-6665 XREFS 48582 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.286979275} PREDS {{258 0 0-6832 {}}} SUCCS {{259 0 0-6835 {}}} CYCLES {}}
set a(0-6835) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48583 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.30338600626385387} PREDS {{258 0 0-6833 {}} {259 0 0-6834 {}}} SUCCS {{258 0 0-6918 {}} {258 0 0-6919 {}}} CYCLES {}}
set a(0-6836) {NAME asn#285 TYPE ASSIGN PAR 0-6665 XREFS 48584 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-7282 {}}} SUCCS {{258 0 0-6838 {}} {256 0 0-7282 {}}} CYCLES {}}
set a(0-6837) {NAME exs#3 TYPE SIGNEXTEND PAR 0-6665 XREFS 48585 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-6832 {}}} SUCCS {{259 0 0-6838 {}}} CYCLES {}}
set a(0-6838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48586 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-6836 {}} {259 0 0-6837 {}}} SUCCS {{258 0 0-6945 {}} {258 0 0-6946 {}}} CYCLES {}}
set a(0-6839) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48587 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6840 {}}} CYCLES {}}
set a(0-6840) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48588 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6839 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6841) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48589 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6842 {}}} CYCLES {}}
set a(0-6842) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48590 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6841 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6843) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48591 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6844 {}}} CYCLES {}}
set a(0-6844) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48592 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6843 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6845) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48593 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6846 {}}} CYCLES {}}
set a(0-6846) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48594 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6845 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6847) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48595 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6848 {}}} CYCLES {}}
set a(0-6848) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48596 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6847 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6849) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48597 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6850 {}}} CYCLES {}}
set a(0-6850) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48598 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6849 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6851) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48599 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6852 {}}} CYCLES {}}
set a(0-6852) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48600 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6851 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6853) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48601 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6854 {}}} CYCLES {}}
set a(0-6854) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48602 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6853 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6855) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48603 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6856 {}}} CYCLES {}}
set a(0-6856) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48604 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6855 {}}} SUCCS {{258 0 0-6859 {}}} CYCLES {}}
set a(0-6857) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48605 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {} SUCCS {{259 0 0-6858 {}}} CYCLES {}}
set a(0-6858) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 48606 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6857 {}}} SUCCS {{259 0 0-6859 {}}} CYCLES {}}
set a(0-6859) {NAME if#4:nor TYPE NOR PAR 0-6665 XREFS 48607 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{258 0 0-6856 {}} {258 0 0-6854 {}} {258 0 0-6852 {}} {258 0 0-6850 {}} {258 0 0-6848 {}} {258 0 0-6846 {}} {258 0 0-6844 {}} {258 0 0-6842 {}} {258 0 0-6840 {}} {259 0 0-6858 {}}} SUCCS {{259 0 0-6860 {}} {258 0 0-6882 {}} {258 0 0-7161 {}} {258 0 0-7184 {}}} CYCLES {}}
set a(0-6860) {NAME asel TYPE SELECT PAR 0-6665 XREFS 48608 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6859 {}}} SUCCS {{146 0 0-6861 {}} {146 0 0-6862 {}} {146 0 0-6863 {}} {146 0 0-6864 {}} {146 0 0-6865 {}} {146 0 0-6866 {}} {146 0 0-6867 {}} {146 0 0-6868 {}} {146 0 0-6869 {}} {146 0 0-6870 {}} {146 0 0-6871 {}} {146 0 0-6872 {}} {146 0 0-6873 {}} {146 0 0-6874 {}} {146 0 0-6875 {}} {146 0 0-6876 {}} {146 0 0-6877 {}} {146 0 0-6878 {}} {146 0 0-6879 {}} {146 0 0-6880 {}} {146 0 0-6881 {}}} CYCLES {}}
set a(0-6861) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48609 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6862 {}}} CYCLES {}}
set a(0-6862) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6665 XREFS 48610 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6861 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6863) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48611 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6864 {}}} CYCLES {}}
set a(0-6864) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6665 XREFS 48612 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6863 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6865) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48613 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6866 {}}} CYCLES {}}
set a(0-6866) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-6665 XREFS 48614 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6865 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6867) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48615 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6868 {}}} CYCLES {}}
set a(0-6868) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-6665 XREFS 48616 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6867 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6869) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48617 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6870 {}}} CYCLES {}}
set a(0-6870) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-6665 XREFS 48618 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6869 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6871) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48619 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6872 {}}} CYCLES {}}
set a(0-6872) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6665 XREFS 48620 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6871 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6873) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48621 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6874 {}}} CYCLES {}}
set a(0-6874) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6665 XREFS 48622 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6873 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6875) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48623 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6876 {}}} CYCLES {}}
set a(0-6876) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6665 XREFS 48624 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6875 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6877) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48625 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6878 {}}} CYCLES {}}
set a(0-6878) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6665 XREFS 48626 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6877 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6879) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48627 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}}} SUCCS {{259 0 0-6880 {}}} CYCLES {}}
set a(0-6880) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-6665 XREFS 48628 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {259 0 0-6879 {}}} SUCCS {{259 0 0-6881 {}}} CYCLES {}}
set a(0-6881) {NAME aif:nor TYPE NOR PAR 0-6665 XREFS 48629 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{146 0 0-6860 {}} {258 0 0-6878 {}} {258 0 0-6876 {}} {258 0 0-6874 {}} {258 0 0-6872 {}} {258 0 0-6870 {}} {258 0 0-6868 {}} {258 0 0-6866 {}} {258 0 0-6864 {}} {258 0 0-6862 {}} {259 0 0-6880 {}}} SUCCS {{259 0 0-6882 {}}} CYCLES {}}
set a(0-6882) {NAME if#4:and TYPE AND PAR 0-6665 XREFS 48630 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{258 0 0-6859 {}} {258 0 0-6685 {}} {259 0 0-6881 {}}} SUCCS {{258 0 0-6884 {}} {258 0 0-6888 {}} {258 0 0-6892 {}} {258 0 0-6896 {}}} CYCLES {}}
set a(0-6883) {NAME asn#286 TYPE ASSIGN PAR 0-6665 XREFS 48631 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{262 0 0-7283 {}}} SUCCS {{258 0 0-6886 {}} {256 0 0-7283 {}}} CYCLES {}}
set a(0-6884) {NAME not#33 TYPE NOT PAR 0-6665 XREFS 48632 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{258 0 0-6882 {}}} SUCCS {{259 0 0-6885 {}}} CYCLES {}}
set a(0-6885) {NAME exs#4 TYPE SIGNEXTEND PAR 0-6665 XREFS 48633 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6884 {}}} SUCCS {{259 0 0-6886 {}}} CYCLES {}}
set a(0-6886) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48634 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.4184794062638539} PREDS {{258 0 0-6883 {}} {259 0 0-6885 {}}} SUCCS {{258 0 0-6962 {}} {258 0 0-6963 {}} {258 0 0-6964 {}} {258 0 0-6965 {}} {258 0 0-6966 {}} {258 0 0-6967 {}} {258 0 0-6968 {}} {258 0 0-6969 {}} {258 0 0-6970 {}} {258 0 0-6971 {}} {258 0 0-6979 {}}} CYCLES {}}
set a(0-6887) {NAME asn#287 TYPE ASSIGN PAR 0-6665 XREFS 48635 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{262 0 0-7284 {}}} SUCCS {{258 0 0-6890 {}} {256 0 0-7284 {}}} CYCLES {}}
set a(0-6888) {NAME not#34 TYPE NOT PAR 0-6665 XREFS 48636 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{258 0 0-6882 {}}} SUCCS {{259 0 0-6889 {}}} CYCLES {}}
set a(0-6889) {NAME exs#5 TYPE SIGNEXTEND PAR 0-6665 XREFS 48637 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.402072675} PREDS {{259 0 0-6888 {}}} SUCCS {{259 0 0-6890 {}}} CYCLES {}}
set a(0-6890) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48638 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.4184794062638539} PREDS {{258 0 0-6887 {}} {259 0 0-6889 {}}} SUCCS {{258 0 0-6952 {}} {258 0 0-6953 {}} {258 0 0-6954 {}} {258 0 0-6955 {}} {258 0 0-6956 {}} {258 0 0-6957 {}} {258 0 0-6958 {}} {258 0 0-6959 {}} {258 0 0-6960 {}} {258 0 0-6961 {}} {258 0 0-6981 {}}} CYCLES {}}
set a(0-6891) {NAME asn#288 TYPE ASSIGN PAR 0-6665 XREFS 48639 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-7285 {}}} SUCCS {{258 0 0-6894 {}} {256 0 0-7285 {}}} CYCLES {}}
set a(0-6892) {NAME not#35 TYPE NOT PAR 0-6665 XREFS 48640 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-6882 {}}} SUCCS {{259 0 0-6893 {}}} CYCLES {}}
set a(0-6893) {NAME exs#6 TYPE SIGNEXTEND PAR 0-6665 XREFS 48641 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-6892 {}}} SUCCS {{259 0 0-6894 {}}} CYCLES {}}
set a(0-6894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48642 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-6891 {}} {259 0 0-6893 {}}} SUCCS {{258 0 0-6997 {}} {258 0 0-6998 {}} {258 0 0-6999 {}} {258 0 0-7000 {}} {258 0 0-7001 {}} {258 0 0-7002 {}} {258 0 0-7003 {}} {258 0 0-7004 {}} {258 0 0-7005 {}} {258 0 0-7006 {}} {258 0 0-7014 {}}} CYCLES {}}
set a(0-6895) {NAME asn#289 TYPE ASSIGN PAR 0-6665 XREFS 48643 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-7286 {}}} SUCCS {{258 0 0-6898 {}} {256 0 0-7286 {}}} CYCLES {}}
set a(0-6896) {NAME not#10 TYPE NOT PAR 0-6665 XREFS 48644 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-6882 {}}} SUCCS {{259 0 0-6897 {}}} CYCLES {}}
set a(0-6897) {NAME exs#7 TYPE SIGNEXTEND PAR 0-6665 XREFS 48645 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-6896 {}}} SUCCS {{259 0 0-6898 {}}} CYCLES {}}
set a(0-6898) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 48646 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-6895 {}} {259 0 0-6897 {}}} SUCCS {{258 0 0-6987 {}} {258 0 0-6988 {}} {258 0 0-6989 {}} {258 0 0-6990 {}} {258 0 0-6991 {}} {258 0 0-6992 {}} {258 0 0-6993 {}} {258 0 0-6994 {}} {258 0 0-6995 {}} {258 0 0-6996 {}} {258 0 0-7016 {}}} CYCLES {}}
set a(0-6899) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-6665 XREFS 48647 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.096661675} PREDS {{258 0 0-6718 {}}} SUCCS {{259 0 0-6900 {}}} CYCLES {}}
set a(0-6900) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6665 XREFS 48648 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1500086951789505} PREDS {{259 0 0-6899 {}}} SUCCS {{259 0 0-6901 {}}} CYCLES {}}
set a(0-6901) {NAME slc TYPE READSLICE PAR 0-6665 XREFS 48649 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{259 0 0-6900 {}}} SUCCS {{259 0 0-6902 {}} {258 0 0-6908 {}}} CYCLES {}}
set a(0-6902) {NAME asel#1 TYPE SELECT PAR 0-6665 XREFS 48650 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{259 0 0-6901 {}}} SUCCS {{146 0 0-6903 {}} {146 0 0-6904 {}} {146 0 0-6905 {}} {146 0 0-6906 {}} {146 0 0-6907 {}}} CYCLES {}}
set a(0-6903) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-6665 XREFS 48651 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{146 0 0-6902 {}} {258 0 0-6718 {}}} SUCCS {{259 0 0-6904 {}}} CYCLES {}}
set a(0-6904) {NAME aif#1:not#1 TYPE NOT PAR 0-6665 XREFS 48652 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.15000875} PREDS {{146 0 0-6902 {}} {259 0 0-6903 {}}} SUCCS {{259 0 0-6905 {}}} CYCLES {}}
set a(0-6905) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-6665 XREFS 48653 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21775354877832226} PREDS {{146 0 0-6902 {}} {259 0 0-6904 {}}} SUCCS {{259 0 0-6906 {}}} CYCLES {}}
set a(0-6906) {NAME aif#1:slc TYPE READSLICE PAR 0-6665 XREFS 48654 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-6902 {}} {259 0 0-6905 {}}} SUCCS {{259 0 0-6907 {}}} CYCLES {}}
set a(0-6907) {NAME if#5:not TYPE NOT PAR 0-6665 XREFS 48655 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-6902 {}} {259 0 0-6906 {}}} SUCCS {{258 0 0-6909 {}}} CYCLES {}}
set a(0-6908) {NAME if#5:not#3 TYPE NOT PAR 0-6665 XREFS 48656 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{258 0 0-6901 {}}} SUCCS {{259 0 0-6909 {}}} CYCLES {}}
set a(0-6909) {NAME if#5:and TYPE AND PAR 0-6665 XREFS 48657 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{258 0 0-6907 {}} {258 0 0-6684 {}} {259 0 0-6908 {}}} SUCCS {{259 0 0-6910 {}} {258 0 0-6916 {}}} CYCLES {}}
set a(0-6910) {NAME asel#3 TYPE SELECT PAR 0-6665 XREFS 48658 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{259 0 0-6909 {}}} SUCCS {{146 0 0-6911 {}} {146 0 0-6912 {}} {146 0 0-6913 {}} {146 0 0-6914 {}} {146 0 0-6915 {}}} CYCLES {}}
set a(0-6911) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-6665 XREFS 48659 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-6910 {}} {258 0 0-6750 {}}} SUCCS {{259 0 0-6912 {}}} CYCLES {}}
set a(0-6912) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-6665 XREFS 48660 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.2177536} PREDS {{146 0 0-6910 {}} {259 0 0-6911 {}}} SUCCS {{259 0 0-6913 {}}} CYCLES {}}
set a(0-6913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48661 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3033860093138832} PREDS {{146 0 0-6910 {}} {259 0 0-6912 {}}} SUCCS {{259 0 0-6914 {}}} CYCLES {}}
set a(0-6914) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-6665 XREFS 48662 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{146 0 0-6910 {}} {259 0 0-6913 {}}} SUCCS {{259 0 0-6915 {}}} CYCLES {}}
set a(0-6915) {NAME if#5:not#1 TYPE NOT PAR 0-6665 XREFS 48663 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{146 0 0-6910 {}} {259 0 0-6914 {}}} SUCCS {{259 0 0-6916 {}}} CYCLES {}}
set a(0-6916) {NAME if#5:and#1 TYPE AND PAR 0-6665 XREFS 48664 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{258 0 0-6909 {}} {258 0 0-6683 {}} {259 0 0-6915 {}}} SUCCS {{259 0 0-6917 {}} {258 0 0-6919 {}}} CYCLES {}}
set a(0-6917) {NAME asel#7 TYPE SELECT PAR 0-6665 XREFS 48665 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.30338604999999996} PREDS {{259 0 0-6916 {}}} SUCCS {{146 0 0-6918 {}}} CYCLES {}}
set a(0-6918) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6665 XREFS 48666 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34697416486227384} PREDS {{146 0 0-6917 {}} {258 0 0-6835 {}}} SUCCS {{259 0 0-6919 {}}} CYCLES {}}
set a(0-6919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48667 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.37003478749999996} PREDS {{258 0 0-6916 {}} {258 0 0-6835 {}} {258 0 0-6682 {}} {259 0 0-6918 {}}} SUCCS {{258 0 0-6947 {}} {258 0 0-7281 {}}} CYCLES {}}
set a(0-6920) {NAME aif#11:not#1 TYPE NOT PAR 0-6665 XREFS 48668 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-6718 {}}} SUCCS {{259 0 0-6921 {}}} CYCLES {}}
set a(0-6921) {NAME aif#11:conc TYPE CONCATENATE PAR 0-6665 XREFS 48669 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-6920 {}}} SUCCS {{259 0 0-6922 {}}} CYCLES {}}
set a(0-6922) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48670 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-6921 {}}} SUCCS {{259 0 0-6923 {}}} CYCLES {}}
set a(0-6923) {NAME aif#11:slc TYPE READSLICE PAR 0-6665 XREFS 48671 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-6922 {}}} SUCCS {{259 0 0-6924 {}} {258 0 0-6930 {}}} CYCLES {}}
set a(0-6924) {NAME asel#13 TYPE SELECT PAR 0-6665 XREFS 48672 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-6923 {}}} SUCCS {{146 0 0-6925 {}} {146 0 0-6926 {}} {146 0 0-6927 {}} {146 0 0-6928 {}} {146 0 0-6929 {}}} CYCLES {}}
set a(0-6925) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-6665 XREFS 48673 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-6924 {}} {258 0 0-6750 {}}} SUCCS {{259 0 0-6926 {}}} CYCLES {}}
set a(0-6926) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-6665 XREFS 48674 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-6924 {}} {259 0 0-6925 {}}} SUCCS {{259 0 0-6927 {}}} CYCLES {}}
set a(0-6927) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48675 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-6924 {}} {259 0 0-6926 {}}} SUCCS {{259 0 0-6928 {}}} CYCLES {}}
set a(0-6928) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-6665 XREFS 48676 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6924 {}} {259 0 0-6927 {}}} SUCCS {{259 0 0-6929 {}}} CYCLES {}}
set a(0-6929) {NAME if#6:not#1 TYPE NOT PAR 0-6665 XREFS 48677 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6924 {}} {259 0 0-6928 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6930) {NAME if#6:not TYPE NOT PAR 0-6665 XREFS 48678 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-6923 {}}} SUCCS {{259 0 0-6931 {}}} CYCLES {}}
set a(0-6931) {NAME if#6:and TYPE AND PAR 0-6665 XREFS 48679 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-6929 {}} {258 0 0-6681 {}} {259 0 0-6930 {}}} SUCCS {{259 0 0-6932 {}} {258 0 0-6943 {}}} CYCLES {}}
set a(0-6932) {NAME asel#17 TYPE SELECT PAR 0-6665 XREFS 48680 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-6931 {}}} SUCCS {{146 0 0-6933 {}} {146 0 0-6934 {}} {130 0 0-6935 {}} {130 0 0-6936 {}}} CYCLES {}}
set a(0-6933) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-6665 XREFS 48681 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6932 {}} {258 0 0-6782 {}}} SUCCS {{259 0 0-6934 {}}} CYCLES {}}
set a(0-6934) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-6665 XREFS 48682 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-6932 {}} {259 0 0-6933 {}}} SUCCS {{259 0 0-6935 {}}} CYCLES {}}
set a(0-6935) {NAME aif#17:slc TYPE READSLICE PAR 0-6665 XREFS 48683 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-6932 {}} {259 0 0-6934 {}}} SUCCS {{259 0 0-6936 {}} {258 0 0-6942 {}}} CYCLES {}}
set a(0-6936) {NAME aif#17:asel TYPE SELECT PAR 0-6665 XREFS 48684 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-6932 {}} {259 0 0-6935 {}}} SUCCS {{146 0 0-6937 {}} {146 0 0-6938 {}} {146 0 0-6939 {}} {146 0 0-6940 {}} {146 0 0-6941 {}}} CYCLES {}}
set a(0-6937) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-6665 XREFS 48685 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-6936 {}} {258 0 0-6782 {}}} SUCCS {{259 0 0-6938 {}}} CYCLES {}}
set a(0-6938) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-6665 XREFS 48686 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-6936 {}} {259 0 0-6937 {}}} SUCCS {{259 0 0-6939 {}}} CYCLES {}}
set a(0-6939) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48687 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-6936 {}} {259 0 0-6938 {}}} SUCCS {{259 0 0-6940 {}}} CYCLES {}}
set a(0-6940) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-6665 XREFS 48688 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-6936 {}} {259 0 0-6939 {}}} SUCCS {{259 0 0-6941 {}}} CYCLES {}}
set a(0-6941) {NAME if#6:not#2 TYPE NOT PAR 0-6665 XREFS 48689 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-6936 {}} {259 0 0-6940 {}}} SUCCS {{258 0 0-6943 {}}} CYCLES {}}
set a(0-6942) {NAME if#6:not#4 TYPE NOT PAR 0-6665 XREFS 48690 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-6935 {}}} SUCCS {{259 0 0-6943 {}}} CYCLES {}}
set a(0-6943) {NAME if#6:and#2 TYPE AND PAR 0-6665 XREFS 48691 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-6931 {}} {258 0 0-6941 {}} {258 0 0-6680 {}} {259 0 0-6942 {}}} SUCCS {{259 0 0-6944 {}} {258 0 0-6946 {}}} CYCLES {}}
set a(0-6944) {NAME sel#6 TYPE SELECT PAR 0-6665 XREFS 48692 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-6943 {}}} SUCCS {{146 0 0-6945 {}}} CYCLES {}}
set a(0-6945) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6665 XREFS 48693 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-6944 {}} {258 0 0-6838 {}}} SUCCS {{259 0 0-6946 {}}} CYCLES {}}
set a(0-6946) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48694 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-6943 {}} {258 0 0-6838 {}} {258 0 0-6679 {}} {259 0 0-6945 {}}} SUCCS {{258 0 0-6982 {}} {258 0 0-7282 {}}} CYCLES {}}
set a(0-6947) {NAME not#2 TYPE NOT PAR 0-6665 XREFS 48695 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.37003482499999996} PREDS {{258 0 0-6919 {}}} SUCCS {{259 0 0-6948 {}}} CYCLES {}}
set a(0-6948) {NAME conc TYPE CONCATENATE PAR 0-6665 XREFS 48696 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.37003482499999996} PREDS {{259 0 0-6947 {}}} SUCCS {{259 0 0-6949 {}}} CYCLES {}}
set a(0-6949) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48697 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.418479409496936} PREDS {{259 0 0-6948 {}}} SUCCS {{259 0 0-6950 {}}} CYCLES {}}
set a(0-6950) {NAME slc#2 TYPE READSLICE PAR 0-6665 XREFS 48698 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{259 0 0-6949 {}}} SUCCS {{259 0 0-6951 {}} {258 0 0-6978 {}} {258 0 0-6980 {}}} CYCLES {}}
set a(0-6951) {NAME sel#7 TYPE SELECT PAR 0-6665 XREFS 48699 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{259 0 0-6950 {}}} SUCCS {{146 0 0-6952 {}} {146 0 0-6953 {}} {146 0 0-6954 {}} {146 0 0-6955 {}} {146 0 0-6956 {}} {146 0 0-6957 {}} {146 0 0-6958 {}} {146 0 0-6959 {}} {146 0 0-6960 {}} {146 0 0-6961 {}} {146 0 0-6962 {}} {146 0 0-6963 {}} {146 0 0-6964 {}} {146 0 0-6965 {}} {146 0 0-6966 {}} {146 0 0-6967 {}} {146 0 0-6968 {}} {146 0 0-6969 {}} {146 0 0-6970 {}} {146 0 0-6971 {}} {130 0 0-6972 {}} {130 0 0-6973 {}}} CYCLES {}}
set a(0-6952) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-6665 XREFS 48700 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6953) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-6665 XREFS 48701 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6954) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-6665 XREFS 48702 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6955) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-6665 XREFS 48703 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6956) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-6665 XREFS 48704 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6957) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-6665 XREFS 48705 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6958) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-6665 XREFS 48706 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6959) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-6665 XREFS 48707 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6960) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-6665 XREFS 48708 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6961) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-6665 XREFS 48709 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6890 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6962) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-6665 XREFS 48710 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6963) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-6665 XREFS 48711 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6964) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-6665 XREFS 48712 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6965) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-6665 XREFS 48713 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6966) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-6665 XREFS 48714 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6967) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-6665 XREFS 48715 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6968) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-6665 XREFS 48716 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6969) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-6665 XREFS 48717 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6970) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-6665 XREFS 48718 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{258 0 0-6972 {}}} CYCLES {}}
set a(0-6971) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-6665 XREFS 48719 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6951 {}} {258 0 0-6886 {}}} SUCCS {{259 0 0-6972 {}}} CYCLES {}}
set a(0-6972) {NAME if#7:if:nor TYPE NOR PAR 0-6665 XREFS 48720 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{130 0 0-6951 {}} {258 0 0-6970 {}} {258 0 0-6969 {}} {258 0 0-6968 {}} {258 0 0-6967 {}} {258 0 0-6966 {}} {258 0 0-6965 {}} {258 0 0-6964 {}} {258 0 0-6963 {}} {258 0 0-6962 {}} {258 0 0-6961 {}} {258 0 0-6960 {}} {258 0 0-6959 {}} {258 0 0-6958 {}} {258 0 0-6957 {}} {258 0 0-6956 {}} {258 0 0-6955 {}} {258 0 0-6954 {}} {258 0 0-6953 {}} {258 0 0-6952 {}} {259 0 0-6971 {}}} SUCCS {{259 0 0-6973 {}} {258 0 0-6978 {}} {258 0 0-6980 {}}} CYCLES {}}
set a(0-6973) {NAME if#7:sel TYPE SELECT PAR 0-6665 XREFS 48721 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{130 0 0-6951 {}} {259 0 0-6972 {}}} SUCCS {{146 0 0-6974 {}} {146 0 0-6975 {}} {146 0 0-6976 {}} {146 0 0-6977 {}}} CYCLES {}}
set a(0-6974) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48722 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-6973 {}}} SUCCS {{259 0 0-6975 {}}} CYCLES {}}
set a(0-6975) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48723 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-6973 {}} {259 0 0-6974 {}}} SUCCS {{258 0 0-6979 {}}} CYCLES {}}
set a(0-6976) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48724 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6973 {}}} SUCCS {{259 0 0-6977 {}}} CYCLES {}}
set a(0-6977) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48725 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{146 0 0-6973 {}} {259 0 0-6976 {}}} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6978) {NAME and#7 TYPE AND PAR 0-6665 XREFS 48726 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-6950 {}} {258 0 0-6972 {}}} SUCCS {{259 0 0-6979 {}}} CYCLES {}}
set a(0-6979) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48727 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-6886 {}} {258 0 0-6975 {}} {258 0 0-6678 {}} {259 0 0-6978 {}}} SUCCS {{258 0 0-7020 {}} {258 0 0-7283 {}}} CYCLES {}}
set a(0-6980) {NAME and#8 TYPE AND PAR 0-6665 XREFS 48728 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.41847945} PREDS {{258 0 0-6950 {}} {258 0 0-6972 {}}} SUCCS {{259 0 0-6981 {}}} CYCLES {}}
set a(0-6981) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48729 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.44154001249999997} PREDS {{258 0 0-6890 {}} {258 0 0-6977 {}} {258 0 0-6677 {}} {259 0 0-6980 {}}} SUCCS {{258 0 0-7046 {}} {258 0 0-7091 {}} {258 0 0-7284 {}}} CYCLES {}}
set a(0-6982) {NAME not#3 TYPE NOT PAR 0-6665 XREFS 48730 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-6946 {}}} SUCCS {{259 0 0-6983 {}}} CYCLES {}}
set a(0-6983) {NAME conc#1 TYPE CONCATENATE PAR 0-6665 XREFS 48731 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-6982 {}}} SUCCS {{259 0 0-6984 {}}} CYCLES {}}
set a(0-6984) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48732 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-6983 {}}} SUCCS {{259 0 0-6985 {}}} CYCLES {}}
set a(0-6985) {NAME slc#3 TYPE READSLICE PAR 0-6665 XREFS 48733 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-6984 {}}} SUCCS {{259 0 0-6986 {}} {258 0 0-7013 {}} {258 0 0-7015 {}}} CYCLES {}}
set a(0-6986) {NAME sel#9 TYPE SELECT PAR 0-6665 XREFS 48734 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-6985 {}}} SUCCS {{146 0 0-6987 {}} {146 0 0-6988 {}} {146 0 0-6989 {}} {146 0 0-6990 {}} {146 0 0-6991 {}} {146 0 0-6992 {}} {146 0 0-6993 {}} {146 0 0-6994 {}} {146 0 0-6995 {}} {146 0 0-6996 {}} {146 0 0-6997 {}} {146 0 0-6998 {}} {146 0 0-6999 {}} {146 0 0-7000 {}} {146 0 0-7001 {}} {146 0 0-7002 {}} {146 0 0-7003 {}} {146 0 0-7004 {}} {146 0 0-7005 {}} {146 0 0-7006 {}} {130 0 0-7007 {}} {130 0 0-7008 {}}} CYCLES {}}
set a(0-6987) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-6665 XREFS 48735 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6988) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-6665 XREFS 48736 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6989) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-6665 XREFS 48737 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6990) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-6665 XREFS 48738 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6991) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-6665 XREFS 48739 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6992) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-6665 XREFS 48740 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6993) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-6665 XREFS 48741 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6994) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-6665 XREFS 48742 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6995) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-6665 XREFS 48743 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6996) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-6665 XREFS 48744 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6898 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6997) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-6665 XREFS 48745 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6998) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-6665 XREFS 48746 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-6999) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-6665 XREFS 48747 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7000) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-6665 XREFS 48748 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7001) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-6665 XREFS 48749 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7002) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-6665 XREFS 48750 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7003) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-6665 XREFS 48751 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7004) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-6665 XREFS 48752 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7005) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-6665 XREFS 48753 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{258 0 0-7007 {}}} CYCLES {}}
set a(0-7006) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-6665 XREFS 48754 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6986 {}} {258 0 0-6894 {}}} SUCCS {{259 0 0-7007 {}}} CYCLES {}}
set a(0-7007) {NAME if#9:if:nor TYPE NOR PAR 0-6665 XREFS 48755 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-6986 {}} {258 0 0-7005 {}} {258 0 0-7004 {}} {258 0 0-7003 {}} {258 0 0-7002 {}} {258 0 0-7001 {}} {258 0 0-7000 {}} {258 0 0-6999 {}} {258 0 0-6998 {}} {258 0 0-6997 {}} {258 0 0-6996 {}} {258 0 0-6995 {}} {258 0 0-6994 {}} {258 0 0-6993 {}} {258 0 0-6992 {}} {258 0 0-6991 {}} {258 0 0-6990 {}} {258 0 0-6989 {}} {258 0 0-6988 {}} {258 0 0-6987 {}} {259 0 0-7006 {}}} SUCCS {{259 0 0-7008 {}} {258 0 0-7013 {}} {258 0 0-7015 {}}} CYCLES {}}
set a(0-7008) {NAME if#9:sel TYPE SELECT PAR 0-6665 XREFS 48756 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-6986 {}} {259 0 0-7007 {}}} SUCCS {{146 0 0-7009 {}} {146 0 0-7010 {}} {146 0 0-7011 {}} {146 0 0-7012 {}}} CYCLES {}}
set a(0-7009) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48757 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7008 {}}} SUCCS {{259 0 0-7010 {}}} CYCLES {}}
set a(0-7010) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48758 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-7008 {}} {259 0 0-7009 {}}} SUCCS {{258 0 0-7014 {}}} CYCLES {}}
set a(0-7011) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48759 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-7008 {}}} SUCCS {{259 0 0-7012 {}}} CYCLES {}}
set a(0-7012) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48760 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-7008 {}} {259 0 0-7011 {}}} SUCCS {{258 0 0-7016 {}}} CYCLES {}}
set a(0-7013) {NAME and#9 TYPE AND PAR 0-6665 XREFS 48761 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-6985 {}} {258 0 0-7007 {}}} SUCCS {{259 0 0-7014 {}}} CYCLES {}}
set a(0-7014) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48762 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-6894 {}} {258 0 0-7010 {}} {258 0 0-6676 {}} {259 0 0-7013 {}}} SUCCS {{258 0 0-7027 {}} {258 0 0-7285 {}}} CYCLES {}}
set a(0-7015) {NAME and#10 TYPE AND PAR 0-6665 XREFS 48763 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-6985 {}} {258 0 0-7007 {}}} SUCCS {{259 0 0-7016 {}}} CYCLES {}}
set a(0-7016) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48764 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-6898 {}} {258 0 0-7012 {}} {258 0 0-6675 {}} {259 0 0-7015 {}}} SUCCS {{258 0 0-7076 {}} {258 0 0-7286 {}}} CYCLES {}}
set a(0-7017) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48765 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-7018 {}}} CYCLES {}}
set a(0-7018) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 48766 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-7017 {}}} SUCCS {{259 0 0-7019 {}}} CYCLES {}}
set a(0-7019) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-6665 XREFS 48767 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-7018 {}}} SUCCS {{258 0 0-7022 {}}} CYCLES {}}
set a(0-7020) {NAME deltax_square_red:not TYPE NOT PAR 0-6665 XREFS 48768 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-6979 {}}} SUCCS {{259 0 0-7021 {}}} CYCLES {}}
set a(0-7021) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48769 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-7020 {}}} SUCCS {{259 0 0-7022 {}}} CYCLES {}}
set a(0-7022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48770 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-7019 {}} {259 0 0-7021 {}}} SUCCS {{259 0 0-7023 {}}} CYCLES {}}
set a(0-7023) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-6665 XREFS 48771 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-7022 {}}} SUCCS {{258 0 0-7031 {}} {258 0 0-7033 {}} {258 0 0-7039 {}}} CYCLES {}}
set a(0-7024) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48772 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-7025 {}}} CYCLES {}}
set a(0-7025) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48773 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-7024 {}}} SUCCS {{259 0 0-7026 {}}} CYCLES {}}
set a(0-7026) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-6665 XREFS 48774 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-7025 {}}} SUCCS {{258 0 0-7029 {}}} CYCLES {}}
set a(0-7027) {NAME deltax_square_blue:not TYPE NOT PAR 0-6665 XREFS 48775 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-7014 {}}} SUCCS {{259 0 0-7028 {}}} CYCLES {}}
set a(0-7028) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48776 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-7027 {}}} SUCCS {{259 0 0-7029 {}}} CYCLES {}}
set a(0-7029) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48777 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-7026 {}} {259 0 0-7028 {}}} SUCCS {{259 0 0-7030 {}}} CYCLES {}}
set a(0-7030) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-6665 XREFS 48778 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-7029 {}}} SUCCS {{258 0 0-7061 {}} {258 0 0-7063 {}} {258 0 0-7069 {}}} CYCLES {}}
set a(0-7031) {NAME slc#11 TYPE READSLICE PAR 0-6665 XREFS 48779 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-7023 {}}} SUCCS {{259 0 0-7032 {}}} CYCLES {}}
set a(0-7032) {NAME asel#39 TYPE SELECT PAR 0-6665 XREFS 48780 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-7031 {}}} SUCCS {{146 0 0-7033 {}} {146 0 0-7034 {}} {146 0 0-7035 {}} {146 0 0-7036 {}} {146 0 0-7037 {}} {146 0 0-7038 {}}} CYCLES {}}
set a(0-7033) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-6665 XREFS 48781 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-7032 {}} {258 0 0-7023 {}}} SUCCS {{259 0 0-7034 {}}} CYCLES {}}
set a(0-7034) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-6665 XREFS 48782 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-7032 {}} {259 0 0-7033 {}}} SUCCS {{259 0 0-7035 {}}} CYCLES {}}
set a(0-7035) {NAME if#15:conc TYPE CONCATENATE PAR 0-6665 XREFS 48783 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-7032 {}} {259 0 0-7034 {}}} SUCCS {{259 0 0-7036 {}}} CYCLES {}}
set a(0-7036) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48784 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-7032 {}} {259 0 0-7035 {}}} SUCCS {{259 0 0-7037 {}}} CYCLES {}}
set a(0-7037) {NAME aif#39:slc TYPE READSLICE PAR 0-6665 XREFS 48785 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7032 {}} {259 0 0-7036 {}}} SUCCS {{259 0 0-7038 {}}} CYCLES {}}
set a(0-7038) {NAME if#15:not TYPE NOT PAR 0-6665 XREFS 48786 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7032 {}} {259 0 0-7037 {}}} SUCCS {{258 0 0-7041 {}}} CYCLES {}}
set a(0-7039) {NAME slc#6 TYPE READSLICE PAR 0-6665 XREFS 48787 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-7023 {}}} SUCCS {{259 0 0-7040 {}}} CYCLES {}}
set a(0-7040) {NAME if#15:not#2 TYPE NOT PAR 0-6665 XREFS 48788 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-7039 {}}} SUCCS {{259 0 0-7041 {}}} CYCLES {}}
set a(0-7041) {NAME if#15:and TYPE AND PAR 0-6665 XREFS 48789 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-7038 {}} {258 0 0-6674 {}} {259 0 0-7040 {}}} SUCCS {{259 0 0-7042 {}} {258 0 0-7060 {}}} CYCLES {}}
set a(0-7042) {NAME asel#41 TYPE SELECT PAR 0-6665 XREFS 48790 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-7041 {}}} SUCCS {{146 0 0-7043 {}} {146 0 0-7044 {}} {146 0 0-7045 {}} {146 0 0-7046 {}} {146 0 0-7047 {}} {146 0 0-7048 {}} {130 0 0-7049 {}} {146 0 0-7050 {}} {130 0 0-7051 {}}} CYCLES {}}
set a(0-7043) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48791 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7042 {}}} SUCCS {{259 0 0-7044 {}}} CYCLES {}}
set a(0-7044) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6665 XREFS 48792 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7042 {}} {259 0 0-7043 {}}} SUCCS {{259 0 0-7045 {}}} CYCLES {}}
set a(0-7045) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-6665 XREFS 48793 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7042 {}} {259 0 0-7044 {}}} SUCCS {{258 0 0-7048 {}}} CYCLES {}}
set a(0-7046) {NAME deltay_square_red:not TYPE NOT PAR 0-6665 XREFS 48794 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7042 {}} {258 0 0-6981 {}}} SUCCS {{259 0 0-7047 {}}} CYCLES {}}
set a(0-7047) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48795 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-7042 {}} {259 0 0-7046 {}}} SUCCS {{259 0 0-7048 {}}} CYCLES {}}
set a(0-7048) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48796 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-7042 {}} {258 0 0-7045 {}} {259 0 0-7047 {}}} SUCCS {{259 0 0-7049 {}}} CYCLES {}}
set a(0-7049) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-6665 XREFS 48797 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-7042 {}} {259 0 0-7048 {}}} SUCCS {{259 0 0-7050 {}} {258 0 0-7052 {}} {258 0 0-7058 {}}} CYCLES {}}
set a(0-7050) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-6665 XREFS 48798 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-7042 {}} {259 0 0-7049 {}}} SUCCS {{259 0 0-7051 {}}} CYCLES {}}
set a(0-7051) {NAME aif#41:asel TYPE SELECT PAR 0-6665 XREFS 48799 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-7042 {}} {259 0 0-7050 {}}} SUCCS {{146 0 0-7052 {}} {146 0 0-7053 {}} {146 0 0-7054 {}} {146 0 0-7055 {}} {146 0 0-7056 {}} {146 0 0-7057 {}}} CYCLES {}}
set a(0-7052) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-6665 XREFS 48800 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-7051 {}} {258 0 0-7049 {}}} SUCCS {{259 0 0-7053 {}}} CYCLES {}}
set a(0-7053) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-6665 XREFS 48801 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-7051 {}} {259 0 0-7052 {}}} SUCCS {{259 0 0-7054 {}}} CYCLES {}}
set a(0-7054) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-6665 XREFS 48802 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-7051 {}} {259 0 0-7053 {}}} SUCCS {{259 0 0-7055 {}}} CYCLES {}}
set a(0-7055) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48803 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-7051 {}} {259 0 0-7054 {}}} SUCCS {{259 0 0-7056 {}}} CYCLES {}}
set a(0-7056) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-6665 XREFS 48804 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-7051 {}} {259 0 0-7055 {}}} SUCCS {{259 0 0-7057 {}}} CYCLES {}}
set a(0-7057) {NAME if#15:not#1 TYPE NOT PAR 0-6665 XREFS 48805 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-7051 {}} {259 0 0-7056 {}}} SUCCS {{258 0 0-7060 {}}} CYCLES {}}
set a(0-7058) {NAME aif#41:slc TYPE READSLICE PAR 0-6665 XREFS 48806 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-7049 {}}} SUCCS {{259 0 0-7059 {}}} CYCLES {}}
set a(0-7059) {NAME if#15:not#3 TYPE NOT PAR 0-6665 XREFS 48807 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-7058 {}}} SUCCS {{259 0 0-7060 {}}} CYCLES {}}
set a(0-7060) {NAME if#15:and#2 TYPE AND PAR 0-6665 XREFS 48808 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-7041 {}} {258 0 0-7057 {}} {258 0 0-6673 {}} {259 0 0-7059 {}}} SUCCS {{258 0 0-7257 {}} {258 0 0-7262 {}} {258 0 0-7269 {}}} CYCLES {}}
set a(0-7061) {NAME slc#12 TYPE READSLICE PAR 0-6665 XREFS 48809 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-7030 {}}} SUCCS {{259 0 0-7062 {}}} CYCLES {}}
set a(0-7062) {NAME asel#45 TYPE SELECT PAR 0-6665 XREFS 48810 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-7061 {}}} SUCCS {{146 0 0-7063 {}} {146 0 0-7064 {}} {146 0 0-7065 {}} {146 0 0-7066 {}} {146 0 0-7067 {}} {146 0 0-7068 {}}} CYCLES {}}
set a(0-7063) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-6665 XREFS 48811 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-7062 {}} {258 0 0-7030 {}}} SUCCS {{259 0 0-7064 {}}} CYCLES {}}
set a(0-7064) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-6665 XREFS 48812 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-7062 {}} {259 0 0-7063 {}}} SUCCS {{259 0 0-7065 {}}} CYCLES {}}
set a(0-7065) {NAME if#16:conc TYPE CONCATENATE PAR 0-6665 XREFS 48813 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-7062 {}} {259 0 0-7064 {}}} SUCCS {{259 0 0-7066 {}}} CYCLES {}}
set a(0-7066) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48814 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-7062 {}} {259 0 0-7065 {}}} SUCCS {{259 0 0-7067 {}}} CYCLES {}}
set a(0-7067) {NAME aif#45:slc TYPE READSLICE PAR 0-6665 XREFS 48815 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-7062 {}} {259 0 0-7066 {}}} SUCCS {{259 0 0-7068 {}}} CYCLES {}}
set a(0-7068) {NAME if#16:not TYPE NOT PAR 0-6665 XREFS 48816 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-7062 {}} {259 0 0-7067 {}}} SUCCS {{258 0 0-7071 {}}} CYCLES {}}
set a(0-7069) {NAME slc#7 TYPE READSLICE PAR 0-6665 XREFS 48817 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-7030 {}}} SUCCS {{259 0 0-7070 {}}} CYCLES {}}
set a(0-7070) {NAME if#16:not#2 TYPE NOT PAR 0-6665 XREFS 48818 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-7069 {}}} SUCCS {{259 0 0-7071 {}}} CYCLES {}}
set a(0-7071) {NAME if#16:and TYPE AND PAR 0-6665 XREFS 48819 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-7068 {}} {258 0 0-6672 {}} {259 0 0-7070 {}}} SUCCS {{259 0 0-7072 {}} {258 0 0-7090 {}}} CYCLES {}}
set a(0-7072) {NAME asel#47 TYPE SELECT PAR 0-6665 XREFS 48820 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-7071 {}}} SUCCS {{146 0 0-7073 {}} {146 0 0-7074 {}} {146 0 0-7075 {}} {146 0 0-7076 {}} {146 0 0-7077 {}} {146 0 0-7078 {}} {130 0 0-7079 {}} {146 0 0-7080 {}} {130 0 0-7081 {}}} CYCLES {}}
set a(0-7073) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48821 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-7072 {}}} SUCCS {{259 0 0-7074 {}}} CYCLES {}}
set a(0-7074) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6665 XREFS 48822 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-7072 {}} {259 0 0-7073 {}}} SUCCS {{259 0 0-7075 {}}} CYCLES {}}
set a(0-7075) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-6665 XREFS 48823 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-7072 {}} {259 0 0-7074 {}}} SUCCS {{258 0 0-7078 {}}} CYCLES {}}
set a(0-7076) {NAME deltay_square_blue:not TYPE NOT PAR 0-6665 XREFS 48824 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-7072 {}} {258 0 0-7016 {}}} SUCCS {{259 0 0-7077 {}}} CYCLES {}}
set a(0-7077) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48825 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-7072 {}} {259 0 0-7076 {}}} SUCCS {{259 0 0-7078 {}}} CYCLES {}}
set a(0-7078) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6665 XREFS 48826 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-7072 {}} {258 0 0-7075 {}} {259 0 0-7077 {}}} SUCCS {{259 0 0-7079 {}}} CYCLES {}}
set a(0-7079) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-6665 XREFS 48827 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-7072 {}} {259 0 0-7078 {}}} SUCCS {{259 0 0-7080 {}} {258 0 0-7082 {}} {258 0 0-7088 {}}} CYCLES {}}
set a(0-7080) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-6665 XREFS 48828 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-7072 {}} {259 0 0-7079 {}}} SUCCS {{259 0 0-7081 {}}} CYCLES {}}
set a(0-7081) {NAME aif#47:asel TYPE SELECT PAR 0-6665 XREFS 48829 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-7072 {}} {259 0 0-7080 {}}} SUCCS {{146 0 0-7082 {}} {146 0 0-7083 {}} {146 0 0-7084 {}} {146 0 0-7085 {}} {146 0 0-7086 {}} {146 0 0-7087 {}}} CYCLES {}}
set a(0-7082) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-6665 XREFS 48830 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-7081 {}} {258 0 0-7079 {}}} SUCCS {{259 0 0-7083 {}}} CYCLES {}}
set a(0-7083) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-6665 XREFS 48831 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-7081 {}} {259 0 0-7082 {}}} SUCCS {{259 0 0-7084 {}}} CYCLES {}}
set a(0-7084) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-6665 XREFS 48832 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-7081 {}} {259 0 0-7083 {}}} SUCCS {{259 0 0-7085 {}}} CYCLES {}}
set a(0-7085) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48833 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-7081 {}} {259 0 0-7084 {}}} SUCCS {{259 0 0-7086 {}}} CYCLES {}}
set a(0-7086) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-6665 XREFS 48834 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7081 {}} {259 0 0-7085 {}}} SUCCS {{259 0 0-7087 {}}} CYCLES {}}
set a(0-7087) {NAME if#16:not#1 TYPE NOT PAR 0-6665 XREFS 48835 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7081 {}} {259 0 0-7086 {}}} SUCCS {{258 0 0-7090 {}}} CYCLES {}}
set a(0-7088) {NAME aif#47:slc TYPE READSLICE PAR 0-6665 XREFS 48836 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-7079 {}}} SUCCS {{259 0 0-7089 {}}} CYCLES {}}
set a(0-7089) {NAME if#16:not#3 TYPE NOT PAR 0-6665 XREFS 48837 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7088 {}}} SUCCS {{259 0 0-7090 {}}} CYCLES {}}
set a(0-7090) {NAME if#16:and#2 TYPE AND PAR 0-6665 XREFS 48838 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7071 {}} {258 0 0-7087 {}} {258 0 0-6671 {}} {259 0 0-7089 {}}} SUCCS {{258 0 0-7259 {}} {258 0 0-7264 {}} {258 0 0-7272 {}}} CYCLES {}}
set a(0-7091) {NAME volume_current:not TYPE NOT PAR 0-6665 XREFS 48839 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.44154004999999996} PREDS {{258 0 0-6981 {}}} SUCCS {{259 0 0-7092 {}}} CYCLES {}}
set a(0-7092) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6665 XREFS 48840 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5270659313734283} PREDS {{259 0 0-7091 {}}} SUCCS {{259 0 0-7093 {}} {258 0 0-7095 {}} {258 0 0-7098 {}} {258 0 0-7102 {}} {258 0 0-7117 {}} {258 0 0-7124 {}} {258 0 0-7126 {}} {258 0 0-7132 {}} {258 0 0-7133 {}} {258 0 0-7134 {}} {258 0 0-7140 {}}} CYCLES {}}
set a(0-7093) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-6665 XREFS 48841 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-7092 {}}} SUCCS {{259 0 0-7094 {}}} CYCLES {}}
set a(0-7094) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-6665 XREFS 48842 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-7093 {}}} SUCCS {{258 0 0-7100 {}}} CYCLES {}}
set a(0-7095) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-6665 XREFS 48843 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7096 {}}} CYCLES {}}
set a(0-7096) {NAME volume_current:not#1 TYPE NOT PAR 0-6665 XREFS 48844 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-7095 {}}} SUCCS {{259 0 0-7097 {}}} CYCLES {}}
set a(0-7097) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-6665 XREFS 48845 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{259 0 0-7096 {}}} SUCCS {{258 0 0-7099 {}}} CYCLES {}}
set a(0-7098) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-6665 XREFS 48846 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7099 {}}} CYCLES {}}
set a(0-7099) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-6665 XREFS 48847 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.527065975} PREDS {{258 0 0-7097 {}} {259 0 0-7098 {}}} SUCCS {{259 0 0-7100 {}}} CYCLES {}}
set a(0-7100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48848 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5755105594969361} PREDS {{258 0 0-7094 {}} {259 0 0-7099 {}}} SUCCS {{259 0 0-7101 {}}} CYCLES {}}
set a(0-7101) {NAME volume_current:slc TYPE READSLICE PAR 0-6665 XREFS 48849 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.5755106} PREDS {{259 0 0-7100 {}}} SUCCS {{258 0 0-7104 {}}} CYCLES {}}
set a(0-7102) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-6665 XREFS 48850 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.5755106} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7103 {}}} CYCLES {}}
set a(0-7103) {NAME volume_current:conc TYPE CONCATENATE PAR 0-6665 XREFS 48851 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.5755106} PREDS {{259 0 0-7102 {}}} SUCCS {{259 0 0-7104 {}}} CYCLES {}}
set a(0-7104) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48852 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.623955184496936} PREDS {{258 0 0-7101 {}} {259 0 0-7103 {}}} SUCCS {{259 0 0-7105 {}} {258 0 0-7108 {}} {258 0 0-7110 {}} {258 0 0-7112 {}} {258 0 0-7114 {}}} CYCLES {}}
set a(0-7105) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-6665 XREFS 48853 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-7104 {}}} SUCCS {{259 0 0-7106 {}}} CYCLES {}}
set a(0-7106) {NAME volume_current:not#2 TYPE NOT PAR 0-6665 XREFS 48854 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-7105 {}}} SUCCS {{259 0 0-7107 {}}} CYCLES {}}
set a(0-7107) {NAME volume_current:xor TYPE XOR PAR 0-6665 XREFS 48855 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{259 0 0-7106 {}}} SUCCS {{258 0 0-7109 {}}} CYCLES {}}
set a(0-7108) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-6665 XREFS 48856 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.623955225} PREDS {{258 0 0-7104 {}}} SUCCS {{259 0 0-7109 {}}} CYCLES {}}
set a(0-7109) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-6665 XREFS 48857 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.64541093625} PREDS {{258 0 0-7107 {}} {259 0 0-7108 {}}} SUCCS {{258 0 0-7111 {}}} CYCLES {}}
set a(0-7110) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-6665 XREFS 48858 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.645410975} PREDS {{258 0 0-7104 {}}} SUCCS {{259 0 0-7111 {}}} CYCLES {}}
set a(0-7111) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6665 XREFS 48859 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6889990898622739} PREDS {{258 0 0-7109 {}} {259 0 0-7110 {}}} SUCCS {{258 0 0-7116 {}} {258 0 0-7127 {}} {258 0 0-7129 {}} {258 0 0-7130 {}} {258 0 0-7131 {}}} CYCLES {}}
set a(0-7112) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-6665 XREFS 48860 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.68899915} PREDS {{258 0 0-7104 {}}} SUCCS {{259 0 0-7113 {}}} CYCLES {}}
set a(0-7113) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-6665 XREFS 48861 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-7112 {}}} SUCCS {{258 0 0-7121 {}}} CYCLES {}}
set a(0-7114) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-6665 XREFS 48862 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.68899915} PREDS {{258 0 0-7104 {}}} SUCCS {{259 0 0-7115 {}}} CYCLES {}}
set a(0-7115) {NAME volume_current:not#5 TYPE NOT PAR 0-6665 XREFS 48863 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-7114 {}}} SUCCS {{258 0 0-7120 {}}} CYCLES {}}
set a(0-7116) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-6665 XREFS 48864 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-7111 {}}} SUCCS {{258 0 0-7119 {}}} CYCLES {}}
set a(0-7117) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-6665 XREFS 48865 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.68899915} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7118 {}}} CYCLES {}}
set a(0-7118) {NAME volume_current:not#3 TYPE NOT PAR 0-6665 XREFS 48866 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{259 0 0-7117 {}}} SUCCS {{259 0 0-7119 {}}} CYCLES {}}
set a(0-7119) {NAME volume_current:nand TYPE NAND PAR 0-6665 XREFS 48867 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-7116 {}} {259 0 0-7118 {}}} SUCCS {{259 0 0-7120 {}}} CYCLES {}}
set a(0-7120) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-6665 XREFS 48868 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.68899915} PREDS {{258 0 0-7115 {}} {259 0 0-7119 {}}} SUCCS {{259 0 0-7121 {}}} CYCLES {}}
set a(0-7121) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-6665 XREFS 48869 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7297821600894753} PREDS {{258 0 0-7113 {}} {259 0 0-7120 {}}} SUCCS {{259 0 0-7122 {}}} CYCLES {}}
set a(0-7122) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-6665 XREFS 48870 LOC {1 0.9833318 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{259 0 0-7121 {}}} SUCCS {{259 0 0-7123 {}}} CYCLES {}}
set a(0-7123) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-6665 XREFS 48871 LOC {1 0.9833318 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-7122 {}}} SUCCS {{258 0 0-7138 {}}} CYCLES {}}
set a(0-7124) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-6665 XREFS 48872 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7125 {}}} CYCLES {}}
set a(0-7125) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-6665 XREFS 48873 LOC {1 0.780615575 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-7124 {}}} SUCCS {{258 0 0-7137 {}}} CYCLES {}}
set a(0-7126) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-6665 XREFS 48874 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-7092 {}}} SUCCS {{258 0 0-7136 {}}} CYCLES {}}
set a(0-7127) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48875 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7111 {}}} SUCCS {{259 0 0-7128 {}}} CYCLES {}}
set a(0-7128) {NAME volume_current:not#4 TYPE NOT PAR 0-6665 XREFS 48876 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{259 0 0-7127 {}}} SUCCS {{258 0 0-7136 {}}} CYCLES {}}
set a(0-7129) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48877 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7111 {}}} SUCCS {{258 0 0-7135 {}}} CYCLES {}}
set a(0-7130) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48878 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7111 {}}} SUCCS {{258 0 0-7135 {}}} CYCLES {}}
set a(0-7131) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48879 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7111 {}}} SUCCS {{258 0 0-7135 {}}} CYCLES {}}
set a(0-7132) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-6665 XREFS 48880 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-7092 {}}} SUCCS {{258 0 0-7135 {}}} CYCLES {}}
set a(0-7133) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-6665 XREFS 48881 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-7092 {}}} SUCCS {{258 0 0-7135 {}}} CYCLES {}}
set a(0-7134) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-6665 XREFS 48882 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.7297821999999999} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7135 {}}} CYCLES {}}
set a(0-7135) {NAME volume_current:or TYPE OR PAR 0-6665 XREFS 48883 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7133 {}} {258 0 0-7132 {}} {258 0 0-7131 {}} {258 0 0-7130 {}} {258 0 0-7129 {}} {259 0 0-7134 {}}} SUCCS {{259 0 0-7136 {}}} CYCLES {}}
set a(0-7136) {NAME and#1 TYPE AND PAR 0-6665 XREFS 48884 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.7297821999999999} PREDS {{258 0 0-7128 {}} {258 0 0-7126 {}} {259 0 0-7135 {}}} SUCCS {{259 0 0-7137 {}}} CYCLES {}}
set a(0-7137) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-6665 XREFS 48885 LOC {1 0.9425487499999999 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{258 0 0-7125 {}} {259 0 0-7136 {}}} SUCCS {{259 0 0-7138 {}}} CYCLES {}}
set a(0-7138) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-6665 XREFS 48886 LOC {2 0.0 2 0.7297821999999999 2 0.7297821999999999 2 0.7671832020708271 2 0.7671832020708271} PREDS {{258 0 0-7123 {}} {259 0 0-7137 {}}} SUCCS {{259 0 0-7139 {}}} CYCLES {}}
set a(0-7139) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-6665 XREFS 48887 LOC {2 0.03740105 2 0.76718325 2 0.76718325 2 0.76718325} PREDS {{259 0 0-7138 {}}} SUCCS {{258 0 0-7141 {}}} CYCLES {}}
set a(0-7140) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-6665 XREFS 48888 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.76718325} PREDS {{258 0 0-7092 {}}} SUCCS {{259 0 0-7141 {}}} CYCLES {}}
set a(0-7141) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-6665 XREFS 48889 LOC {2 0.03740105 2 0.76718325 2 0.76718325 2 0.8207069149089293 2 0.8207069149089293} PREDS {{258 0 0-7139 {}} {259 0 0-7140 {}}} SUCCS {{259 0 0-7142 {}} {258 0 0-7159 {}}} CYCLES {}}
set a(0-7142) {NAME if#17:conc TYPE CONCATENATE PAR 0-6665 XREFS 48890 LOC {2 0.090924775 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-7141 {}}} SUCCS {{258 0 0-7146 {}}} CYCLES {}}
set a(0-7143) {NAME if#17:asn TYPE ASSIGN PAR 0-6665 XREFS 48891 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{262 0 0-7287 {}}} SUCCS {{259 0 0-7144 {}} {256 0 0-7287 {}}} CYCLES {}}
set a(0-7144) {NAME not#9 TYPE NOT PAR 0-6665 XREFS 48892 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-7143 {}}} SUCCS {{259 0 0-7145 {}}} CYCLES {}}
set a(0-7145) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-6665 XREFS 48893 LOC {1 0.2702178 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-7144 {}}} SUCCS {{259 0 0-7146 {}}} CYCLES {}}
set a(0-7146) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6665 XREFS 48894 LOC {2 0.090924775 2 0.820706975 2 0.820706975 2 0.8843571907468815 2 0.8843571907468815} PREDS {{258 0 0-7142 {}} {259 0 0-7145 {}}} SUCCS {{259 0 0-7147 {}}} CYCLES {}}
set a(0-7147) {NAME if#17:slc TYPE READSLICE PAR 0-6665 XREFS 48895 LOC {2 0.15457505 2 0.88435725 2 0.88435725 2 0.88435725} PREDS {{259 0 0-7146 {}}} SUCCS {{259 0 0-7148 {}} {258 0 0-7151 {}}} CYCLES {}}
set a(0-7148) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#11 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6665 XREFS 48896 LOC {2 0.15457505 2 0.88435725 2 0.88435725 2 0.933351175547025 2 0.933351175547025} PREDS {{259 0 0-7147 {}}} SUCCS {{259 0 0-7149 {}}} CYCLES {}}
set a(0-7149) {NAME slc#8 TYPE READSLICE PAR 0-6665 XREFS 48897 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-7148 {}}} SUCCS {{259 0 0-7150 {}} {258 0 0-7157 {}}} CYCLES {}}
set a(0-7150) {NAME asel#51 TYPE SELECT PAR 0-6665 XREFS 48898 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-7149 {}}} SUCCS {{146 0 0-7151 {}} {146 0 0-7152 {}} {146 0 0-7153 {}} {146 0 0-7154 {}} {146 0 0-7155 {}}} CYCLES {}}
set a(0-7151) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-6665 XREFS 48899 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-7150 {}} {258 0 0-7147 {}}} SUCCS {{259 0 0-7152 {}}} CYCLES {}}
set a(0-7152) {NAME aif#51:not#1 TYPE NOT PAR 0-6665 XREFS 48900 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-7150 {}} {259 0 0-7151 {}}} SUCCS {{259 0 0-7153 {}}} CYCLES {}}
set a(0-7153) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6665 XREFS 48901 LOC {2 0.203569025 2 0.933351225 2 0.933351225 2 0.9769393398622739 2 0.9769393398622739} PREDS {{146 0 0-7150 {}} {259 0 0-7152 {}}} SUCCS {{259 0 0-7154 {}}} CYCLES {}}
set a(0-7154) {NAME aif#51:slc TYPE READSLICE PAR 0-6665 XREFS 48902 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-7150 {}} {259 0 0-7153 {}}} SUCCS {{259 0 0-7155 {}}} CYCLES {}}
set a(0-7155) {NAME if#17:not TYPE NOT PAR 0-6665 XREFS 48903 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-7150 {}} {259 0 0-7154 {}}} SUCCS {{258 0 0-7158 {}}} CYCLES {}}
set a(0-7156) {NAME asn#298 TYPE ASSIGN PAR 0-6665 XREFS 48904 LOC {1 0.2702178 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-7287 {}}} SUCCS {{258 0 0-7159 {}} {256 0 0-7287 {}}} CYCLES {}}
set a(0-7157) {NAME if#17:not#1 TYPE NOT PAR 0-6665 XREFS 48905 LOC {2 0.203569025 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-7149 {}}} SUCCS {{259 0 0-7158 {}}} CYCLES {}}
set a(0-7158) {NAME if#17:and TYPE AND PAR 0-6665 XREFS 48906 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-7155 {}} {258 0 0-6670 {}} {259 0 0-7157 {}}} SUCCS {{259 0 0-7159 {}}} CYCLES {}}
set a(0-7159) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6665 XREFS 48907 LOC {2 0.2471572 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-7156 {}} {258 0 0-7141 {}} {259 0 0-7158 {}}} SUCCS {{259 0 0-7160 {}} {258 0 0-7287 {}}} CYCLES {}}
set a(0-7160) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6665 XREFS 48908 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-7160 {}} {80 0 0-7277 {}} {259 0 0-7159 {}}} SUCCS {{260 0 0-7160 {}} {80 0 0-7277 {}}} CYCLES {}}
set a(0-7161) {NAME osel#2 TYPE SELECT PAR 0-6665 XREFS 48909 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6859 {}}} SUCCS {{146 0 0-7162 {}} {146 0 0-7163 {}} {146 0 0-7164 {}} {146 0 0-7165 {}} {146 0 0-7166 {}} {146 0 0-7167 {}} {146 0 0-7168 {}} {146 0 0-7169 {}} {146 0 0-7170 {}} {146 0 0-7171 {}} {146 0 0-7172 {}} {146 0 0-7173 {}} {146 0 0-7174 {}} {146 0 0-7175 {}} {146 0 0-7176 {}} {146 0 0-7177 {}} {146 0 0-7178 {}} {146 0 0-7179 {}} {146 0 0-7180 {}} {146 0 0-7181 {}} {146 0 0-7182 {}} {146 0 0-7183 {}}} CYCLES {}}
set a(0-7162) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48910 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7163 {}}} CYCLES {}}
set a(0-7163) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48911 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7162 {}}} SUCCS {{258 0 0-7183 {}}} CYCLES {}}
set a(0-7164) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48912 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7165 {}}} CYCLES {}}
set a(0-7165) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48913 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7164 {}}} SUCCS {{258 0 0-7183 {}}} CYCLES {}}
set a(0-7166) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48914 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7167 {}}} CYCLES {}}
set a(0-7167) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48915 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7166 {}}} SUCCS {{258 0 0-7183 {}}} CYCLES {}}
set a(0-7168) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48916 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7169 {}}} CYCLES {}}
set a(0-7169) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48917 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7168 {}}} SUCCS {{258 0 0-7183 {}}} CYCLES {}}
set a(0-7170) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48918 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7171 {}}} CYCLES {}}
set a(0-7171) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48919 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7170 {}}} SUCCS {{258 0 0-7182 {}}} CYCLES {}}
set a(0-7172) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48920 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7173 {}}} CYCLES {}}
set a(0-7173) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48921 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7172 {}}} SUCCS {{258 0 0-7182 {}}} CYCLES {}}
set a(0-7174) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48922 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7175 {}}} CYCLES {}}
set a(0-7175) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48923 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7174 {}}} SUCCS {{258 0 0-7182 {}}} CYCLES {}}
set a(0-7176) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48924 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7177 {}}} CYCLES {}}
set a(0-7177) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48925 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7176 {}}} SUCCS {{258 0 0-7182 {}}} CYCLES {}}
set a(0-7178) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48926 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7179 {}}} CYCLES {}}
set a(0-7179) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48927 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7178 {}}} SUCCS {{258 0 0-7182 {}}} CYCLES {}}
set a(0-7180) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48928 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}}} SUCCS {{259 0 0-7181 {}}} CYCLES {}}
set a(0-7181) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 48929 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {259 0 0-7180 {}}} SUCCS {{259 0 0-7182 {}}} CYCLES {}}
set a(0-7182) {NAME oelse#2:nor TYPE NOR PAR 0-6665 XREFS 48930 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {258 0 0-7179 {}} {258 0 0-7177 {}} {258 0 0-7175 {}} {258 0 0-7173 {}} {258 0 0-7171 {}} {259 0 0-7181 {}}} SUCCS {{259 0 0-7183 {}}} CYCLES {}}
set a(0-7183) {NAME oelse#2:and TYPE AND PAR 0-6665 XREFS 48931 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7161 {}} {258 0 0-7169 {}} {258 0 0-7167 {}} {258 0 0-7165 {}} {258 0 0-7163 {}} {259 0 0-7182 {}}} SUCCS {{259 0 0-7184 {}}} CYCLES {}}
set a(0-7184) {NAME if#18:or TYPE OR PAR 0-6665 XREFS 48932 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6859 {}} {258 0 0-6669 {}} {259 0 0-7183 {}}} SUCCS {{259 0 0-7185 {}} {258 0 0-7208 {}}} CYCLES {}}
set a(0-7185) {NAME osel#3 TYPE SELECT PAR 0-6665 XREFS 48933 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-7184 {}}} SUCCS {{146 0 0-7186 {}} {146 0 0-7187 {}} {146 0 0-7188 {}} {146 0 0-7189 {}} {146 0 0-7190 {}} {146 0 0-7191 {}} {146 0 0-7192 {}} {146 0 0-7193 {}} {146 0 0-7194 {}} {146 0 0-7195 {}} {146 0 0-7196 {}} {146 0 0-7197 {}} {146 0 0-7198 {}} {146 0 0-7199 {}} {146 0 0-7200 {}} {146 0 0-7201 {}} {146 0 0-7202 {}} {146 0 0-7203 {}} {146 0 0-7204 {}} {146 0 0-7205 {}} {146 0 0-7206 {}} {146 0 0-7207 {}}} CYCLES {}}
set a(0-7186) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48934 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7187 {}}} CYCLES {}}
set a(0-7187) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48935 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7186 {}}} SUCCS {{258 0 0-7207 {}}} CYCLES {}}
set a(0-7188) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48936 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7189 {}}} CYCLES {}}
set a(0-7189) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48937 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7188 {}}} SUCCS {{258 0 0-7207 {}}} CYCLES {}}
set a(0-7190) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48938 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7191 {}}} CYCLES {}}
set a(0-7191) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48939 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7190 {}}} SUCCS {{258 0 0-7207 {}}} CYCLES {}}
set a(0-7192) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48940 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7193 {}}} CYCLES {}}
set a(0-7193) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48941 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7192 {}}} SUCCS {{258 0 0-7207 {}}} CYCLES {}}
set a(0-7194) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48942 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7195 {}}} CYCLES {}}
set a(0-7195) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48943 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7194 {}}} SUCCS {{258 0 0-7206 {}}} CYCLES {}}
set a(0-7196) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48944 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7197 {}}} CYCLES {}}
set a(0-7197) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48945 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7196 {}}} SUCCS {{258 0 0-7206 {}}} CYCLES {}}
set a(0-7198) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48946 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7199 {}}} CYCLES {}}
set a(0-7199) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48947 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7198 {}}} SUCCS {{258 0 0-7206 {}}} CYCLES {}}
set a(0-7200) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48948 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7201 {}}} CYCLES {}}
set a(0-7201) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48949 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7200 {}}} SUCCS {{258 0 0-7206 {}}} CYCLES {}}
set a(0-7202) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48950 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7203 {}}} CYCLES {}}
set a(0-7203) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48951 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7202 {}}} SUCCS {{258 0 0-7206 {}}} CYCLES {}}
set a(0-7204) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48952 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}}} SUCCS {{259 0 0-7205 {}}} CYCLES {}}
set a(0-7205) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 48953 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {259 0 0-7204 {}}} SUCCS {{259 0 0-7206 {}}} CYCLES {}}
set a(0-7206) {NAME oelse#3:nor TYPE NOR PAR 0-6665 XREFS 48954 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {258 0 0-7203 {}} {258 0 0-7201 {}} {258 0 0-7199 {}} {258 0 0-7197 {}} {258 0 0-7195 {}} {259 0 0-7205 {}}} SUCCS {{259 0 0-7207 {}}} CYCLES {}}
set a(0-7207) {NAME oelse#3:and TYPE AND PAR 0-6665 XREFS 48955 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7185 {}} {258 0 0-7193 {}} {258 0 0-7191 {}} {258 0 0-7189 {}} {258 0 0-7187 {}} {259 0 0-7206 {}}} SUCCS {{259 0 0-7208 {}}} CYCLES {}}
set a(0-7208) {NAME if#18:or#1 TYPE OR PAR 0-6665 XREFS 48956 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-7184 {}} {258 0 0-6668 {}} {259 0 0-7207 {}}} SUCCS {{259 0 0-7209 {}} {258 0 0-7232 {}}} CYCLES {}}
set a(0-7209) {NAME osel#4 TYPE SELECT PAR 0-6665 XREFS 48957 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-7208 {}}} SUCCS {{146 0 0-7210 {}} {146 0 0-7211 {}} {146 0 0-7212 {}} {146 0 0-7213 {}} {146 0 0-7214 {}} {146 0 0-7215 {}} {146 0 0-7216 {}} {146 0 0-7217 {}} {146 0 0-7218 {}} {146 0 0-7219 {}} {146 0 0-7220 {}} {146 0 0-7221 {}} {146 0 0-7222 {}} {146 0 0-7223 {}} {146 0 0-7224 {}} {146 0 0-7225 {}} {146 0 0-7226 {}} {146 0 0-7227 {}} {146 0 0-7228 {}} {146 0 0-7229 {}} {146 0 0-7230 {}} {146 0 0-7231 {}}} CYCLES {}}
set a(0-7210) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48958 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7211 {}}} CYCLES {}}
set a(0-7211) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48959 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7210 {}}} SUCCS {{258 0 0-7231 {}}} CYCLES {}}
set a(0-7212) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48960 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7213 {}}} CYCLES {}}
set a(0-7213) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48961 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7212 {}}} SUCCS {{258 0 0-7231 {}}} CYCLES {}}
set a(0-7214) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48962 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7215 {}}} CYCLES {}}
set a(0-7215) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48963 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7214 {}}} SUCCS {{258 0 0-7231 {}}} CYCLES {}}
set a(0-7216) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48964 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7217 {}}} CYCLES {}}
set a(0-7217) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48965 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7216 {}}} SUCCS {{258 0 0-7231 {}}} CYCLES {}}
set a(0-7218) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48966 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7219 {}}} CYCLES {}}
set a(0-7219) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48967 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7218 {}}} SUCCS {{258 0 0-7230 {}}} CYCLES {}}
set a(0-7220) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48968 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7221 {}}} CYCLES {}}
set a(0-7221) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48969 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7220 {}}} SUCCS {{258 0 0-7230 {}}} CYCLES {}}
set a(0-7222) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48970 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7223 {}}} CYCLES {}}
set a(0-7223) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48971 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7222 {}}} SUCCS {{258 0 0-7230 {}}} CYCLES {}}
set a(0-7224) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48972 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7225 {}}} CYCLES {}}
set a(0-7225) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48973 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7224 {}}} SUCCS {{258 0 0-7230 {}}} CYCLES {}}
set a(0-7226) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48974 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7227 {}}} CYCLES {}}
set a(0-7227) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48975 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7226 {}}} SUCCS {{258 0 0-7230 {}}} CYCLES {}}
set a(0-7228) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48976 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}}} SUCCS {{259 0 0-7229 {}}} CYCLES {}}
set a(0-7229) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 48977 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {259 0 0-7228 {}}} SUCCS {{259 0 0-7230 {}}} CYCLES {}}
set a(0-7230) {NAME oelse#4:nor TYPE NOR PAR 0-6665 XREFS 48978 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {258 0 0-7227 {}} {258 0 0-7225 {}} {258 0 0-7223 {}} {258 0 0-7221 {}} {258 0 0-7219 {}} {259 0 0-7229 {}}} SUCCS {{259 0 0-7231 {}}} CYCLES {}}
set a(0-7231) {NAME oelse#4:and TYPE AND PAR 0-6665 XREFS 48979 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-7209 {}} {258 0 0-7217 {}} {258 0 0-7215 {}} {258 0 0-7213 {}} {258 0 0-7211 {}} {259 0 0-7230 {}}} SUCCS {{259 0 0-7232 {}}} CYCLES {}}
set a(0-7232) {NAME if#18:or#2 TYPE OR PAR 0-6665 XREFS 48980 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-7208 {}} {258 0 0-6667 {}} {259 0 0-7231 {}}} SUCCS {{259 0 0-7233 {}} {258 0 0-7256 {}}} CYCLES {}}
set a(0-7233) {NAME osel#5 TYPE SELECT PAR 0-6665 XREFS 48981 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-7232 {}}} SUCCS {{146 0 0-7234 {}} {146 0 0-7235 {}} {146 0 0-7236 {}} {146 0 0-7237 {}} {146 0 0-7238 {}} {146 0 0-7239 {}} {146 0 0-7240 {}} {146 0 0-7241 {}} {146 0 0-7242 {}} {146 0 0-7243 {}} {146 0 0-7244 {}} {146 0 0-7245 {}} {146 0 0-7246 {}} {146 0 0-7247 {}} {146 0 0-7248 {}} {146 0 0-7249 {}} {146 0 0-7250 {}} {146 0 0-7251 {}} {146 0 0-7252 {}} {146 0 0-7253 {}} {146 0 0-7254 {}} {146 0 0-7255 {}}} CYCLES {}}
set a(0-7234) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48982 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7235 {}}} CYCLES {}}
set a(0-7235) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-6665 XREFS 48983 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7234 {}}} SUCCS {{258 0 0-7255 {}}} CYCLES {}}
set a(0-7236) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48984 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7237 {}}} CYCLES {}}
set a(0-7237) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6665 XREFS 48985 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7236 {}}} SUCCS {{258 0 0-7255 {}}} CYCLES {}}
set a(0-7238) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48986 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7239 {}}} CYCLES {}}
set a(0-7239) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6665 XREFS 48987 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7238 {}}} SUCCS {{258 0 0-7255 {}}} CYCLES {}}
set a(0-7240) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48988 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7241 {}}} CYCLES {}}
set a(0-7241) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6665 XREFS 48989 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7240 {}}} SUCCS {{258 0 0-7255 {}}} CYCLES {}}
set a(0-7242) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48990 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7243 {}}} CYCLES {}}
set a(0-7243) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6665 XREFS 48991 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7242 {}}} SUCCS {{258 0 0-7254 {}}} CYCLES {}}
set a(0-7244) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48992 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7245 {}}} CYCLES {}}
set a(0-7245) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6665 XREFS 48993 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7244 {}}} SUCCS {{258 0 0-7254 {}}} CYCLES {}}
set a(0-7246) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48994 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7247 {}}} CYCLES {}}
set a(0-7247) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6665 XREFS 48995 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7246 {}}} SUCCS {{258 0 0-7254 {}}} CYCLES {}}
set a(0-7248) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48996 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7249 {}}} CYCLES {}}
set a(0-7249) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6665 XREFS 48997 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7248 {}}} SUCCS {{258 0 0-7254 {}}} CYCLES {}}
set a(0-7250) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 48998 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7251 {}}} CYCLES {}}
set a(0-7251) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6665 XREFS 48999 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7250 {}}} SUCCS {{258 0 0-7254 {}}} CYCLES {}}
set a(0-7252) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 49000 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}}} SUCCS {{259 0 0-7253 {}}} CYCLES {}}
set a(0-7253) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6665 XREFS 49001 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {259 0 0-7252 {}}} SUCCS {{259 0 0-7254 {}}} CYCLES {}}
set a(0-7254) {NAME oelse#5:nor TYPE NOR PAR 0-6665 XREFS 49002 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {258 0 0-7251 {}} {258 0 0-7249 {}} {258 0 0-7247 {}} {258 0 0-7245 {}} {258 0 0-7243 {}} {259 0 0-7253 {}}} SUCCS {{259 0 0-7255 {}}} CYCLES {}}
set a(0-7255) {NAME oelse#5:and TYPE AND PAR 0-6665 XREFS 49003 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7233 {}} {258 0 0-7241 {}} {258 0 0-7239 {}} {258 0 0-7237 {}} {258 0 0-7235 {}} {259 0 0-7254 {}}} SUCCS {{259 0 0-7256 {}}} CYCLES {}}
set a(0-7256) {NAME if#18:or#3 TYPE OR PAR 0-6665 XREFS 49004 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7232 {}} {258 0 0-6666 {}} {259 0 0-7255 {}}} SUCCS {{258 0 0-7260 {}} {258 0 0-7266 {}} {258 0 0-7274 {}}} CYCLES {}}
set a(0-7257) {NAME exs#8 TYPE SIGNEXTEND PAR 0-6665 XREFS 49005 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-7060 {}}} SUCCS {{259 0 0-7258 {}}} CYCLES {}}
set a(0-7258) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 49006 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-6718 {}} {259 0 0-7257 {}}} SUCCS {{258 0 0-7261 {}}} CYCLES {}}
set a(0-7259) {NAME exs#11 TYPE SIGNEXTEND PAR 0-6665 XREFS 49007 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-7090 {}}} SUCCS {{258 0 0-7261 {}}} CYCLES {}}
set a(0-7260) {NAME exs#14 TYPE SIGNEXTEND PAR 0-6665 XREFS 49008 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-7256 {}}} SUCCS {{259 0 0-7261 {}}} CYCLES {}}
set a(0-7261) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-6665 XREFS 49009 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-7259 {}} {258 0 0-7258 {}} {259 0 0-7260 {}}} SUCCS {{258 0 0-7276 {}}} CYCLES {}}
set a(0-7262) {NAME not#39 TYPE NOT PAR 0-6665 XREFS 49010 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7060 {}}} SUCCS {{259 0 0-7263 {}}} CYCLES {}}
set a(0-7263) {NAME exs#9 TYPE SIGNEXTEND PAR 0-6665 XREFS 49011 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7262 {}}} SUCCS {{258 0 0-7268 {}}} CYCLES {}}
set a(0-7264) {NAME not#41 TYPE NOT PAR 0-6665 XREFS 49012 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7090 {}}} SUCCS {{259 0 0-7265 {}}} CYCLES {}}
set a(0-7265) {NAME exs#12 TYPE SIGNEXTEND PAR 0-6665 XREFS 49013 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7264 {}}} SUCCS {{258 0 0-7268 {}}} CYCLES {}}
set a(0-7266) {NAME not#43 TYPE NOT PAR 0-6665 XREFS 49014 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7256 {}}} SUCCS {{259 0 0-7267 {}}} CYCLES {}}
set a(0-7267) {NAME exs#15 TYPE SIGNEXTEND PAR 0-6665 XREFS 49015 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7266 {}}} SUCCS {{259 0 0-7268 {}}} CYCLES {}}
set a(0-7268) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-6665 XREFS 49016 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-7265 {}} {258 0 0-7263 {}} {258 0 0-6750 {}} {259 0 0-7267 {}}} SUCCS {{258 0 0-7276 {}}} CYCLES {}}
set a(0-7269) {NAME not#20 TYPE NOT PAR 0-6665 XREFS 49017 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-7060 {}}} SUCCS {{259 0 0-7270 {}}} CYCLES {}}
set a(0-7270) {NAME exs#10 TYPE SIGNEXTEND PAR 0-6665 XREFS 49018 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-7269 {}}} SUCCS {{259 0 0-7271 {}}} CYCLES {}}
set a(0-7271) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 49019 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-6782 {}} {259 0 0-7270 {}}} SUCCS {{258 0 0-7273 {}}} CYCLES {}}
set a(0-7272) {NAME exs#13 TYPE SIGNEXTEND PAR 0-6665 XREFS 49020 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-7090 {}}} SUCCS {{259 0 0-7273 {}}} CYCLES {}}
set a(0-7273) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 49021 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-7271 {}} {259 0 0-7272 {}}} SUCCS {{258 0 0-7275 {}}} CYCLES {}}
set a(0-7274) {NAME exs#16 TYPE SIGNEXTEND PAR 0-6665 XREFS 49022 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-7256 {}}} SUCCS {{259 0 0-7275 {}}} CYCLES {}}
set a(0-7275) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6665 XREFS 49023 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-7273 {}} {259 0 0-7274 {}}} SUCCS {{259 0 0-7276 {}}} CYCLES {}}
set a(0-7276) {NAME conc#11 TYPE CONCATENATE PAR 0-6665 XREFS 49024 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-7268 {}} {258 0 0-7261 {}} {259 0 0-7275 {}}} SUCCS {{259 0 0-7277 {}}} CYCLES {}}
set a(0-7277) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6665 XREFS 49025 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-7277 {}} {80 0 0-7160 {}} {259 0 0-7276 {}}} SUCCS {{80 0 0-7160 {}} {260 0 0-7277 {}}} CYCLES {}}
set a(0-7278) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-6665 XREFS 49026 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-7279 {}}} CYCLES {}}
set a(0-7279) {NAME vin:asn TYPE ASSIGN PAR 0-6665 XREFS 49027 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-7279 {}} {256 0 0-6686 {}} {256 0 0-6701 {}} {256 0 0-6706 {}} {256 0 0-6713 {}} {256 0 0-6733 {}} {256 0 0-6738 {}} {256 0 0-6745 {}} {256 0 0-6765 {}} {256 0 0-6770 {}} {256 0 0-6777 {}} {259 0 0-7278 {}}} SUCCS {{262 0 0-6686 {}} {262 0 0-6701 {}} {262 0 0-6706 {}} {262 0 0-6713 {}} {262 0 0-6733 {}} {262 0 0-6738 {}} {262 0 0-6745 {}} {262 0 0-6765 {}} {262 0 0-6770 {}} {262 0 0-6777 {}} {260 0 0-7279 {}}} CYCLES {}}
set a(0-7280) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-6665 XREFS 49028 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-7280 {}} {256 0 0-6687 {}} {256 0 0-6689 {}} {256 0 0-6698 {}} {256 0 0-6719 {}} {256 0 0-6721 {}} {256 0 0-6730 {}} {256 0 0-6751 {}} {256 0 0-6753 {}} {256 0 0-6762 {}} {258 0 0-6686 {}}} SUCCS {{262 0 0-6687 {}} {262 0 0-6689 {}} {262 0 0-6698 {}} {262 0 0-6719 {}} {262 0 0-6721 {}} {262 0 0-6730 {}} {262 0 0-6751 {}} {262 0 0-6753 {}} {262 0 0-6762 {}} {260 0 0-7280 {}}} CYCLES {}}
set a(0-7281) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-6665 XREFS 49029 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.286979275} PREDS {{260 0 0-7281 {}} {256 0 0-6833 {}} {258 0 0-6919 {}}} SUCCS {{262 0 0-6833 {}} {260 0 0-7281 {}}} CYCLES {}}
set a(0-7282) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-6665 XREFS 49030 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-7282 {}} {256 0 0-6836 {}} {258 0 0-6946 {}}} SUCCS {{262 0 0-6836 {}} {260 0 0-7282 {}}} CYCLES {}}
set a(0-7283) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-6665 XREFS 49031 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.402072675} PREDS {{260 0 0-7283 {}} {256 0 0-6883 {}} {258 0 0-6979 {}}} SUCCS {{262 0 0-6883 {}} {260 0 0-7283 {}}} CYCLES {}}
set a(0-7284) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-6665 XREFS 49032 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.402072675} PREDS {{260 0 0-7284 {}} {256 0 0-6887 {}} {258 0 0-6981 {}}} SUCCS {{262 0 0-6887 {}} {260 0 0-7284 {}}} CYCLES {}}
set a(0-7285) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-6665 XREFS 49033 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-7285 {}} {256 0 0-6891 {}} {258 0 0-7014 {}}} SUCCS {{262 0 0-6891 {}} {260 0 0-7285 {}}} CYCLES {}}
set a(0-7286) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-6665 XREFS 49034 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-7286 {}} {256 0 0-6895 {}} {258 0 0-7016 {}}} SUCCS {{262 0 0-6895 {}} {260 0 0-7286 {}}} CYCLES {}}
set a(0-7287) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-6665 XREFS 49035 LOC {2 0.2702178 2 1.0 2 1.0 3 0.820706975} PREDS {{260 0 0-7287 {}} {256 0 0-7143 {}} {256 0 0-7156 {}} {258 0 0-7159 {}}} SUCCS {{262 0 0-7143 {}} {262 0 0-7156 {}} {260 0 0-7287 {}}} CYCLES {}}
set a(0-6665) {CHI {0-6666 0-6667 0-6668 0-6669 0-6670 0-6671 0-6672 0-6673 0-6674 0-6675 0-6676 0-6677 0-6678 0-6679 0-6680 0-6681 0-6682 0-6683 0-6684 0-6685 0-6686 0-6687 0-6688 0-6689 0-6690 0-6691 0-6692 0-6693 0-6694 0-6695 0-6696 0-6697 0-6698 0-6699 0-6700 0-6701 0-6702 0-6703 0-6704 0-6705 0-6706 0-6707 0-6708 0-6709 0-6710 0-6711 0-6712 0-6713 0-6714 0-6715 0-6716 0-6717 0-6718 0-6719 0-6720 0-6721 0-6722 0-6723 0-6724 0-6725 0-6726 0-6727 0-6728 0-6729 0-6730 0-6731 0-6732 0-6733 0-6734 0-6735 0-6736 0-6737 0-6738 0-6739 0-6740 0-6741 0-6742 0-6743 0-6744 0-6745 0-6746 0-6747 0-6748 0-6749 0-6750 0-6751 0-6752 0-6753 0-6754 0-6755 0-6756 0-6757 0-6758 0-6759 0-6760 0-6761 0-6762 0-6763 0-6764 0-6765 0-6766 0-6767 0-6768 0-6769 0-6770 0-6771 0-6772 0-6773 0-6774 0-6775 0-6776 0-6777 0-6778 0-6779 0-6780 0-6781 0-6782 0-6783 0-6784 0-6785 0-6786 0-6787 0-6788 0-6789 0-6790 0-6791 0-6792 0-6793 0-6794 0-6795 0-6796 0-6797 0-6798 0-6799 0-6800 0-6801 0-6802 0-6803 0-6804 0-6805 0-6806 0-6807 0-6808 0-6809 0-6810 0-6811 0-6812 0-6813 0-6814 0-6815 0-6816 0-6817 0-6818 0-6819 0-6820 0-6821 0-6822 0-6823 0-6824 0-6825 0-6826 0-6827 0-6828 0-6829 0-6830 0-6831 0-6832 0-6833 0-6834 0-6835 0-6836 0-6837 0-6838 0-6839 0-6840 0-6841 0-6842 0-6843 0-6844 0-6845 0-6846 0-6847 0-6848 0-6849 0-6850 0-6851 0-6852 0-6853 0-6854 0-6855 0-6856 0-6857 0-6858 0-6859 0-6860 0-6861 0-6862 0-6863 0-6864 0-6865 0-6866 0-6867 0-6868 0-6869 0-6870 0-6871 0-6872 0-6873 0-6874 0-6875 0-6876 0-6877 0-6878 0-6879 0-6880 0-6881 0-6882 0-6883 0-6884 0-6885 0-6886 0-6887 0-6888 0-6889 0-6890 0-6891 0-6892 0-6893 0-6894 0-6895 0-6896 0-6897 0-6898 0-6899 0-6900 0-6901 0-6902 0-6903 0-6904 0-6905 0-6906 0-6907 0-6908 0-6909 0-6910 0-6911 0-6912 0-6913 0-6914 0-6915 0-6916 0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972 0-6973 0-6974 0-6975 0-6976 0-6977 0-6978 0-6979 0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061 0-7062 0-7063 0-7064 0-7065 0-7066 0-7067 0-7068 0-7069 0-7070 0-7071 0-7072 0-7073 0-7074 0-7075 0-7076 0-7077 0-7078 0-7079 0-7080 0-7081 0-7082 0-7083 0-7084 0-7085 0-7086 0-7087 0-7088 0-7089 0-7090 0-7091 0-7092 0-7093 0-7094 0-7095 0-7096 0-7097 0-7098 0-7099 0-7100 0-7101 0-7102 0-7103 0-7104 0-7105 0-7106 0-7107 0-7108 0-7109 0-7110 0-7111 0-7112 0-7113 0-7114 0-7115 0-7116 0-7117 0-7118 0-7119 0-7120 0-7121 0-7122 0-7123 0-7124 0-7125 0-7126 0-7127 0-7128 0-7129 0-7130 0-7131 0-7132 0-7133 0-7134 0-7135 0-7136 0-7137 0-7138 0-7139 0-7140 0-7141 0-7142 0-7143 0-7144 0-7145 0-7146 0-7147 0-7148 0-7149 0-7150 0-7151 0-7152 0-7153 0-7154 0-7155 0-7156 0-7157 0-7158 0-7159 0-7160 0-7161 0-7162 0-7163 0-7164 0-7165 0-7166 0-7167 0-7168 0-7169 0-7170 0-7171 0-7172 0-7173 0-7174 0-7175 0-7176 0-7177 0-7178 0-7179 0-7180 0-7181 0-7182 0-7183 0-7184 0-7185 0-7186 0-7187 0-7188 0-7189 0-7190 0-7191 0-7192 0-7193 0-7194 0-7195 0-7196 0-7197 0-7198 0-7199 0-7200 0-7201 0-7202 0-7203 0-7204 0-7205 0-7206 0-7207 0-7208 0-7209 0-7210 0-7211 0-7212 0-7213 0-7214 0-7215 0-7216 0-7217 0-7218 0-7219 0-7220 0-7221 0-7222 0-7223 0-7224 0-7225 0-7226 0-7227 0-7228 0-7229 0-7230 0-7231 0-7232 0-7233 0-7234 0-7235 0-7236 0-7237 0-7238 0-7239 0-7240 0-7241 0-7242 0-7243 0-7244 0-7245 0-7246 0-7247 0-7248 0-7249 0-7250 0-7251 0-7252 0-7253 0-7254 0-7255 0-7256 0-7257 0-7258 0-7259 0-7260 0-7261 0-7262 0-7263 0-7264 0-7265 0-7266 0-7267 0-7268 0-7269 0-7270 0-7271 0-7272 0-7273 0-7274 0-7275 0-7276 0-7277 0-7278 0-7279 0-7280 0-7281 0-7282 0-7283 0-7284 0-7285 0-7286 0-7287} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-6655 XREFS 49036 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-6665 {}} {258 0 0-6663 {}} {258 0 0-6662 {}} {258 0 0-6661 {}} {258 0 0-6660 {}} {258 0 0-6659 {}} {258 0 0-6658 {}} {258 0 0-6656 {}} {258 0 0-6657 {}} {259 0 0-6664 {}}} SUCCS {{772 0 0-6656 {}} {772 0 0-6657 {}} {772 0 0-6658 {}} {772 0 0-6659 {}} {772 0 0-6660 {}} {772 0 0-6661 {}} {772 0 0-6662 {}} {772 0 0-6663 {}} {772 0 0-6664 {}} {774 0 0-6665 {}}} CYCLES {}}
set a(0-6655) {CHI {0-6656 0-6657 0-6658 0-6659 0-6660 0-6661 0-6662 0-6663 0-6664 0-6665} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 49037 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6655-TOTALCYCLES) {3}
set a(0-6655-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-6691 0-6696 0-6723 0-6728 0-6755 0-6760} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-6697 0-6704 0-6712 0-6729 0-6736 0-6744 0-6761 0-6768 0-6776 0-6939 0-7092} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-6705 0-6716 0-6737 0-6748 0-6769 0-6780 0-7022 0-7029 0-7048 0-7078} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-6717 0-6749 0-6781} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-6794 0-6823 0-6900} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-6796 0-6811 0-6819 0-6949 0-6984 0-7100 0-7104} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-6809 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-6827 0-6918 0-6945 0-7111 0-7153} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-6835 0-6838} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-6886 0-6890 0-6894 0-6898 0-7271} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-6905 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-6913 0-6922 0-6927 0-7036 0-7055 0-7066 0-7085} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-6919 0-6946 0-7159} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-6934 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-6979 0-6981 0-7014 0-7016} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-7109 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-7121 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-7138 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-7141 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-7146 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-7148 mgc_ioport.mgc_out_stdreg(4,4) 0-7160 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-7258 0-7273 0-7275} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-7261 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-7268 mgc_ioport.mgc_out_stdreg(2,30) 0-7277}
set a(0-6655-PROC_NAME) {core}
set a(0-6655-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-6655}

