// Seed: 1549044392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13, id_14;
  always id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_14 = id_4;
  assign id_13 = id_6;
  wire id_15, id_16, id_17;
  assign id_16 = 1;
  always
    if (id_1) begin : LABEL_0
      id_14 <= 1'b0;
    end : SymbolIdentifier
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_5,
      id_10,
      id_5,
      id_1,
      id_15,
      id_17,
      id_7,
      id_17,
      id_15
  );
endmodule
