TOOL:	xrun(64)	22.03-s003: Started on May 31, 2023 at 05:31:30 CST
xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
Recompiling... reason: file './bdw_work/modules/SobelFilter/FLAT_UNROLL_ALL/SobelFilter_rtl.v' is newer than expected.
	expected: Wed May 31 01:15:14 2023
	actual:   Wed May 31 05:31:17 2023
file: bdw_work/sims/top_V_FLAT_UNROLL_ALL.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_V_FLAT_UNROLL_ALL.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: bdw_work/modules/SobelFilter/FLAT_UNROLL_ALL/SobelFilter_rtl.v
	module worklib.SobelFilter:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:v <0x0c474122>
			streams: 114, words: 104053
		worklib.SobelFilter:v <0x27db9d01>
			streams: 105, words: 67526
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             202     202
		Scalar wires:           13       -
		Vectored wires:          6       -
		Always blocks:          86      86
		Initial blocks:          7       7
		Cont. assignments:       9      13
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run

        SystemC 2.3.3-Accellera --- Jun 11 2021 12:51:14
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
read check: 1
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
Testbench sink thread read 8000 values. Average latency 76.

Info: /OSCI/SystemC: Simulation stopped by user.
Simulation stopped via $stop(1) at time 4080065100 PS + 0
./bdw_work/sims/top_V_FLAT_UNROLL_ALL.v:67 		#100 $stop;
xcelium> quit
success open out.txt
Total run time = 4080 us
Throught = 0.0196078 outputs/clock
Average latency = 25 clocks/output
TOOL:	xrun(64)	22.03-s003: Exiting on May 31, 2023 at 05:31:41 CST  (total: 00:00:11)
