{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676051141928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676051141928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 18:45:41 2023 " "Processing started: Fri Feb 10 18:45:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676051141928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051141928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051141928 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1676051142540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_ip.v(245) " "Verilog HDL information at video_ip.v(245): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676051151995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ip " "Found entity 1: video_ip" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676051151997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051151997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_mm_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_mm_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_slave_interface " "Found entity 1: avalon_mm_slave_interface" {  } { { "verilog/avalon_mm_slave_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676051152001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_sink_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_sink_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_sink_interface " "Found entity 1: avalon_st_sink_interface" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676051152006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_source_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_source_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_source_interface " "Found entity 1: avalon_st_source_interface" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676051152010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_effects.v(57) " "Verilog HDL information at video_effects.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676051152014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_effects.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_effects.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_effects " "Found entity 1: video_effects" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676051152015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152015 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "valid_reg avalon_st_sink_interface.v(47) " "Verilog HDL Continuous Assignment error at avalon_st_sink_interface.v(47): object \"valid_reg\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 47 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152015 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "data_reg avalon_st_sink_interface.v(50) " "Verilog HDL Continuous Assignment error at avalon_st_sink_interface.v(50): object \"data_reg\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 50 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152015 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "startofpacket_reg avalon_st_sink_interface.v(51) " "Verilog HDL Continuous Assignment error at avalon_st_sink_interface.v(51): object \"startofpacket_reg\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 51 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "endofpacket_reg avalon_st_sink_interface.v(52) " "Verilog HDL Continuous Assignment error at avalon_st_sink_interface.v(52): object \"endofpacket_reg\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 52 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "valid_out avalon_st_source_interface.v(47) " "Verilog HDL Continuous Assignment error at avalon_st_source_interface.v(47): object \"valid_out\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 47 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "data_out avalon_st_source_interface.v(50) " "Verilog HDL Continuous Assignment error at avalon_st_source_interface.v(50): object \"data_out\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 50 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "startofpacket_out avalon_st_source_interface.v(51) " "Verilog HDL Continuous Assignment error at avalon_st_source_interface.v(51): object \"startofpacket_out\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 51 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "endofpacket_out avalon_st_source_interface.v(52) " "Verilog HDL Continuous Assignment error at avalon_st_source_interface.v(52): object \"endofpacket_out\" on left-hand side of assignment must have a net type" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 52 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1676051152016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg " "Generated suppressed messages file C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152036 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676051152088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 10 18:45:52 2023 " "Processing ended: Fri Feb 10 18:45:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676051152088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676051152088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676051152088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676051152088 ""}
