
Efinix FPGA Placement and Routing.
Version: 2023.2.307.5.10 
Compiled: May 19 2024.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage routing ... *****
WARNING(1): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] No valid object(s) found for 'clk_20m'
WARNING(2): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] No valid pin(s) found for clock
WARNING(3): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] Unable to run 'create_clock' constraint due to warnings found
WARNING(4): No ports matched 'i_dqs_n_lo[0]'
WARNING(5): No ports matched 'i_dqs_n_hi[0]'
WARNING(6): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] No valid object(s) found for ''
WARNING(7): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] set_input_delay: No valid input port(s) found
WARNING(8): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(9): No ports matched 'i_dqs_n_lo[0]'
WARNING(10): No ports matched 'i_dqs_n_hi[0]'
WARNING(11): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] No valid object(s) found for ''
WARNING(12): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] set_input_delay: No valid input port(s) found
WARNING(13): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(14): No ports matched 'i_dqs_n_lo[1]'
WARNING(15): No ports matched 'i_dqs_n_hi[1]'
WARNING(16): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] No valid object(s) found for ''
WARNING(17): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] set_input_delay: No valid input port(s) found
WARNING(18): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(19): No ports matched 'i_dqs_n_lo[1]'
WARNING(20): No ports matched 'i_dqs_n_hi[1]'
WARNING(21): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] No valid object(s) found for ''
WARNING(22): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] set_input_delay: No valid input port(s) found
WARNING(23): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc' parsed successfully.
10 clocks (including virtual clocks), 36 inputs and 142 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[Setup Parallel Routing Scheduler]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit with 32 threads
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CSS enabled! Optimizing clock skews ... 
Non-legalized beneficial skew improved geomean CPD by 0.00% (from 3804ps to 3804ps)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=39007   heapops=5518026    (0%) cpd=3543  frr=1.00  msec=4038
[Setup Delay Budgets | 636.6 ms]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Hold Fixing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Total min wire delay:   2769830
Hold fix wire delay:       2730
Hold fix delay ratio:     0.10%
Pins requiring hold fix:  0.05%
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  2: overlap=7354    heapops=3953806    (42%) cpd=3835  frr=1.08  msec=1225
Iter  3: overlap=1948    heapops=1692360    (72%) cpd=3836  frr=1.08  msec=846
Iter  4: overlap=454     heapops=723329     (82%) cpd=3837  frr=1.08  msec=889
[Rebuild Parallel Routing Scheduler]
Iter  5: overlap=135     heapops=278187     (86%) cpd=3835  frr=1.08  msec=1001
Iter  6: overlap=92      heapops=174668     (87%) cpd=3835  frr=1.08  msec=831
Iter  7: overlap=67      heapops=84626      (87%) cpd=3835  frr=1.08  msec=807
Iter  8: overlap=50      heapops=382150     (87%) cpd=3835  frr=1.08  msec=1297
Iter  9: overlap=44      heapops=81971      (85%) cpd=3839  frr=1.08  msec=643
Iter 10: overlap=34      heapops=86880      (85%) cpd=3740  frr=1.06  msec=755
Iter 11: overlap=26      heapops=79867      (85%) cpd=3952  frr=1.12  msec=814
Iter 12: overlap=16      heapops=98697      (85%) cpd=4097  frr=1.16  msec=763
Iter 13: overlap=17      heapops=101083     (85%) cpd=4025  frr=1.14  msec=647
Iter 14: overlap=11      heapops=79389      (85%) cpd=3957  frr=1.12  msec=690
Iter 15: overlap=15      heapops=81938      (85%) cpd=4122  frr=1.16  msec=694
Iter 16: overlap=4       heapops=94450      (85%) cpd=4056  frr=1.14  msec=652
Iter 17: overlap=3       heapops=76311      (85%) cpd=4074  frr=1.15  msec=644
Iter 18: overlap=4       heapops=76624      (85%) cpd=4093  frr=1.16  msec=622
Iter 19: overlap=0       heapops=76795      (85%) cpd=4056  frr=1.14  msec=684
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 19.56 seconds taking 19 iterations! 

First iteration critical path delay = 3.543 ns 
Last iteration critical path delay  = 4.056 ns (ratio = 1.14)
Max Routing Heap Size = 26,893
Routing trace written to file 'C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/outflow/Ti60_Demo.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing took 23.6963 seconds.
	Routing took 72.7812 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 637.504 MB, end = 1280.66 MB, delta = 643.16 MB
	Routing peak virtual memory usage = 2668.43 MB
Routing resident set memory usage: begin = 605.264 MB, end = 1195.84 MB, delta = 590.572 MB
	Routing peak resident set memory usage = 2600.24 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
WARNING(24): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] No valid object(s) found for 'clk_20m'
WARNING(25): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] No valid pin(s) found for clock
WARNING(26): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:28] Unable to run 'create_clock' constraint due to warnings found
WARNING(27): No ports matched 'i_dqs_n_lo[0]'
WARNING(28): No ports matched 'i_dqs_n_hi[0]'
WARNING(29): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] No valid object(s) found for ''
WARNING(30): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] set_input_delay: No valid input port(s) found
WARNING(31): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:287] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(32): No ports matched 'i_dqs_n_lo[0]'
WARNING(33): No ports matched 'i_dqs_n_hi[0]'
WARNING(34): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] No valid object(s) found for ''
WARNING(35): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] set_input_delay: No valid input port(s) found
WARNING(36): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:288] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(37): No ports matched 'i_dqs_n_lo[1]'
WARNING(38): No ports matched 'i_dqs_n_hi[1]'
WARNING(39): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] No valid object(s) found for ''
WARNING(40): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] set_input_delay: No valid input port(s) found
WARNING(41): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:293] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(42): No ports matched 'i_dqs_n_lo[1]'
WARNING(43): No ports matched 'i_dqs_n_hi[1]'
WARNING(44): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] No valid object(s) found for ''
WARNING(45): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] set_input_delay: No valid input port(s) found
WARNING(46): [SDC C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc:294] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/Ti60_Demo.pt.sdc' parsed successfully.
10 clocks (including virtual clocks), 36 inputs and 142 outputs were constrained.

Timer::BuildGraph: ============ Cutting edge BACK edge from i155:in[1] to i155:out 
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
tdqss_clk       1.844        542.299         (R-R)
core_clk        3.820        261.780         (R-R)
tac_clk         1.905        524.934         (R-R)
twd_clk         1.788        559.284         (R-R)
clk_pixel_2x    5.260        190.114         (R-R)
clk_pixel       3.876        257.998         (R-R)
clk_96m         4.049        246.975         (R-R)

Geomean max period: 2.958

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            2.315            0.471           (R-R)
  tdqss_clk        core_clk             2.315            1.498           (R-R)
  core_clk         tdqss_clk            2.315            1.042           (R-R)
  core_clk         core_clk             4.630            0.810           (R-R)
  core_clk         tac_clk              2.315            1.370           (R-R)
  core_clk         twd_clk              0.579            0.304           (R-R)
  tac_clk          core_clk             2.315            1.342           (R-R)
  tac_clk          tac_clk              2.315            0.410           (R-R)
  twd_clk          core_clk             1.736           -0.251           (R-R)
  twd_clk          twd_clk              2.315            0.527           (R-R)
  clk_sys          clk_pixel            5.000            2.914           (R-R)
  clk_sys          clk_96m              0.001           -0.885           (R-R)
  clk_pixel_2x     clk_pixel_2x         6.667            1.407           (R-R)
  clk_pixel        clk_pixel_2x         0.001           -2.416           (R-R)
  clk_pixel        clk_pixel            5.000            1.124           (R-R)
  clk_96m          core_clk             0.001           -0.615           (R-R)
  clk_96m          tac_clk              0.001           -0.611           (R-R)
  clk_96m          twd_clk              0.001           -0.564           (R-R)
  clk_96m          clk_pixel_2x         0.001           -0.756           (R-R)
  clk_96m          clk_pixel            0.001           -0.511           (R-R)
  clk_96m          clk_96m             10.417            6.368           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            0.000           0.038            (R-R)
  tdqss_clk        core_clk             0.000           0.067            (R-R)
  core_clk         tdqss_clk            0.000           0.052            (R-R)
  core_clk         core_clk             0.000           0.033            (R-R)
  core_clk         tac_clk              0.000           0.152            (R-R)
  core_clk         twd_clk             -1.736           1.746            (R-R)
  tac_clk          core_clk             0.000           0.297            (R-R)
  tac_clk          tac_clk              0.000           0.026            (R-R)
  twd_clk          core_clk            -0.579           0.938            (R-R)
  twd_clk          twd_clk              0.000           0.049            (R-R)
  clk_sys          clk_pixel            0.000           0.107            (R-R)
  clk_sys          clk_96m              0.000           0.121            (R-R)
  clk_pixel_2x     clk_pixel_2x         0.000           0.046            (R-R)
  clk_pixel        clk_pixel_2x         0.000           0.150            (R-R)
  clk_pixel        clk_pixel            0.000           0.020            (R-R)
  clk_96m          core_clk             0.000           0.135            (R-R)
  clk_96m          tac_clk              0.000           0.134            (R-R)
  clk_96m          twd_clk              0.000           0.102            (R-R)
  clk_96m          clk_pixel_2x         0.000           0.126            (R-R)
  clk_96m          clk_pixel            0.000           0.005            (R-R)
  clk_96m          clk_96m              0.000           0.027            (R-R)

WARNING(47): Clock domain between twd_clk (rising) and core_clk (rising) may not meet (slack: -0.251 ns) the setup (max) timing requirement
WARNING(48): Clock domain between clk_sys (rising) and clk_96m (rising) may not meet (slack: -0.885 ns) the setup (max) timing requirement
WARNING(49): Clock domain between clk_pixel (rising) and clk_pixel_2x (rising) may not meet (slack: -2.416 ns) the setup (max) timing requirement
WARNING(50): Clock domain between clk_96m (rising) and core_clk (rising) may not meet (slack: -0.615 ns) the setup (max) timing requirement
WARNING(51): Clock domain between clk_96m (rising) and tac_clk (rising) may not meet (slack: -0.611 ns) the setup (max) timing requirement
WARNING(52): Clock domain between clk_96m (rising) and twd_clk (rising) may not meet (slack: -0.564 ns) the setup (max) timing requirement
WARNING(53): Clock domain between clk_96m (rising) and clk_pixel_2x (rising) may not meet (slack: -0.756 ns) the setup (max) timing requirement
WARNING(54): Clock domain between clk_96m (rising) and clk_pixel (rising) may not meet (slack: -0.511 ns) the setup (max) timing requirement

Write Timing Report to "C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/outflow\Ti60_Demo.timing.rpt" ...
final timing analysis took 6.81312 seconds.
	final timing analysis took 6.40625 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 1280.66 MB, end = 1490.06 MB, delta = 209.392 MB
	final timing analysis peak virtual memory usage = 2668.43 MB
final timing analysis resident set memory usage: begin = 1196.71 MB, end = 1389.45 MB, delta = 192.744 MB
	final timing analysis peak resident set memory usage = 2600.24 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/outflow/Ti60_Demo.interface.csv'.
Successfully processed interface constraints file "C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/outflow/Ti60_Demo.interface.csv".
Finished writing bitstream file C:/Users/32954/Desktop/fpga2/1080norst_bicubic32ok (2)/1051/work_pnr\Ti60_Demo.lbf.
Bitstream generation took 6.07228 seconds.
	Bitstream generation took 5.89062 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 1490.06 MB, end = 1623.49 MB, delta = 133.432 MB
	Bitstream generation peak virtual memory usage = 2668.43 MB
Bitstream generation resident set memory usage: begin = 1389.49 MB, end = 1519.56 MB, delta = 130.072 MB
	Bitstream generation peak resident set memory usage = 2600.24 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 110.113 seconds.
	The entire flow of EFX_PNR took 190.5 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.64 MB, end = 925.864 MB, delta = 920.224 MB
	The entire flow of EFX_PNR peak virtual memory usage = 2668.43 MB
The entire flow of EFX_PNR resident set memory usage: begin = 13.74 MB, end = 864.532 MB, delta = 850.792 MB
	The entire flow of EFX_PNR peak resident set memory usage = 2600.24 MB
