<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p162" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_162{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_162{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_162{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_162{left:81px;bottom:998px;letter-spacing:-0.14px;}
#t5_162{left:142px;bottom:998px;letter-spacing:-0.17px;}
#t6_162{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_162{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t8_162{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t9_162{left:525px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_162{left:525px;bottom:955px;letter-spacing:-0.13px;}
#tb_162{left:525px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc_162{left:189px;bottom:914px;}
#td_162{left:525px;bottom:914px;letter-spacing:-0.14px;}
#te_162{left:189px;bottom:889px;letter-spacing:-0.11px;}
#tf_162{left:525px;bottom:889px;letter-spacing:-0.12px;}
#tg_162{left:189px;bottom:865px;}
#th_162{left:525px;bottom:865px;letter-spacing:-0.12px;}
#ti_162{left:189px;bottom:840px;letter-spacing:-0.14px;}
#tj_162{left:525px;bottom:840px;letter-spacing:-0.14px;}
#tk_162{left:81px;bottom:816px;letter-spacing:-0.15px;}
#tl_162{left:142px;bottom:816px;letter-spacing:-0.17px;}
#tm_162{left:189px;bottom:816px;letter-spacing:-0.15px;}
#tn_162{left:432px;bottom:816px;letter-spacing:-0.16px;}
#to_162{left:525px;bottom:816px;letter-spacing:-0.11px;}
#tp_162{left:525px;bottom:794px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_162{left:81px;bottom:770px;letter-spacing:-0.18px;}
#tr_162{left:142px;bottom:770px;letter-spacing:-0.18px;}
#ts_162{left:188px;bottom:770px;letter-spacing:-0.15px;}
#tt_162{left:432px;bottom:770px;letter-spacing:-0.15px;}
#tu_162{left:525px;bottom:770px;letter-spacing:-0.12px;}
#tv_162{left:525px;bottom:749px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_162{left:81px;bottom:724px;letter-spacing:-0.15px;}
#tx_162{left:142px;bottom:724px;letter-spacing:-0.18px;}
#ty_162{left:189px;bottom:724px;letter-spacing:-0.14px;}
#tz_162{left:525px;bottom:724px;letter-spacing:-0.11px;}
#t10_162{left:525px;bottom:703px;letter-spacing:-0.11px;}
#t11_162{left:525px;bottom:686px;letter-spacing:-0.11px;}
#t12_162{left:189px;bottom:661px;}
#t13_162{left:432px;bottom:661px;letter-spacing:-0.13px;}
#t14_162{left:525px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_162{left:525px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_162{left:189px;bottom:616px;letter-spacing:-0.09px;}
#t17_162{left:525px;bottom:616px;letter-spacing:-0.14px;}
#t18_162{left:189px;bottom:591px;}
#t19_162{left:432px;bottom:591px;letter-spacing:-0.14px;}
#t1a_162{left:525px;bottom:591px;letter-spacing:-0.12px;}
#t1b_162{left:525px;bottom:570px;letter-spacing:-0.11px;}
#t1c_162{left:189px;bottom:545px;letter-spacing:-0.09px;}
#t1d_162{left:525px;bottom:545px;letter-spacing:-0.14px;}
#t1e_162{left:189px;bottom:521px;}
#t1f_162{left:432px;bottom:521px;letter-spacing:-0.13px;}
#t1g_162{left:525px;bottom:521px;letter-spacing:-0.11px;}
#t1h_162{left:525px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_162{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t1j_162{left:525px;bottom:475px;letter-spacing:-0.14px;}
#t1k_162{left:189px;bottom:451px;letter-spacing:-0.12px;}
#t1l_162{left:432px;bottom:451px;letter-spacing:-0.13px;}
#t1m_162{left:525px;bottom:451px;letter-spacing:-0.11px;}
#t1n_162{left:525px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_162{left:189px;bottom:405px;letter-spacing:-0.12px;}
#t1p_162{left:432px;bottom:405px;letter-spacing:-0.14px;}
#t1q_162{left:525px;bottom:405px;letter-spacing:-0.11px;}
#t1r_162{left:525px;bottom:383px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_162{left:189px;bottom:359px;letter-spacing:-0.12px;}
#t1t_162{left:525px;bottom:359px;letter-spacing:-0.14px;}
#t1u_162{left:189px;bottom:334px;letter-spacing:-0.12px;}
#t1v_162{left:432px;bottom:334px;letter-spacing:-0.13px;}
#t1w_162{left:525px;bottom:334px;letter-spacing:-0.12px;}
#t1x_162{left:525px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1y_162{left:189px;bottom:289px;letter-spacing:-0.18px;}
#t1z_162{left:432px;bottom:289px;letter-spacing:-0.13px;}
#t20_162{left:525px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_162{left:189px;bottom:264px;letter-spacing:-0.12px;}
#t22_162{left:525px;bottom:264px;letter-spacing:-0.14px;}
#t23_162{left:189px;bottom:240px;letter-spacing:-0.17px;}
#t24_162{left:432px;bottom:240px;letter-spacing:-0.13px;}
#t25_162{left:525px;bottom:240px;letter-spacing:-0.12px;}
#t26_162{left:525px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t27_162{left:189px;bottom:194px;letter-spacing:-0.13px;}
#t28_162{left:432px;bottom:194px;letter-spacing:-0.15px;}
#t29_162{left:525px;bottom:194px;letter-spacing:-0.12px;}
#t2a_162{left:525px;bottom:173px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_162{left:189px;bottom:148px;letter-spacing:-0.12px;}
#t2c_162{left:525px;bottom:148px;letter-spacing:-0.14px;}
#t2d_162{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2e_162{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2f_162{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_162{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_162{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_162{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2j_162{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2k_162{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2l_162{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_162{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_162{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_162{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_162{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_162{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts162" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg162Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg162" style="-webkit-user-select: none;"><object width="935" height="1210" data="162/162.svg" type="image/svg+xml" id="pdf162" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_162" class="t s1_162">2-146 </span><span id="t2_162" class="t s1_162">Vol. 4 </span>
<span id="t3_162" class="t s2_162">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_162" class="t s3_162">19AH </span><span id="t5_162" class="t s3_162">410 </span><span id="t6_162" class="t s3_162">IA32_CLOCK_MODULATION </span><span id="t7_162" class="t s3_162">Thread </span><span id="t8_162" class="t s3_162">Clock Modulation (R/W) </span>
<span id="t9_162" class="t s3_162">See Table 2-2. </span>
<span id="ta_162" class="t s3_162">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="tb_162" class="t s3_162">IA32_THERM_CONTROL MSR. </span>
<span id="tc_162" class="t s3_162">0 </span><span id="td_162" class="t s3_162">Reserved </span>
<span id="te_162" class="t s3_162">3:1 </span><span id="tf_162" class="t s3_162">On demand Clock Modulation Duty Cycle (R/W) </span>
<span id="tg_162" class="t s3_162">4 </span><span id="th_162" class="t s3_162">On demand Clock Modulation Enable (R/W) </span>
<span id="ti_162" class="t s3_162">63:5 </span><span id="tj_162" class="t s3_162">Reserved </span>
<span id="tk_162" class="t s3_162">19BH </span><span id="tl_162" class="t s3_162">411 </span><span id="tm_162" class="t s3_162">IA32_THERM_INTERRUPT </span><span id="tn_162" class="t s3_162">Core </span><span id="to_162" class="t s3_162">Thermal Interrupt Control (R/W) </span>
<span id="tp_162" class="t s3_162">See Table 2-2. </span>
<span id="tq_162" class="t s3_162">19CH </span><span id="tr_162" class="t s3_162">412 </span><span id="ts_162" class="t s3_162">IA32_THERM_STATUS </span><span id="tt_162" class="t s3_162">Core </span><span id="tu_162" class="t s3_162">Thermal Monitor Status (R/W) </span>
<span id="tv_162" class="t s3_162">See Table 2-2. </span>
<span id="tw_162" class="t s3_162">1A0H </span><span id="tx_162" class="t s3_162">416 </span><span id="ty_162" class="t s3_162">IA32_MISC_ENABLE </span><span id="tz_162" class="t s3_162">Enable Misc. Processor Features (R/W) </span>
<span id="t10_162" class="t s3_162">Allows a variety of processor functions to be enabled </span>
<span id="t11_162" class="t s3_162">and disabled. </span>
<span id="t12_162" class="t s3_162">0 </span><span id="t13_162" class="t s3_162">Thread </span><span id="t14_162" class="t s3_162">Fast-Strings Enable </span>
<span id="t15_162" class="t s3_162">See Table 2-2. </span>
<span id="t16_162" class="t s3_162">2:1 </span><span id="t17_162" class="t s3_162">Reserved </span>
<span id="t18_162" class="t s3_162">3 </span><span id="t19_162" class="t s3_162">Thread </span><span id="t1a_162" class="t s3_162">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t1b_162" class="t s3_162">See Table 2-2. Default value is 1. </span>
<span id="t1c_162" class="t s3_162">6:4 </span><span id="t1d_162" class="t s3_162">Reserved </span>
<span id="t1e_162" class="t s3_162">7 </span><span id="t1f_162" class="t s3_162">Thread </span><span id="t1g_162" class="t s3_162">Performance Monitoring Available (R) </span>
<span id="t1h_162" class="t s3_162">See Table 2-2. </span>
<span id="t1i_162" class="t s3_162">10:8 </span><span id="t1j_162" class="t s3_162">Reserved </span>
<span id="t1k_162" class="t s3_162">11 </span><span id="t1l_162" class="t s3_162">Thread </span><span id="t1m_162" class="t s3_162">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1n_162" class="t s3_162">See Table 2-2. </span>
<span id="t1o_162" class="t s3_162">12 </span><span id="t1p_162" class="t s3_162">Thread </span><span id="t1q_162" class="t s3_162">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1r_162" class="t s3_162">See Table 2-2. </span>
<span id="t1s_162" class="t s3_162">15:13 </span><span id="t1t_162" class="t s3_162">Reserved </span>
<span id="t1u_162" class="t s3_162">16 </span><span id="t1v_162" class="t s3_162">Package </span><span id="t1w_162" class="t s3_162">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1x_162" class="t s3_162">See Table 2-2. </span>
<span id="t1y_162" class="t s3_162">18 </span><span id="t1z_162" class="t s3_162">Thread </span><span id="t20_162" class="t s3_162">ENABLE MONITOR FSM. (R/W) See Table 2-2. </span>
<span id="t21_162" class="t s3_162">21:19 </span><span id="t22_162" class="t s3_162">Reserved </span>
<span id="t23_162" class="t s3_162">22 </span><span id="t24_162" class="t s3_162">Thread </span><span id="t25_162" class="t s3_162">Limit CPUID Maxval (R/W) </span>
<span id="t26_162" class="t s3_162">See Table 2-2. </span>
<span id="t27_162" class="t s3_162">23 </span><span id="t28_162" class="t s3_162">Thread </span><span id="t29_162" class="t s3_162">xTPR Message Disable (R/W) </span>
<span id="t2a_162" class="t s3_162">See Table 2-2. </span>
<span id="t2b_162" class="t s3_162">33:24 </span><span id="t2c_162" class="t s3_162">Reserved </span>
<span id="t2d_162" class="t s4_162">Table 2-15. </span><span id="t2e_162" class="t s4_162">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2f_162" class="t s5_162">Register </span>
<span id="t2g_162" class="t s5_162">Address </span><span id="t2h_162" class="t s5_162">Register Name / Bit Fields </span><span id="t2i_162" class="t s5_162">Scope </span><span id="t2j_162" class="t s5_162">Bit Description </span>
<span id="t2k_162" class="t s5_162">Hex </span><span id="t2l_162" class="t s5_162">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
