// Seed: 122969870
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2
);
  assign id_1 = 1;
  type_6(
      id_0, 1
  );
endmodule
